

Low-Cost, High-Reliability, 0.5V to 3.3V ORing **MOSFET Controllers**

General Description

Critical loads often employ parallel-connected power supplies with redundancy to enhance system reliability. The MAX8555/MAX8555A are highly integrated, inexpensive MOSFET controllers that provide isolation and redundant power capability in high-reliability systems. The MAX8555/MAX8555A are used in 0.5V to 3.3V systems, and have an internal charge pump to drive the gates of the N-channel pass elements to $(V_{CS+} + 5V)$.

During startup, the MAX8555/MAX8555A monitor the voltage drop across the external MOSFETs. Once V_{CS+} approaches or exceeds the bus voltage (VCS-), the MOSFETs are turned on. The MAX8555/MAX8555A feature a dual-purpose TIMER input. A single external resistor from TIMER to ground sets the turn-on speed of the external MOSFETs. Optionally, the TIMER input can be used as a logic enable input. Once the external MOSFET is turned on, these controllers monitor the load, protecting the bus against overvoltage, undervoltage, and reverse-current fault conditions. The MAX8555 is available with a 40mV reverse-current threshold, while the MAX8555A is available with a 20mV reverse-current threshold.

Overvoltage and undervoltage fault thresholds are adjustable and can be disabled. The current-limit trip points are set by the external MOSFETs' RDS(ON), reducing component count. An open-drain, logic-low fault output indicates if an overvoltage, undervoltage, or reverse-current fault occurs. The MAX8555 and the MAX8555A can shut down in response to a reversecurrent fault condition as quickly as 200ns.

Both devices come in space-saving 10-pin µMAX or TDFN packages and are specified over the extended -40°C to +85°C temperature range.

Applications

Point-of-Load Supplies

Power-Supply Modules

Servers

Telecom Power Supplies

Rectifiers

Redundant Power Supplies in High-Availability

Systems

Typical Operating Circuit appears at end of data sheet.

Features


- ♦ Simple, Integrated, and Inexpensive MOSFET Controllers
- ♦ ORing FET Drive for 0.5V to 3.3V
- **♦ Eliminate ORing Diode Power Dissipation**
- ♦ Provide N+1 Redundant Supply Capability for **Highly Reliable Systems**
- ♦ Isolate Failed Short-Circuit Supply from Output BUS
- ♦ Respond to Reverse Short-Circuit Current in 200ns
- ♦ Adjustable Blank Time
- ♦ Programmable Soft-Start
- ♦ Logic Enable Input
- ♦ Adjustable Overvoltage and Undervoltage **Trip Points**
- **♦ Fault-Indicator Output**
- ♦ Space-Saving Packages

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX8555ETB	-40°C to 85°C	10 TDFN 3mm x 3mm*	ACC
MAX8555EUB	-40°C to 85°C	10 μMAX	8555EUB
MAX8555A ETB	-40°C to 85°C	10 TDFN 3mm x 3mm*	ADD
MAX8555AEUB	-40°C to 85°C	10 μMAX	8555AEUB

^{*}Exposed paddle

Pin Configurations



NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

GATE to GND0.3V to +12V FAULT, VL to GND0.3V to +6V
OVP, UVP, TIMER, CS+, CS- to GND0.3V to $+(V_{VL} + 0.3V)$
V _{DD} to GND(V _{VL} - 0.3V) to +18V
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
10-Pin µMAX (derate 5.6mW/°C above +70°C)444mW
10-Pin TDFN (derate 24.4mW/°C above +70°C)1951mW

Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}=12V,\ V_{CS-}=1.4V,\ V_{CS+}=1.5V,\ R_{TIMER}=25k\Omega,\ V_{UVP}=1V,\ V_{OVP}=0.25V,\ R_{FAULT}=50k\Omega,\ C_{VDD}=C_{GATE}=C_{VL}=0.01\mu F,\ T_{\pmb{A}}=\pmb{0}^{\circ}\pmb{C}\ to\ +\pmb{85}^{\circ}\pmb{C},\ unless\ otherwise\ noted.)$

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNITS
V _{DD} SUPPLY			•			
V Institutions	\/	VL unconnected	8.00		13.25	V
V _{DD} Input Voltage	V _{TIMER} = 2.5V	$VL = V_{DD}$	3.0		5.5	V
V Complet Courses	VL unconnected, \	/ _{TIMER} = 2.5V, V _{DD} = 13.25V		2.0	3.3	Λ
V _{DD} Supply Current	$V_{DD} = V_{VL} = 5V, V_{C}$	TIMER = 2.5V		0.04	0.2	mA
V _{DD} Shutdown Current	V _{TIMER} = 0V, V _{DD}	= 13.25V			3.0	mA
V _{DD} Overvoltage Internal	Rising threshold		14.0	14.4	15.0	V
Threshold	Falling threshold		13.3	13.8	14.5	V
VL SUPPLY						
VL Input Voltage	$V_{DD} = V_{VL}$		3.0		5.5	V
VL Supply Current	$V_{DD} = V_{VL} = 5V, V_{DD}$	TIMER = 2.5V		1.8	3.0	mA
VL Current in Shutdown Mode	TIMER = GND, VD	$D = V_{VL} = 5V$		1.6	3.0	mA
VL Output Voltage	$V_{DD} = 8V \text{ to } 13.25$	V, I _{VL} = 0A	3.80	4.1	4.45	V
VI Undervoltege Leekeut	VL = V _{DD} , rising th	reshold	2.78	2.82	2.90	V
VL Undervoltage Lockout	VL = V _{DD} , falling the	nreshold	2.68	2.75	2.82	V
CS INPUTS						
CS+, CS- Input Current	VTIMER = 2.5V, V _C	S = 3.0V		5.2		μΑ
Offset Input Current (CS+, CS-)	V _{CS} = 3.0V, Figure	9 4	-250		+250	nA
CS+/CS- Input Range	(Note 1)		0.5		V _V L - 0.5	V
CS Isolation	$V_{CS+} = +3V$, V_{CS-}	= 0V, I _{CS} -		-0.5		
CS Isolation	$V_{CS-} = +3V, V_{CS+}$	= 0V, I _{CS+}		-0.5		μA
CHARGE-PUMP VOLTAGE						
GATE Voltage, VGATE	Measured from GA	ATE to CS+ $\frac{V_{DD} = 8V \text{ to } 13.25V}{V_{DD} = V_{VL} = 5V}$	5.0	5.25	5.5	٧
	$R_{\text{TIMER}} = 20 \text{k}\Omega$	•		187		
Charge-Pump Switching	$R_{TIMER} = 125k\Omega$			450		1.1.1=
Frequency	R _{TIMER} = open			500		kHz
	V _{TIMER} = 1.5V			550		

____ /VI/IXI/VI

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=12V,\ V_{CS-}=1.4V,\ V_{CS+}=1.5V,\ R_{TIMER}=25k\Omega,\ V_{UVP}=1V,\ V_{OVP}=0.25V,\ R_{FAULT}=50k\Omega,\ C_{VDD}=C_{GATE}=C_{VL}=0.01\mu F,\ T_{\pmb{A}}=0^{\circ}\pmb{C}\ to\ +85^{\circ}\pmb{C},\ unless\ otherwise\ noted.)$

PARAMETER	CONDITIO	NS	MIN	TYP	MAX	UNITS
TIMER	•					
TIMER Voltage			1.22	1.25	1.28	V
TIMER Maximum Source Current	V _{TIMER} = 1.0V		85	100	115	μΑ
TIMER High Input Current	V _{TIMER} = 1.5V			10	15	μΑ
TIMER Maximum Frequency Select Voltage Input Range	(Note 1)		1.5		V_{VL}	V
TIMER Logic High, VIH	Charge pump enabled		1.0			V
TIMER Logic Low, V _{IL}	Charge pump disabled				0.5	V
FAULT	·					
Fault Output Low Voltage	IFAULT = 10mA				0.2	V
Fault Sink Current	V _{FAULT} = 0.4V		15			mA
Fault Leakage Current	$V_{\overline{FAULT}} = 5.5V, T_A = +25^{\circ}C$				1	μA
GATE						
Gate-On Threshold	Measured from CS- to CS+	MAX8555	80	100	120	mV
date-on miesnoid	Weasured Horri C3- to C3+	MAX8555A	35	50	65	IIIV
	V _{GATE} = V _{CS+} = 2.5V	R _{TIMER} = open	17	25	33	
	VGATE - VCS+ - 2.5V	$R_{\text{TIMER}} = 25 \text{k}\Omega$	8	12	16	
Gate-Drive Current	$V_{GATE} = V_{CS+} = 2.5V$,	R _{TIMER} = open		15		μΑ
date Brive durient	$V_{DD} = V_{VL} = 3V$	$R_{\text{TIMER}} = 25 \text{k}\Omega$		7.5		μπ
	$V_{GATE} = V_{CS+} = 2.5V$,	R _{TIMER} = open		30		
	$V_{DD} = V_{VL} = 5V$	$R_{\text{TIMER}} = 25 \text{k}\Omega$		15		
Gate Shutdown Delay	(Note 2)	V _{TIMER} falling		100	200	ns
date dilutdown belay	(14010-2)	I _{REV} fault		60	150	110
Gate Discharge Current	V _{GATE} = V _{CS+} = +5V			1000		mA
GATE Fall Time	Gate voltage fall from \overline{FAULT} to $R1 = 2\Omega$, Figure 3 or Figure 4	$V_{GATE} = V_{CS+}$		0.2		μs
CURRENT SENSE						
Reverse-Current Threshold	Measured from CS- to CS+	MAX8555	34	40	46	mV
neverse-Current Threshold	Measured Horri Co- to Co+	MAX8555A	16	20	24	IIIV
Startup IREV Blank Time	TIMER = unconnected			4.1		ms
Forward-Current Threshold	Measured from CS+ to CS-		6	10	14	mV

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 12V, V_{CS-} = 1.4V, V_{CS+} = 1.5V, R_{TIMER} = 25k\Omega, V_{UVP} = 1V, V_{OVP} = 0.25V, R_{FAULT} = 50k\Omega, C_{VDD} = C_{GATE} = C_{VL} = 0.01\mu F, T_{A} = 0^{\circ}C$ to +85°C, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
OVERVOLTAGE PROTECTION	· ·	·			
OVD Foult Throphold Vove	OVP rising	0.49	0.5	0.51	V
OVP Fault Threshold, VOVP	OVP falling		0.4		7 V
OVD Rica Current	T _A = +25°C			0.1	
OVP Bias Current	T _A = +85°C		0.021		μA
UNDERVOLTAGE PROTECTION	ON				
LIVE Foult Throubold, Venue	UVP rising	0.488	0.5	0.512	V
UVP Fault Threshold, V _{UVP}	UVP falling		0.4		7 v
UVP Bias Current	T _A = +25°C			0.1	
OVP Blas Current	T _A = +85°C		0.003		μΑ

ELECTRICAL CHARACTERISTICS

 $(V_{DD}=12V,\ V_{CS-}=1.4V,\ V_{CS+}=1.5V,\ R_{TIMER}=25k\Omega,\ V_{UVP}=1V,\ V_{OVP}=0.25V,\ R_{FAULT}=50k\Omega,\ C_{VDD}=C_{GATE}=C_{VL}=0.01\mu F,\ T_{\pmb{A}}=\textbf{-40}^{\circ}\textbf{C}\ \textbf{to}\ \textbf{+85}^{\circ}\textbf{C},\ unless otherwise noted.)\ (Note 3)$

PARAMETER	CONDIT	IONS	MIN	TYP	MAX	UNITS
V _{DD} SUPPLY	<u>.</u>		•			
V Inquit Valtage	\/	VL unconnected	8.00		13.25	V
V _{DD} Input Voltage	V _{TIMER} = 2.5V	$VL = V_{DD}$	3.0		5.5]
V Complex Courses	VL unconnected, V _{TIMER} = 2.5	V, V _{DD} = 13.25V			3.3	Λ
V _{DD} Supply Current	$V_{DD} = V_{VL} = 5V$, $V_{TIMER} = 2.5V$	J			0.2	mA
V _{DD} Shutdown Current	$V_{TIMER} = 0V$, $V_{DD} = 13.25V$				3.0	mA
V _{DD} Overvoltage Internal	Rising threshold		14.0		15.0	V
Threshold	Falling threshold		13.3		14.5	V
VL SUPPLY						
VL Input Voltage	$V_{DD} = V_{VL}$		3.0		5.5	V
VL Supply Current	$V_{DD} = V_{VL} = 5V$, $V_{TIMER} = 2.5V$	J			3.0	mA
VL Current in Shutdown Mode	TIMER = GND, V _{DD} = V _{VL} = 5V	1			3.0	mA
VL Output Voltage	$V_{DD} = 8V \text{ to } 13.25V, I_{VL} = 0A$		3.80		4.45	V
VI I Indonvoltaga I pakaut	VL = V _{DD} , rising threshold		2.78		2.90	V
VL Undervoltage Lockout	VL = V _{DD} , falling threshold		2.68		2.82]
CS INPUTS						
Offset Input Current (CS+, CS-)	V _{CS} = 3.0V, Figure 4		-250		+250	nA
CS+/CS- Input Range	(Note 1)		0.5		V _V L - 0.5	V
CHARGE-PUMP VOLTAGE						
CATE Voltage Value	Measured from GATE to CS+	$V_{DD} = 8V \text{ to } 13.25V$	F 0			V
GATE Voltage, V _{GATE}	ivieasured from GATE to CS+	$V_{DD} = V_{VL} = 5V$	5.0		5.5	V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=12V,\ V_{CS-}=1.4V,\ V_{CS+}=1.5V,\ R_{TIMER}=25k\Omega,\ V_{UVP}=1V,\ V_{OVP}=0.25V,\ R_{FAULT}=50k\Omega,\ C_{VDD}=C_{GATE}=C_{VL}=0.01\mu F,\ T_{\pmb{A}}=\textbf{-40}^{\circ}\textbf{C}\ \textbf{to}\ \textbf{+85}^{\circ}\textbf{C},\ unless otherwise noted.)\ (Note 3)$

PARAMETER	CONDIT	TONS	MIN	TYP	MAX	UNITS
TIMER			•			
TIMER Voltage			1.22		1.28	V
TIMER Maximum Source Current	V _{TIMER} = 1.0V		85		115	μΑ
TIMER High Input Current	V _{TIMER} = 1.5V				15	μΑ
TIMER Maximum Frequency Select Voltage Input Range	(Note 1)		1.5		V_{VL}	V
TIMER Logic High, VIH	Charge pump enabled		1.1			V
TIMER Logic Low, V _{IL}	Charge pump disabled				0.5	V
FAULT			•			
Fault Output Low Voltage	IFAULT = 10mA				0.2	V
Fault Sink Current	V FAULT = 0.4V		15			mA
GATE						
Gate-On Threshold	Measured from CS- to CS+	MAX8555	80		120	mV
Gate-Off Threshold	Measured from CS- to CS+	MAX8555A	35		65	TIIV
Gate-Drive Current	$V_{GATE} = V_{CS+} = 2.5V$	R _{TIMER} = open	17		33	μΑ
Gate-Drive Guiterit	VGATE - VCS+ - 2.5V	$R_{\text{TIMER}} = 25 \text{k}\Omega$	8		16	μΑ
Gate Shutdown Delay		V _{TIMER} falling			200	ns
Cate Shutdown Delay		IREV fault			150	115
CURRENT SENSE						
Reverse-Current Threshold	Measured from CS- to CS+	MAX8555	34		46	mV
neverse-Current Threshold	Weasured Horri Co- to Co+	MAX8555A	16		24	1110
Forward-Current Threshold	Measured from CS+ to CS-		6		14	mV
OVERVOLTAGE PROTECTION						
OVP Fault Threshold, VOVP	OVP rising		0.49		0.51	V
UNDERVOLTAGE PROTECTION	<u> </u>					_
UVP Fault Threshold, V _{UVP}	UVP rising		0.488		0.512	V


Note 1: Guaranteed by design. Not production tested.


Note 2: Gate shutdown delay is measured from reverse-current fault to the start of gate-voltage falling or from TIMER to the start of gate-voltage falling.


Note 3: Specifications to -40°C are guaranteed by design and not production tested.

Typical Operating Characteristics


 $(V_{DD}=12V, V_{CS+}=1.5V, R_{TIMER}=25k\Omega, V_{UVP}=1V, V_{OVP}=0.4V, R_{FAULT}=50k\Omega$ to output bus, $C_{VDD}=C_{GATE}=C_{VL}=0.01\mu F, T_{A}=+25^{\circ}C, R_{1}=2\Omega$ in Figure 3, MAX8555A, unless otherwise noted.)









REVERSE-CURRENT THRESHOLD vs. TEMPERATURE




OVP AND UVP LEAKAGE CURRENT vs. TEMPERATURE



POWER-UP WAVEFORMS BUS VOLTAGE HIGH IMPEDANCE




POWER-UP WAVEFORMS BUS VOLTAGE IS LIVE




Typical Operating Characteristics (continued)

 $(V_{DD}=12V,V_{CS+}=1.5V,R_{TIMER}=25k\Omega,V_{UVP}=1V,V_{OVP}=0.4V,R_{FAULT}=50k\Omega$ to output bus, $C_{VDD}=C_{GATE}=C_{VL}=0.01\mu F,T_{A}=+25^{\circ}C,R_{T}=2\Omega$ in Figure 3, MAX8555A, unless otherwise noted.)


POWER-UP AND DOWN WAVEFORMS USING TIMER




REVERSE-CURRENT




UVP SHUTDOWN WAVEFORMS




OVP SHUTDOWN WAVEFORMS



POWER-SUPPLY OUTPUT SHORT-CIRCUIT SHUTDOWN WAVEFORMS



VDD FAULT SHUTDOWN WAVEFORMS



Pin Description

PIN	NAME	FUNCTION
1	GATE	Gate-Drive Output. Nominal GATE load is a 0.01µF capacitor to ground. Gate is discharged to GND in shutdown.
2	GND	Ground
3	VL	Low-Voltage Optional Input Power. Leave disconnected when V_{DD} = 8V to 13.25V, or connect V_{DD} to VL when V_{DD} = 3V to 5.5V. Bypass VL to GND with a 0.01µF capacitor.
4	V_{DD}	Power-Supply Input. Connect to an 8V to 13.25V supply or connect to VL when using a 3V to 5.5V supply. Bypass VDD with a 0.01µF capacitor to ground.
5	UVP	Undervoltage-Protection Input. Connect UVP to the center of a resistor-divider from CS+ to GND. Connect UVP to VL to disable the undervoltage protection.
6	TIMER	Timer Input. Connect a resistor from TIMER to GND to select the charge-pump operating frequency. Drive TIMER low (< 0.5V) to disable the gate drive. Drive TIMER high (above 1.5V) for charge-pump operation at 550kHz.
7	FAULT	Open-Drain Fault Output. \overline{FAULT} is high impedance during normal operation and is pulled to GND when a fault condition occurs. Connect a pullup resistor of $10\mathrm{k}\Omega$ or higher value ($50\mathrm{k}\Omega$ typ) to a voltage rail of 5.5V or lower.
8	OVP	Overvoltage-Protection Input. Connect OVP to the center of a resistor-divider from the output bus to GND. Connect OVP to GND to disable the overvoltage protection.
9	CS-	Current-Sensing Input. Connect CS- to the positive side of the system bus. Bypass with a 1000pF capacitor to GND.
10	CS+	Current-Sensing Input. Connect CS+ to the positive side of the input power. Bypass with a 1000pF capacitor to GND.

8 ______ *MIXI/*II





Figure 1. MAX8555/MAX8555A Functional Diagram

State Diagram



General Description

Critical loads often employ parallel-connected power supplies with redundancy to enhance system reliability. The MAX8555/MAX8555A are highly integrated, inexpensive MOSFET controllers that provide isolation and redundant power capability in high-reliability systems. The MAX8555/MAX8555A are used in 0.5V to 3.3V systems, and have an internal charge pump to drive the gates of the N-channel pass elements to VCS+ + 5V.

During startup, the MAX8555/MAX8555A monitor the voltage drop across the external MOSFETs. Once V_{CS+} approaches or exceeds the bus voltage (V_{CS-}), the MOSFETs are turned on. The MAX8555/MAX8555A feature a dual-purpose TIMER input. A single external resistor from TIMER to ground sets the turn-on speed of the external MOSFETs. Optionally, the TIMER input can be used as a logic enable input. Once the external MOSFET is turned on, these controllers monitor the load, protecting the bus against overvoltage, undervoltage, and reverse-current fault conditions. The MAX8555 is available with a 40mV reverse-current threshold, while the MAX8555A is available with a 20mV reverse-current threshold.

Overvoltage and undervoltage fault thresholds are adjustable and can be disabled. The current-limit trip points are set by the external MOSFETs' R_{DS(ON)}, reducing component count. An open-drain, logic-low fault output indicates if an overvoltage, undervoltage, or reverse-current fault occurs. The MAX8555 and the MAX8555A can shut down in response to a reverse-current fault condition as quickly as 200ns.

V_{DD}

VDD is the power-supply input for the MAX8555/MAX8555A and the input to the internal preregulator. Bypass VDD to GND with a 0.01 μ F capacitor. The input supply range for VDD is 8V to 13.25V. The internal charge pump is disabled for input voltages above 14.4V (typ). For 3V to 5.5V input voltages, connect VDD to VL.

VI

VL is the regulated power supply for the MAX8555/MAX8555A. The MAX8555/MAX8555A monitor VL at all times. During startup the device turns on when VL rises above VLOK (2.82V typ). After VVL exceeds VLOK and VCS+ is typically greater than (VCS- - 100mV), the charge pump turns on and drives GATE high, turning on the external MOSFETs. For operation from 3V to 5.5V input supplies, connect VL to VDD.

TIMER

GATE is the output of the internal charge pump that drives the external MOSFETS. During startup, the voltage at GATE ramps up according to the charge-pump frequency. At 250kHz, the GATE drive current for the MAX8555/MAX8555A is 12µA. Increasing the charge-pump frequency increases the GATE drive current. To change charge-pump frequency, change the value of RTIMER. See the *Selecting the TIMER Resistor* section.

CS+, CS-

The voltage drop across the external MOSFETs is measured between the CS+ and CS- inputs. CS+ connects to the positive side of the input voltage. CS- connects to the positive side of the system bus. The MAX8555/ MAX8555A use the voltage drop across CS+ and CS- to determine operating mode. IFORWARD is defined as V_{CS+} - V_{CS-} and must be greater than 0.01V (typ) to properly detect an overvoltage fault condition. IREVERSE is defined as V_{CS}- - V_{CS+} and must be greater than 0.02V (MAX8555A) or 0.04V (MAX8555) (typ) for a reverse-current fault. The IFORWARD and IREVERSE thresholds can be effectively increased by placing an external divider such as R8 and R9 as shown in Figure 4. The values shown increase the thresholds by 50%. When R8 and R9 are used, also add R10 (a parallel combination of R8 and R9) to eliminate any input offset errors caused by impedance differences and input-bias-current differences.

Fault Conditions

The MAX8555/MAX8555A have an open-drain FAULT output that signals overvoltage, undervoltage, or reverse-current fault conditions. During a fault condition, FAULT is pulled to GND, the charge pump shuts down, and GATE discharges to CS- in 200ns (typ). See Table 1 for fault modes.

Undervoltage Fault

The MAX8555/MAX8555A turn off the external MOSFETs if VUVP falls below the UVP threshold (0.4V). Connect UVP to the center of a resistor-divider from the input supply to GND. Once VUVP rises above the UVP rising threshold (0.5V), FAULT clears and GATE is driven high. FAULT is not latched. Connect UVP to VL to disable the undervoltage-protection feature.

Overvoltage Fault

The MAX8555/MAX8555A are protected from overvoltage conditions using an adjustable overvoltage-protection input. A resistor-divider from the output bus to GND with OVP connected to the center tap sets the overvoltage threshold. When VovP exceeds the OVP threshold (0.5V) and the device is in the IFORWARD condition

Table 1. Fault Modes

FAULT MODE	CONDITIONS	GATE	FAULT	LATCHING
VL UVLO	VL < VLOK	LOW	High Impedance	NO
UVP Undervoltage Protection	V _{UVP} < 0.4V	LOW	LOW	NO
OVP Overvoltage Protection	V _{OVP} > 0.5V V _{CS+} > V _{CS-} + 0.01V	LOW	LOW	YES
Reverse-Current Protection	V _{CS+} < V _{CS-} - 0.04V (0.02V for MAX8555A) and GATE is on for > 2048 charge-pump cycles	LOW	LOW	YES
V _{DD} Internal Overvoltage Protection	V _{DD} > 14.5V	LOW	LOW	NO




Figure 2. OVP Connection when Multiple MAX8555s Are Used

(defined as $V_{CS+} > V_{CS-} + 0.01V$), the MAX8555/ MAX8555A discharge GATE to GND and FAULT is latched low. If the IFORWARD condition is not detected, OVP is disabled. In redundant systems, when one input supply approaches its OVP threshold, some of the other input supplies may be pulled up with it, thereby tripping those OVP comparators with a slightly lower set point. The IFORWARD condition for the pulled-up supplies may not be detected until the first supply is shut down. An alternate application schematic for FAULT and OVP is shown in Figure 2. The FAULT output of the first channel, which has both OVP and IFORWARD conditions, temporarily reduces the common OVP signal by 125mV. This ensures that only the input supply, which is causing the overvoltage condition, is turned off in a redundant power-system application. Exceeding the OVP threshold causes the MAX8555/ MAX8555A to be latched off. Toggle VDD or TIMER to reset the IC. Connect OVP to GND to disable the overvoltage-protection feature.

Reverse-Current Fault

The MAX8555/MAX8555A provide a reverse-current fault-protection feature that turns off the oring MOSFET when a reverse-current fault condition is detected. Once a reverse-current fault condition is detected, the MAX8555/MAX8555A discharge GATE to GND and latch FAULT low. Toggle VDD, VL, or TIMER to reset the IC. The reverse-current-protection feature is blanked for 2048 charge-pump cycles at startup.

Selecting the TIMER Resistor

Connect a resistor from TIMER to GND to set the internal charge pump's frequency of operation. Determine the TIMER resistor with the following equation:

$$R_{TIMER} = \frac{1.25V}{100\mu A - \frac{f}{5kHz/\mu A}}$$

Drive TIMER above 1.5V for the maximum charge-pump frequency (550kHz). Drive TIMER below 0.5V to disable the charge pump and shut down the MAX8555/MAX8555A.

Selecting the GATE Capacitor and GATE Resistor

The charge pump uses an internal monolithic transfer capacitor to charge the external MOSFET gates. Normally, the external MOSFET's gate capacitance is sufficient to serve as a reservoir capacitor. To slow down turn-on times further, add a small capacitor between GATE and GND. Adding a small resistor between GATE and the gate of the Oring MOSFET reduces the high-frequency ringing due to gate trace inductance. However, the resistor increases the turn-off time.

Applications Information




Figure 3. Application Circuit for 12V IC Supply Voltage




Figure 4. Application Circuit for 5V IC Supply Voltage

Set the UVP Fault Threshold

Use a resistor-divider from the input supply to GND with the center tap connected to UVP to set the undervoltage threshold. Use a $10k\Omega$ resistor from UVP to GND (R4 in Figure 4) and calculate R3 as follows:

$$R_3 = R_4 \left(\frac{V_{UV}}{V_{UVP}} - 1 \right)$$

where V_{UV} is the desired undervoltage trip point and V_{UVP} is the UVP reference threshold (0.4V typ). Connect UVP to VL to disable the undervoltage-protection feature.

Set the OVP Fault Threshold

For a single-supply application, use a resistor-divider from the output bus to GND with the center tap connected to OVP to set the overvoltage threshold. Use a $10k\Omega$ resistor from OVP to GND (R6 in Figure 4) and calculate R5 as follows:

$$R_5 = R_6 \left(\frac{V_{OV}}{V_{OVP}} - 1 \right)$$

where Voy is the desired overvoltage threshold and Voyp is the OVP reference threshold (0.5V typ). Connect OVP to GND to disable the overvoltage-protection feature.

For (n + 1) applications, the required circuit values are:

R6 =
$$1k\Omega$$

R5 = R6 × $\left[\frac{V_{OV}}{V_{OVP}} - 1\right]$
R2A = $47k\Omega$
R2B = $2 \times R5$

where the resistors are as shown in Figure 2.

MOSFET Selection

The MAX8555/MAX8555A drive N-channel MOSFETs. The most important specification of the MOSFETs is RDS(ON). As load current flows through the external MOSFET, VDS is generated from source to drain due to the MOSFET's on-resistance, RDS(ON). The MAX8555/MAX8555A monitor VDS of the MOSFETs at all times to determine the state of the monitored power supply. Selecting a MOSFET with a low RDS(ON) allows more current to flow through the MOSFETs before the MAX8555/MAX8555A detect reverse-current (IREVERSE) and forward-current (IFORWARD) conditions.

Using Two MOSFETs

Two MOSFETs must be used for overvoltage protection. When using two external MOSFETs, the monitored voltage equation becomes:

VDSTOTAL = RDS(ON)1 x ILOAD + RDS(ON)2 x ILOAD

Using One MOSFET

A single MOSFET can be used if the overvoltage-protection function is not needed. Connect CS+ to the source of the MOSFET and CS- to the drain of the MOSFET.

Calculating GATE Current

The charge-pump output current is proportional to both oscillator frequency and V_{VL} . There is also a small internal load of approximately $6M\Omega$. The GATE current for a given V_{VL} and R_{TIMER} is calculated as:

$$I_{GATE} \approx \left\{ 24.12 \times \left[\frac{(V_L - 0.8)}{3.4} \right] \times \left[1 - \left[\frac{12,500}{R_{TIMER}} \right] \right] - 0.4 \right\} \mu A$$


Layout Guidelines

It is important to keep all traces as short as possible and to maximize the high-current trace dimensions to reduce the effect of undesirable parasitic inductance. The MOSFET dissipates a fair amount of heat due to the high currents involved, especially during an overcurrent condition. To dissipate the heat generated by the MOSFET, make the power traces very wide with a large amount of copper area and place the MAX8555 as close as possible to the drain of the external MOS-FET. A more efficient way to achieve good power dissipation on a surface-mount package is to lay out two copper pads directly under the MOSFET package on both sides of the board. Use enlarged copper mounting pads on the top side of the board. Use a ground plane to minimize impedance and inductance. In addition to the usual high-power considerations, here are three tips to prevent false faults:

- 1) Kelvin connect CS+ and CS- to the external MOSFET and route the two traces in parallel, as close as possible, back to the IC.
- Bypass V_{DD} with a 0.01µF capacitor to ground and bypass CS+ and CS- with a 1000pF capacitor to ground.
- 3) Make the traces connected to UVP and OVP as short as possible.

Refer to the MAX8555/MAX8555A evaluation kit for an example of good PC board layout.

Typical Operating Circuit




Chip Information

TRANSISTOR COUNT: 2309

PROCESS: BiCMOS

Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



COMM	ON DIME	NSIONS]						
SYMBOL	MIN.	MAX.]						
A	0.70	0.80							
D	2.90	3.10							
E	2.90	3.10	_						
A1	0.00	0.05	_						
L	0.20	0.40	1						
k		25 MIN.	1						
A2	0.2	20 REF.	_						
PACKAGE VAF	N	D2	E2	e	JEDEC SPEC	b	[(N/2)-1] x e		
			I					I	
PKG. CODE	N	D2		-					
PKG. CODE T633-1	N 6	D2 1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF		
PKG. CODE T633-1 T833-1	N 6 8	D2 1.50±0.10 1.50±0.10	2.30±0.10 2.30±0.10	0.95 BSC 0.65 BSC	MO229 / WEEA MO229 / WEEC	0.40±0.05 0.30±0.05	1.90 REF 1.95 REF		
PKG. CODE T633-1	N 6	D2 1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF		

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Gate Drivers category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

89076GBEST 00053P0231 56956 57.404.7355.5 LT4936 57.904.0755.0 5882900001 00600P0005 00-9050-LRPP 00-9090-RDPP
5951900000 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP
00-8275-RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 0207400000
01312 0134220000 60713816 M15730061 61161-90 61278-0020 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P
6131-220-21149P 6131-260-2358P 6131-265-11149P