



#### **General Description**

The MAX8811 2-phase gate driver controls power MOSFETs in multiphase synchronous step-down converter applications, providing up to 30A output current per phase. The MAX8811 and MAX8810A (multiphase power-supply controller) combine to provide an efficient. low-cost solution for a wide range of multiphase powersupply applications. The MAX8811 handles system input voltages up to 26V. Each MOSFET driver is capable of driving 3000pF capacitive loads with 11ns typical rise and fall times.

Adaptive shoot-through protection circuitry is implemented to prevent shoot-through currents for the "highside off to low-side on" transition. A programmable delay is provided for the "low-side off to high-side on" transition. This maximizes overall converter efficiency while supporting operation with a variety of MOSFETs.

The MAX8811 provides an easy upgrade path from the MAX8523 dual driver. Integrated bootstrap diodes reduce external component count, while an enable input provides flexibility for power sequencing. The MAX8811 is available in a space-saving, 16-pin QSOP.

### **Applications**

Processor Core Voltage Regulators Multiphase Buck Converters Voltage-Regulator Modules (VRMs) Switching Power Supplies DC-DC Converter Modules

## **Features**

- ♦ Dual-Phase Synchronous Buck Driver
- ♦ Integrated Bootstrap Diodes
- ♦ Up to 26V System Input Voltage
- ♦ 6A Peak Gate Drive Current
- ♦ Capable of 30A per Phase
- ♦  $0.4\Omega/0.9\Omega$  Low-Side,  $0.7\Omega/1.0\Omega$  High-Side Drivers (typ)
- ♦ Typical 11ns Rise/Fall Times with 3000pF Load
- **♦ Adaptive Dead-Time Control**
- **♦ User-Programmable Delay Time**
- ♦ Enable Function with 0.04µA (typ) Quiescent **Current in Shutdown**
- ♦ Space-Saving, Lead-Free, 16-Pin QSOP

#### **Ordering Information**


PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX8811EEE+	-40°C to +85°C	16 QSOP	E16-4

<sup>+</sup>Denotes a lead-free package.

### **Pin Configuration**

#### TOP VIEW BST1 16 BST2 15 DH2 DH1 2 14 LX2 LX1 MIXIM MAX8811 VL1 4 13 VL2 DL1 5 12 DL2 PGND1 6 11 PGND2 ΕN 10 PWM2 9 PWM1 DLY 8 **QSOP**

## **Typical Operating Circuit**



MIXIM

### **ABSOLUTE MAXIMUM RATINGS**

DH_, BST_ to LX_       -0.3V to +8V       Junction Tem         VL_ to PGND_       -0.3V to +8V       Storage Temp	$\begin{array}{llllllllllllllllllllllllllllllllllll$
---	--

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DLY} = V_{EN} = V_{BST} = V_{VL} = 6.5V, V_{PGND} = V_{LX} = V_{PWM} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.) \text{ (Note 1)}$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
GENERAL					•
VL_ Input Voltage Range		4.5		7	V
LX Operating Range				26	V
VL_ Undervoltage Lockout (UVLO)	V <sub>VL</sub> rising, 250mV hysteresis (typ)	3.25		3.8	V
Supply Current (per Channel)	V <sub>PWM</sub> _= 0V		0.7	1.5	A
I <sub>BST_</sub> + I <sub>VL_</sub>	V <sub>PWM</sub> = V <sub>DLY</sub> = V <sub>VL</sub> _		1.4	2	mA
Shutdown Supply Current (per Channel)   IBST_ + IVL_	$V_{EN} = 0V$ , $V_{PWM} = 0V$ or $V_{VL}$		0.04	1	μΑ
PWM_		·			
Input Leakage	$V_{PWM}$ = 0V or 7.0V, $V_{EN}$ = 0V or 7.0V		0.01		μA
Input Voltage High Threshold				3.5	V
Input Voltage Low Threshold		1.2			V
Input Threshold Hysteresis			20		%
EN					
Input Leakage	$V_{PWM} = 0V \text{ or } 7.0V, V_{EN} = 0V \text{ or } 7.0V$		0.01		μΑ
Input Voltage High Threshold				2.6	V
Input Voltage Low Threshold		0.8			V
Input Voltage Hysteresis			0.5		V
DLY					
Delay Disable Threshold V <sub>VL</sub> V <sub>DLY</sub>			0.8	1.2	V

#### **ELECTRICAL CHARACTERISTICS (continued)**


 $(V_{DLY} = V_{EN} = V_{BST} = V_{VL} = 6.5V, V_{PGND} = V_{LX} = V_{PWM} = 0V, T_A = -40^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 1)


PARAMETER		CONDITIONS		TYP	MAX	UNITS
GATE DRIVER SPECIFICATI	ONS					
DH_ Driver Resistance	V <sub>PWM</sub> _ = V <sub>V</sub> L_, sourcing current	V <sub>BST</sub> _ = 6.5V, I <sub>DH</sub> _ = -0.1A		1.0	1.6	
	V <sub>PWM</sub> = 0V, sinking current	V <sub>BST</sub> <sub>_</sub> = 6.5V, I <sub>DH</sub> <sub>_</sub> = 0.1A		0.7	1.1	
DL_ Driver Resistance	V <sub>PWM</sub> = 0V, sourcing current	V <sub>VL</sub> _ = 6.5V, I <sub>DL</sub> _= -0.1A		0.9	1.5	Ω
	V <sub>PWM</sub> = V <sub>V</sub> L, sinking current	V <sub>VL</sub> = 6.5V, I <sub>DL</sub> = 0.1A		0.4	0.7	
DH_ Rise Time (trDH)	V <sub>PWM</sub> _ = V <sub>V</sub> L_	V <sub>BST</sub> _ = 6.5V, 3000pF load		14		ns
DH_ Fall Time (tfDH)	$V_{PWM} = 0V$	V <sub>BST</sub> _ = 6.5V, 3000pF load		9		ns
DL_ Rise Time (trDL)	V <sub>PWM</sub> _ = 0V	V <sub>VL</sub> _ = 6.5V, 3000pF load		11		ns
DL_ Fall Time (tfDL)	V <sub>PWM_</sub> = V <sub>VL_</sub>	V <sub>VL</sub> _ = 6.5V, 3000pF load		8		ns
DH_ Propagation Delay	V <sub>PWM_</sub> falling (t <sub>pDHf</sub> )	V <sub>BST</sub> = 6.5V		ne		
	$V_{PWM} = V_{VL},$ $V_{DL}$ falling $(t_{pDHr})$			14		ns
DL_ Propagation Delay	V <sub>PWM_</sub> rising (t <sub>pDLf</sub> )	Voor Vou 6 5V		12		
	$V_{PWM} = GND,$ LX falling $(t_{pDLr})$	V <sub>BST_</sub> - V <sub>LX_</sub> = 6.5V		16	ns	
INTERNAL BOOST DIODE S	PECIFICATIONS					
On-Resistance	I <sub>BST</sub> _ = 40mA	I <sub>BST_</sub> = 40mA		6		Ω
THERMAL SHUTDOWN						
Thermal Shutdown	Rising temperature,	hysteresis = 15°C (typ)		+165		°C


Note 1: Specifications at -40°C guaranteed by design.


### **Typical Operating Characteristics**


 $(V_{VL1} = V_{VL2} = V_{EN} = V_{DLY} = 6.5V$ , 3000pF capacitive load,  $T_A = +25$ °C, unless otherwise noted.)






















## Typical Operating Characteristics (continued)

 $(V_{VL1} = V_{VL2} = V_{EN} = V_{DLY} = 6.5V$ , 3000pF capacitive load,  $T_A = +25^{\circ}C$ , unless otherwise noted.)





## **Pin Description**

PIN	NAME	FUNCTION	
1	BST1	Boost Capacitor Connection for Phase 1. Connect a 0.22µF ceramic capacitor between BST1 and LX1.	
2	DH1	High-Side Gate-Driver Output for Phase 1. DH1 is pulled low during shutdown and UVLO.	
3	LX1	Inductor Connection for Phase 1	
4	VL1	Gate-Drive Supply for DL1. Connect VL1 to a 4.5V to 7V supply. VL1 must be connected to VL2 externally. Bypass the VL1/VL2 connection with a 2.2µF or larger ceramic capacitor to the power ground plane.	
5	DL1	Low-Side Gate-Driver Output for Phase 1. DL1 is pulled low during shutdown and UVLO.	
6	PGND1	Power Ground for DL1. Connect PGND1 and PGND2 to the power ground plane at the IC.	
7	EN	Enable Input. Drive EN high for normal operation, or low for shutdown.	
8	DLY	Delay Time Setting Input. Connect a resistor from DLY to PGND1 to set the dead time between DL falling and DH rising, or connect DLY to VL1 to use the default delay.	
9	PWM1	PWM Logic Input for Phase 1. DH1 is high when PWM1 is high; DL1 is high when PWM1 is low.	
10	PWM2	PWM Logic Input for Phase 2. DH2 is high when PWM2 is high; DL2 is high when PWM2 is low.	
11	PGND2	Power Ground for DL2. Connect PGND1 and PGND2 to the power ground plane at the IC.	
12	DL2	Low-Side Gate-Driver Output for Phase 2. DL2 is pulled low during shutdown and UVLO.	
13	VL2	Gate-Drive Supply for DL2. Connect VL2 to a 4.5V to 7V supply. VL1 must be connected to VL2 externally. Bypass the VL1/VL2 connection with a 2.2µF or larger ceramic capacitor to the power ground plane.	
14	LX2	Inductor Connection for Phase 2	
15	DH2	High-Side Gate-Driver Output for Phase 2. DH2 is pulled low during shutdown and UVLO.	
16	BST2	Boost Capacitor Connection for Phase 2. Connect a 0.22µF ceramic capacitor between BST2 and LX2.	




Figure 1. Functional Diagram




Figure 2. Driver Timing Diagram

#### Detailed Description

#### **Principles of Operation**

#### MOSFET Gate Drivers (DH , DL )

DH\_ is driven high when the PWM\_ is high; DL\_ is driven high when PWM\_ is low. PWM pulsewidths under 20ns (typ) are rejected, and no switching occurs.

The low-side drivers (DL\_) have typical  $0.9\Omega$  sourcing resistance and  $0.4\Omega$  sinking resistance, and are capable of driving 3000pF capacitive loads with 11ns typical rise and 8ns typical fall times. The high-side drivers (DH\_) have typical  $1.0\Omega$  sourcing resistance and  $0.7\Omega$  sinking resistance, and are capable of driving 3000pF capacitive loads with 14ns typical rise and 9ns typical fall times. This facilitates fast switching, reducing switching losses, and makes the MAX8811 ideal for both high-frequency and high-output current applications.

#### Shoot-Through Protection

Adaptive shoot-through protection is incorporated for the switching transition after the high-side MOSFET is turned off and before the low-side MOSFET is turned on. The low-side driver is turned on when the LX voltage falls below 2.5V, or after 135ns typical delay, whichever occurs first. Furthermore, the delay time between the low-side MOSFET turn-off and high-side MOSFET turn-on can be adjusted by selecting the value of R1 (see the *Setting the Dead Time* section).

#### **Undervoltage Lockout (UVLO)**

When the voltage at the VL1/VL2 connection is below the UVLO threshold, all driver outputs are held low. This prevents switching when the supply voltage is too low for proper operation.

#### **Thermal Protection**

Thermal-overload protection limits total power dissipation in the MAX8811. When the junction temperature exceeds +165°C, all driver outputs are held low. The IC resumes normal operation after the junction temperature cools by 15°C (typ).

#### **Boost Capacitor Selection**

The MAX8811 uses a bootstrap circuit to generate the supply voltages for the high-side drivers (DH\_). The selected high-side MOSFET determines the appropriate boost capacitance values, according to the following equation:

$$C_{BST} = \frac{Q_{GATE}}{\Delta V_{BST}}$$

Table 1. Components for Figure 3, 800kHz, 20A/Phase Typical Application Circuit

DESIGNATION	DESCRIPTION	MANUFACTURER	
C1	2 x 10µF ±20%, X7R 25V capacitor 12103D106MAT2W	AVX	
C2	2 x 10µF ±20%, X7R 25V capacitor 12103D106MAT2W	AVX	
C3	2.2µF ±20%, 10V X5R capacitor GRM39X5R225K10	Murata	
C4, C5	0.22µF ±20%, 10V C4, C5 X7R capacitors GRM39X7R224K10		
C6-C9	100µF ±20%, 6.3V X5R capacitors C3225X5R0J107M	TDK	
L1, L2	0.2μH, 28A inductors FDV0630- R20M,1.9mΩ DCR	TOKO	
Q1, Q3	HAT2168, 8mΩ, 30V MOSFET	Renesas	
Q2	$2 \times \text{HAT2164H, } 3\text{m}\Omega,$ 30V, MOSFET	Renesas	
Q4	$2 \times \text{HAT2164H, } 3\text{m}\Omega,$ 30V MOSFET	Renesas	
R1	Dead-time delay programming resistor; see Programmable Delay vs. R <sub>DLY</sub> in the <i>Typical Operating</i> <i>Characteristics</i>	_	

where QGATE is the total gate charge of the high-side MOSFET and  $\Delta V_{BST}$  is the voltage variation allowed on the high-side MOSFET drive. Choose  $\Delta V_{BST}=0.1V$  to 0.2V when determining CBST. Low-ESR ceramic capacitors should be used.

#### VL\_ Decoupling

VL1 and VL2 provide the supply voltage for the low-side drivers. The decoupling capacitors at VL\_ also charge the BST capacitors during the time period when DL\_ is high. Therefore, the decoupling capacitor C3 for VL\_ should be large enough to minimize the ripple voltage during switching transitions. Choose the VL capacitor approximately 10 times the value of the BST capacitor value.

## Table 2. Components for Figure 4, 300kHz, 30A/Phase Typical Application Circuit

DESIGNATION DESCRIPTION		MANUFACTURER				
C1	2 x 10µF ±20%, X7R 25V capacitor 12103D106MAT2W	AVX				
C2	2 x 10µF ±20%, X7R 25V capacitor 12103D106MAT2W	AVX				
C3	2.2µF ±20%, 10V X5R capacitor GRM39X5R225K10	Murata				
C4, C5	0.22µF ±20%, 10V X7R capacitors GRM39X7R224K10	Murata				
C6, C7, C8	2700μF ±20%, 6.3V capacitors MFZ series, 7mΩ max ESR	Rubycon				
L1, L2	T50183, 250nH inductors at 35A ±20%, 0.68mΩ DCR	Falco Electronics				
Q1	Q1 $2 \times \text{HAT2168, 8m}\Omega$ , $30 \text{V MOSFET}$					
Q2	$2 \times \text{HAT2164H, } 3\text{m}\Omega,$ 30V MOSFET	Renesas				
Q3	Q3 $2 \times \text{HAT2168, 8m}\Omega$ , 30V MOSFET					
Q4 $2 \times \text{HAT2164H, } 3\text{m}\Omega, \\ 30 \text{V MOSFET}$		Renesas				

#### **Setting the Dead Time**

Connect DLY to VL\_ for the default delay time, typically 14ns. To increase the delay between the low-side MOSFET drive turn-off and the high-side MOSFET turn-on, connect a resistor from DLY to PGND1. See the *Typical Operating Characteristics* section for a plot of the delay time vs. resistor value. The equation for this resistor is:

$$tDLY = 14\mu s + (1pF) \times RDLY$$

#### Avoiding dV/dt-Induced Low-Side MOSFET Turn-On

At high input voltages, fast turn-on of the high-side MOSFET could momentarily turn on the low-side MOSFET due to the high dV/dt appearing at the drain of the low-side MOSFET. The high dV/dt causes a current flow through the Miller capacitance (CRSS) and the input capacitance (CISS) of the low-side MOSFET. Improper selection of the low-side MOSFET that has a high ratio of CRSS/CISS makes the problem more severe. To avoid the problem, give special attention to the ratio of CRSS/CISS when selecting the low-side MOSFET. Adding a resistor between BST\_ and the BST\_ capacitor slows the high-side MOSFET turn-on. Adding a capacitor from the gate to the source of the high-side MOSFET has the same effect. However, both methods are at the expense of increasing the switching losses.

## \_Applications Information

#### **Power Dissipation**

Power dissipation in the IC package comes mainly from switching the MOSFETs. Therefore, it is a function of both switching frequency and the total gate charge of the selected MOSFETs. The total power dissipation when both drivers are switching is given by:

$$\begin{split} & P_{\text{IC}} = 2 \times f_{\text{S}} \times [\text{N} \times \text{Q}_{\text{G\_TOTAL\_HS}} \times \\ & \frac{\text{R}_{\text{HS}}}{\text{R}_{\text{HS}} + (\text{R}_{\text{G\_HS}} / \text{N})} + \text{M} \times \text{Q}_{\text{G\_TOTAL\_LS}} \times \\ & \frac{\text{R}_{\text{LS}}}{\text{R}_{\text{LS}} + \left(\text{R}_{\text{G\_LS}} / \text{M}\right)}] \times \text{V}_{\text{PV\_}} + \text{V}_{\text{VCC}} \times \text{I}_{\text{VCC}} \end{split}$$

where fs is the switching frequency,  $Q_{G\_TOTAL\_HS}$  is the total gate charge of the selected high-side MOSFET,  $Q_{G\_TOTAL\_LS}$  is the total gate charge of the selected low-side MOSFET, N is the total number of the high-side MOSFETs in parallel, M is the total number of the low-side MOSFETs in parallel,  $V_{VL}$  is the voltage at VL,  $R_{HS}$  is the on-resistance of the high-side MOSFET, and  $R_{G\_LS}$  is the gate resistance of the selected low-side MOSFETs.

#### **PCB Layout**

The MAX8811 sources and sinks large currents to drive MOSFETs at high switching speeds. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following PCB layout guidelines are recommended when designing with the MAX8811:

- 1) Place all decoupling capacitors as close to their respective pins as possible.
- 2) Minimize the high-current loops from the input capacitor, upper switching MOSFET, and low-side MOSFET back to the input capacitor negative terminal.
- 3) Provide enough copper area at and around the switching MOSFETs and inductors to aid in thermal dissipation.

- 4) Connect PGND1 and PGND2 as close as possible to the source of the low-side MOSFETs.
- 5) Keep LX1 and LX2 away from sensitive analog components and nodes.
- 6) Gate drive traces should be at least 20 mils wide, kept as short as possible, and tightly coupled to reduce EMI and ringing induced by high-frequency gate noise. Adjacent DH\_ and LX\_ traces should be tightly coupled.

A sample evaluation layout is available in the MAX8811 Evaluation Kit.

\_\_\_\_\_Chip Information

PROCESS: BiCMOS




Figure 3. 800kHz, 20A/Phase Typical Application Circuit





Figure 4. 300kHz, 30A/Phase Typical Application Circuit

#### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



## \_Revision History

Pages changed at Rev 1: 1, 2, 7, 8, 11

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Gate Drivers category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

89076GBEST 00053P0231 56956 57.404.7355.5 LT4936 57.904.0755.0 5882900001 00600P0005 00-9050-LRPP 00-9090-RDPP
5951900000 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP
00-8275-RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 0207400000
01312 0134220000 60713816 M15730061 61161-90 61278-0020 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P
6131-220-21149P 6131-260-2358P 6131-265-11149P