

### **General Description**

The MAX9153/MAX9154 low-jitter, low-voltage differential signaling (LVDS) repeaters are ideal for applications that require high-speed data or clock distribution while minimizing power, space, and noise. The devices accept a single LVDS input (MAX9153) or single LVPECL input (MAX9154) and repeat the signal at 10 LVDS outputs. Each differential output drives  $100\Omega$ . allowing point-topoint distribution of signals on transmission lines with  $100\Omega$  termination at the receiver input.

Ultra-low 90psp-p (max) added deterministic jitter and 1ps<sub>RMS</sub> (max) added random jitter ensure reliable communication in high-speed links that are highly sensitive to timing error, especially those incorporating clock-anddata recovery or serializers and deserializers. The highspeed switching performance guarantees 800Mbps data rate and less than 60ps (max) skew between channels while operating from a single +3.3V supply.

Supply current at 800Mbps is 118mA and reduces to 2µA in power-down mode. LVDS inputs and outputs conform to the ANSI/EIA/TIA -644 standard. A fail-safe feature on the MAX9153 sets the output high when the input is undriven and open, terminated, or shorted. The MAX9153/MAX9154 are available in a 28-pin TSSOP package and are specified for the -40°C to +85°C extended temperature range.

Refer to the MAX9150 data sheet for a pin-compatible 10-port LVDS repeater capable of driving a double-terminated (50 $\Omega$ ) LVDS link.

Refer to the MAX9110/MAX9112 and MAX9111/MAX9113 data sheets for LVDS line drivers and receivers.

### **Applications**

Cellular Phone Base-Stations Add/Drop Muxes Digital Cross-Connects Network Switches/Routers Backplane Interconnect Clock Distribution

Pin Configuration appears at end of data sheet.


### **Features**

- ♦ Ultra-Low 90psp-p (max) Added Deterministic Jitter at 800Mbps (2<sup>23</sup>-1) PRBS Pattern
- ♦ 1psRMS (max) Added Random Jitter
- ♦ 60ps (max) Skew Between Channels
- ♦ Guaranteed 800Mbps Data Rate
- ♦ LVDS (MAX9153) or LVPECL (MAX9154) Input **Versions**
- ♦ Fail-Safe Circuit Sets Output High for Undriven Inputs (MAX9153)
- ♦ High-Impedance Differential Input when V<sub>CC</sub> = 0
- ♦ 2µA Power-Down Supply Current
- ♦ Conforms to ANSI/EIA/TIA-644 LVDS Standard
- ♦ Pin-Compatible Upgrade to DS90LV110

### **Ordering Information**

PART	TEMP. RANGE	PIN- PACKAGE	INPUT
MAX9153EUI	-40°C to +85°C	28 TSSOP	LVDS
MAX9154EUI	-40°C to +85°C	28 TSSOP	LVPECL

### **Typical Application Circuit**



### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND	0.3V to +4.0V
RIN+, RIN- to GND	0.3V to +4.0V
PWRDN to GND	0.3V to $(V_{CC} + 0.3V)$
DO_+, DO to GND	0.3V to +4.0V
Short-Circuit Duration (DO_+, DO)	Continuous
Continuous Power Dissipation ( $T_A = +70^\circ$	°C)
28-Pin TSSOP (derate 12.8mW/°C abo	ve +70°C) 1026mW

Storage Temperature	65°C to +150°C
Maximum Junction Temperature	+150°C
Operating Temperature Range	
ESD Protection	
Human Body Model (RIN+, RIN-, DC	)_+, DO)±8kV
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, R_L = 100\Omega \pm 1\%$ , differential input voltage  $|V_{ID}| = 0.05 \text{V to } 1.2 \text{V}$ , MAX9153 LVDS input common-mode voltage  $|V_{CM}| = |V_{ID}/2|$  to 2.4V -  $|V_{ID}/2|$ , MAX9154 LVPECL input voltage range = 0 to  $|V_{CC}|$ ,  $|V_{CM}| = 1.2 \text{V}$ ,  $|V_{CM}| = 1.2$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CONTROL INPUT (PWRDN)	•					•
Input High Voltage	VIH		2.0		Vcc	V
Input Low Voltage	VIL		GND		0.8	V
Input Current	I <sub>IN</sub>	PWRDN = high or low	-20		20	μΑ
DIFFERENTIAL INPUT (RIN+, RII	V-)					
Differential Input High Threshold	V <sub>TH</sub>			-3	50	mV
Differential Input Low Threshold	$V_{TL}$		-50	-3		mV
Input Current (MAY0152)	I <sub>RIN+</sub> , I <sub>RIN-</sub>	$0.05V \le I V_{ID} I \le 0.6V$ , $\overline{PWRDN} = high or low (Figure 1)$	-15	-3	15	- μΑ
Input Current (MAX9153)		$0.6V <  V_{ID}  \le 1.2V$ , $\overline{PWRDN} = \text{high or low}$ (Figure 1)	-20	-4	20	
Power-Off Input Current	I <sub>RIN+</sub> (OFF),	$0.05V \le I \ V_{ID} \ I \le 0.6V, \ V_{CC} = 0 \ or \ open,$ $\overline{PWRDN} = 0 \ or \ open \ (Figure 1)$	-15	3	15	
(MAX9153)	I <sub>RIN-</sub> (OFF)	$0.6V <  V_{ID}  \le 1.2V$ , $V_{CC} = 0$ or open, $\overline{PWRDN} = 0$ or open (Figure 1)	-20	4	20	μΑ
		PWRDN = high or low (Figure 1)	103			
Input Resistor 1 (MAX9153)	R <sub>IN1</sub>	$V_{CC} = 0$ or open, $\overline{PWRDN} = 0$ or open (Figure 1)	103			kΩ
		PWRDN = high or low (Figure 1)	154			
Input Resistor 2 (MAX9153)	R <sub>IN2</sub>	$V_{CC} = 0$ or open, $\overline{PWRDN} = 0$ or open(Figure 1)	154			kΩ
Input Current (MAX9154)	I <sub>RIN+</sub> , I <sub>RIN-</sub>	$V_{RIN+} = 3.6V$ , $V_{RIN-} = 3.6V$ or 0, $\overline{PWRDN} = $ high or low (Figure 2)	-10	3	10	μΑ
		$V_{RIN+} = 0$ , $V_{RIN-} = 3.6V$ or 0, $\overline{PWRDN} = $ high or low (Figure 2)	-10	±3	10	
Power-Off Input Current (MAX9154)	I <sub>RIN+</sub> (OFF),	$V_{RIN+} = 3.6V$ , $V_{RIN-} = 0$ , $V_{CC} = 0$ or open, $\overline{PWRDN} = 0$ or open (Figure 2)	-10	3	10	
	IRIN- (OFF)	$V_{RIN+} = 0$ , $V_{RIN-} = 3.6V$ , $V_{CC} = 0$ or open, $\overline{PWRDN} = 0$ or open (Figure 2)	-10	3	10	μΑ

2 \_\_\_\_\_\_

### DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \ to \ +3.6V, \ R_L = 100\Omega \ \pm 1\%, \ differential input voltage \ |V_{ID}| = 0.05V \ to \ \underline{1.2V}, \ \underline{MAX9153} \ LVDS \ input \ common-mode \ voltage \ V_{CM} = |V_{ID}/2| \ to \ 2.4V - |V_{ID}/2|, \ \underline{MAX9154} \ LVPECL \ input \ voltage \ range = 0 \ to \ V_{CC}, \ \underline{PWRDN} = high, \ T_A = -40^{\circ}C \ to \ +85^{\circ}C, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ V_{CC} = +3.3V, \ |V_{ID}| = 0.2V, \ V_{CM} = 1.2V, \ T_A = +25^{\circ}C.) \ (Notes \ 1 \ and \ 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		PWRDN = high or low (Figure 2)	360			
Input Resistor 3 (MAX9154)	R <sub>IN3</sub>	V <sub>CC</sub> = 0 or open, <del>PWRDN</del> = 0 or open (Figure 2)	360			kΩ
LVDS OUTPUT (DO_+, DO)						
Differential Output Voltage	V <sub>OD</sub>	Figure 3	250	380	450	mV
Charge in V <sub>OD</sub> Between Complementary Output States	ΔV <sub>OD</sub>	Figure 3		1	25	mV
Offset (Common-Mode) Voltage	Vos	Figure 3	1.125	1.26	1.375	V
Change in V <sub>OS</sub> Between Complementary Output States	ΔV <sub>OS</sub>	Figure 3		3	25	mV
Output High Voltage	VoH	Figure 3			1.6	V
Output Low Voltage	V <sub>OL</sub>	Figure 3	0.9			V
Differential Output Resistance	RODIFF	PWDRN = high or low  VCC = 0 PWDRN = 0 or open	150	238	330	Ω
Differential High Output	V <sub>OD+</sub>	RIN+, RIN- undriven with short, open, or $100\Omega$ termination (MAX9153)	250		450	mV
Voltage in Fail-Safe		RIN+, RIN- open (MAX9154)	250		450	
Single-Ended Output Short-		PWDRN = low; V <sub>DO</sub> <sub>-+</sub> = 3.6V or 0, DO <sub>-</sub> - + open; or V <sub>DO</sub> <sub>-</sub> - = 3.6V or 0, DO <sub>-</sub> + = open	-1		1	
Circuit Current	loz	$V_{CC} = 0$ , $\overline{PWRDN} = 0$ or open; $V_{DO_{-+}} = 3.6$ or 0, $DO_{} = 3.6$ V or $V_{DO_{}} = 3.6$ V or 0, $DO_{-+} = 0$	-1		1	μΑ
Single-Ended Output	I <sub>OS</sub>	$V_{ID} = +50$ mV, $V_{DO\_+} = 0$ or $V_{CC}$ , $V_{DO\} = 0$ or $V_{CC}$	-15		15	mA
Short-Circuit Current	105	$V_{ID}$ = -50mV, $V_{DO\_+}$ = 0 or $V_{CC}$ , $V_{DO\}$ = 0 or $V_{CC}$		-13		110
Differential Output Short-Circuit	losp	$V_{ID} = +50$ m $V$ , $V_{OD} = 0$	-15		15	mA
Current (Note 3)	1000	$V_{ID} = -50$ m $V$ , $V_{OD} = 0$	10			111/ \
SUPPLY	Т		1			1
		DC, $R_L = 100\Omega$ (Figure 4)		70	95	1
Supply Current	Icc	200MHz (400Mbps), $R_L = 100\Omega$ Figure		90	115	mA
		400MHz (800Mbps), R <sub>L</sub> = 100Ω (Note 3	)	118	145	<u> </u>
Power-Down Supply Current	Iccz	PWDRN = low		2	20	μΑ

### **AC ELECTRICAL CHARACTERISTICS**


 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, R_L = 100\Omega \pm 1\%$ ,  $C_L = 5 \text{pF}$ , differential input voltage  $|V_{ID}| = 0.15 \text{V to } 1.2 \text{V}$ , MAX9153 LVDS input common-mode voltage  $V_{CM} = |V_{ID}/2|$  to 2.4V -  $|V_{ID}/2|$ , MAX9154 LVPECL input voltage range = 0 to  $V_{CC}$ ,  $\overline{PWRDN} = \text{high}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3 \text{V}$ ,  $|V_{ID}| = 0.2 \text{V}$ ,  $V_{CM} = 1.2 \text{V}$ ,  $T_A = +25^{\circ}\text{C}$ .) (Notes 3, 4, 5)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Rise Time	tLHT	Figures 4, 5		150	220	450	ps
Fall Time	tHLT			150	220	450	ps
Added Deterministic Jitter		$V_{ID} = 200 \text{mV}, 2^{23} - 1$	400Mbps (NRZ)		13	50	ps
(Note 6)	tDJ	PRBS data, V <sub>CM</sub> = 1.2V	800Mbps (NRZ)		24	90	(p-p)
Added Random Jitter (Note 6)	+	V <sub>ID</sub> = 200mV, 50% duty	200MHz			1	ps
Added Haridom Jiller (Note 6)	t <sub>RJ</sub>	cycle input, V <sub>CM</sub> = 1.2V	400MHz			1	(RMS)
Differential Propagation Delay Low to High	tpLHD	Figures 4, 5		1.6	2.3	3.3	20
Differential Propagation Delay High to Low	tPHLD			1.6	2.3	3.3	ns
Pulse Skew I tpLHD - tpHLD I	tskew	Figures 4, 5			27	80	ps
Channel-to-Channel Skew (Note 7)	tccs	Figures 4, 5			35	60	ps
Differential Part-to-Part Skew 1 (Note 8)	tpps1	Figures 4, 5				1.2	ns
Differential Part-to-Part Skew 2 (Note 9)	tpps2					1.7	ns
Maximum Input Frequency (Note 10)	f <sub>MAX</sub>	Figures 4, 5		800			Mbps
Power-Down Time	t <sub>PD</sub>	Figures 6, 7			10	20	ns
Power-Up Time	tpU				20	40	μs

- **Note 1:** Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except V<sub>TH</sub>, V<sub>TL</sub>, V<sub>ID</sub>, V<sub>OD</sub>, and ΔV<sub>OD</sub>.
- **Note 2:** Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at  $T_A = +25^{\circ}C$ .
- Note 3: Guaranteed by design and characterization.
- **Note 4:** C<sub>L</sub> includes scope probe and test jig capacitance.
- **Note 5:** Signal generator conditions unless otherwise noted: frequency = 400MHz, 50% duty cycle,  $R_O = 50\Omega$ ,  $t_R = 0.6$ ns, and  $t_F = 0.6$ ns (0% to 100%).
- Note 6: Device jitter added to the input signal.
- Note 7: t<sub>CCS</sub> is the magnitude difference in differential propagation delay between outputs for a same-edge transition.
- **Note 8:** tpps1 is the magnitude difference of any differential propagation delays between devices operating over rated conditions at the same supply voltage, input conditions, and ambient temperature.
- Note 9: TPPS2 is the magnitude difference of any differential propagation delays between devices operating over rated conditions.
- Note 10: Device meets VoD DC specification, and AC specifications while operating at f<sub>MAX</sub>.


### Typical Operating Characteristics


 $(V_{CC} = +3.3V, R_L = 100\Omega, C_L = 5pF, |V_{ID}| = 200mV, V_{CM} = 1.2V, f_{IN} = 200MHz, T_A = +25^{\circ}C, unless otherwise noted.)$ 



### Typical Operating Characteristics (continued)

 $(V_{CC} = +3.3V, R_L = 100\Omega, C_L = 5pF, |V_{ID}| = 200mV, V_{CM} = 1.2V, f_{IN} = 200MHz, T_A = +25$ °C, unless otherwise noted.)





### **Pin Description**

PIN NAME		FUNCTION		
1, 3, 11, 13, 16, 18, 20, 24, 26, 28	DO2+, DO1+, DO10+, DO9+, DO8+, DO7+, DO6+, DO5+, DO4+, DO3+	Differential LVDC Outeuts		
2, 4, 12, 14, 15, 17, 19, 23, 25, 27	DO2-, DO1-, DO10-, DO9-, DO8-, DO7-, DO6-, DO5-, DO4-, DO3-	Differential LVDS Outputs		
5	PWRDN	Power Down. Drive PWRDN low to disable all outputs and reduce supply current to 2µA. Drive PWRDN high for normal operation.		
6, 9, 21	GND	Ground		
10, 22	Vcc	Power. Bypass each VCC pin to GND with 0.1µF and 1nF ceramic capacitors.		
7	RIN+	LVDS (MAX9153) or LVPECL (MAX9154) Differential Inputs. RIN+ and RIN- are high-impedance inputs. Connect a resistor from RIN+ to RIN- to terminate the		
8	RIN-	input signal.		

### **Detailed Description**

LVDS is a signaling method for point-to-point data communication over a controlled-impedance medium as defined by the ANSI/TIA/EIA-644 and IEEE 1596.3 standards. LVDS uses a lower voltage swing than other common communication standards, achieving higher data rates with reduced power consumption, while reducing EMI emissions and system susceptibility to noise.

The MAX9153/MAX9154 are 800Mbps, 10-port repeaters for high-speed, point-to-point, low-power

applications. The MAX9153 accepts an LVDS input and has a fail-safe input circuit. The MAX9154 accepts an LVPECL input. Both devices repeat the input at 10 LVDS outputs. The devices detect differential signals as low as 50mV and as high as 1.2V within the 0 to 2.4V input voltage range as specified in the LVDS standards.

The MAX9153/MAX9154 outputs use a current-steering configuration to generate a 2.5mA to 4.5mA output current. This current-steering approach induces less ground bounce and no shoot-through current, enhancing noise margin and system speed performance. The outputs are short-circuit current limited and are high

6 \_\_\_\_\_

impedance (to ground) when  $\overline{PWRDN}$  = low or the device is not powered. The outputs have a typical differential resistance of 238 $\Omega$ . The internal differential output resistance terminates induced noise and reflections from the primary termination located at the LVDS receiver.

The MAX9153/MAX9154 current-steering output requires a resistive load to terminate the signal and complete the transmission loop. Because the devices switch the direction of current flow and not voltage levels, the output voltage swing is determined by the value of the termination resistor multiplied by the output current. With a typical 3.8mA output current, the MAX9153/MAX9154 produce a 380mV output voltage when driving a transmission line terminated with a  $100\Omega$  resistor (3.8mA x  $100\Omega$  = 380mV). Logic states are determined by the direction of current flow through the termination resistor.

**Table 1. Input/Output Function Table** 

INPUT, \	OUTPUTS, V <sub>OD</sub>	
+50mV	MAN/0450	High
-50mV	MAX9153 MAX9154	Low
Open	WAX9134	High
Undriven short	MAX9153	High
Undriven terminated	MAX9153	High

**Note:**  $V_{ID} = RIN+ - RIN-, V_{OD} = DO_+ - DO_- High = 450mV > V_{OD} > 250mV Low = -250mV > V_{OD} > -450mV$ 

#### Fail-Safe

The fail-safe feature of the MAX9153 sets the outputs high when the differential input is:

- Open
- Undriven and shorted
- Undriven and terminated

Without a fail-safe circuit, when the input is undriven, noise at the input may switch the outputs and it may appear to the system that data is being sent. Open or undriven terminated input conditions can occur when a cable is disconnected or cut, or when an LVDS driver output is in high impedance. A shorted input can occur because of a cable failure.

When the input is driven with signals meeting the LVDS standard, the input common-mode voltage is less than  $V_{CC}$  - 0.3V and the fail-safe circuit is not activated. If




Figure 1. MAX9153 Input Fail-Safe Circuit




Figure 2. MAX9154 Input Bias Resistors

the input is open, undriven and shorted, or undriven and parallel terminated, an internal resistor in the fail-safe circuit pulls both inputs above V<sub>CC</sub> - 0.3V, activating the fail-safe circuit and forcing the outputs high (Figure 1).

The MAX9154 is essentially the MAX9153 without the fail-safe circuit. The MAX9154 accepts input voltages from 0 to VCC (vs. 0 to 2.4V for the MAX9153), which allows interfacing to LVPECL input signals while retaining a good common-mode tolerance.

### **Applications Information**

#### **Supply Bypassing**

Bypass each VCC with high-frequency surface-mount ceramic 0.1 $\mu$ F and 1nF capacitors in parallel as close to the device as possible, with the smaller value capacitor closest to the VCC pin.

#### Traces, Cables, and Connectors

The characteristics of input and output connections affect the performance of the MAX9153/MAX9154. Use controlled-impedance traces, cables, and connectors with matched characteristic impedance.

Ensure that noise couples as common mode by running the traces of a differential pair close together. Reduce within-pair skew by matching the electrical length of the traces of a differential pair. Excessive skew can result in a degradation of magnetic field cancellation. Maintain the distance between traces of a differential pair to avoid discontinuities in differential impedance. Minimize the number of vias to further prevent impedance discontinuities.

Avoid the use of unbalanced cables, such as ribbon cable. Balanced cables, such as twisted pair, offer superior signal quality and tend to generate less EMI due to canceling effects. Balanced cables tend to pick up noise as common mode, which is rejected by the LVDS receiver.

#### **Termination**

The MAX9153/MAX9154 are specified for  $100\Omega$  differential characteristic impedance but can operate with  $90\Omega$  to  $132\Omega$  to accommodate various types of interconnect. The termination resistor should match the differential characteristic impedance of the interconnect and be located close to the LVDS receiver input. Use a  $\pm1\%$  surface-mount termination resistor.

The output voltage swing is determined by the value of the termination resistor multiplied by the output current. With a typical 3.8mA output current, the MAX9153/MAX9154 produce a 380mV output voltage when driving a transmission line terminated with a  $100\Omega$  resistor (3.8mA x  $100\Omega$  = 380mV).

### **Chip Information**

TRANSISTOR COUNT: 1394

PROCESS: CMOS

### Test Circuits and Timing Diagrams




Figure 3. Driver-Load Test Circuit

8 \_\_\_\_\_

### Test Circuits and Timing Diagrams (continued)




Figure 4. Propagation Delay and Transition Time Test Circuit




Figure 5. Propagation Delay and Transition Time Waveforms

### **Test Circuits and Timing Diagrams (continued)**




Figure 6. Power-Up/Down Delay Test Circuit






Figure 7. Power-Up/Down Delay Waveforms

10 \_\_\_\_\_

### **Pin Configuration**



### Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LVDS Interface IC category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

FIN224ACMLX 8T49N2083NLGI# MAX9135GHJ+ MS1224 NB3L8504SDTR2G SN65LVP16DRFT SN65MLVD200D MAX9176EUB+
DS90LV032ATMTC DS90LV031ATMTC DS90C402M SN65LVDS051PWRQ1 DS90C387VJDXNOPB SN65LVDT32BDR

ADN4665ARUZ ADN4666ARUZ ADN4666ARZ-REEL7 ADN4693EBRZ ADN4697EBRZ ADN4695EBRZ ADN4666ARZ

ADN4667ARZ ADN4667ARZ-REEL7 ADN4668ARZ ADN4670BSTZ ADN4670BCPZ ADN4661BRZ ADN4663BRZ-REEL7

ADN4694EBRZ-RL7 ADN4662BRZ-REEL7 ADN4662BRZ ADN4691EBRZ ADN4694EBRZ ADN4690EBRZ GM8285BGA

MAX9113ESA+T MAX9122EUE+T MAX9174EUB+T FIN1031MX MAX9121EUE+T MAX9111ESA+ MAX9112ESA+

THC63LVDM87 NB3N4666CDTR2G MAX9179EUE+ MAX9129EUE+ MAX9121EUE+ MAX9157EHJ+ FIN1017MX FIN1027AMX