# Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package 


#### Abstract

General Description The MAX9155 is a low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single LVDS output. Its low-jitter, low-noise performance makes it ideal for buffering LVDS signals sent over long distances or noisy environments, such as cables and backplanes. The MAX9155's tiny size makes it especially suitable for minimizing stub lengths in multidrop backplane applications. The SC70 package (half the size of a SOT23) allows the MAX9155 to be placed close to the connector, thereby minimizing stub lengths and reflections on the bus. The point-to-point connection between the MAX9155 output and the destination IC, such as an FPGA or ASIC, allows the destination IC to be located at greater distances from the bus connector. Ultra-low, 23psp-p added deterministic jitter and $0.6 p s R M S$ added random jitter ensure reliable communication in high-speed links that are highly sensitive to timing errors, especially those incorporating clock-anddata recovery, PLLs, serializers, or deserializers. The MAX9155's switching performance guarantees a 200Mbps data rate, but minimizes radiated noise by guaranteeing 0.5 ns minimum output transition time. The MAX9155 has fail-safe circuitry that sets the output high for undriven open, short, or terminated inputs. The MAX9155 operates from a single +3.3 V supply and consumes only 10 mA over a $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range. Refer to the MAX9129 data sheet for a quad bus LVDS driver, and to the MAX9156 data sheet for a low-jitter, low-noise LVPECL-to-LVDS level translator in an SC70 package.


| Cellular Phone Base Stations |
| :--- |
| DSLAMs |
| Digital Cross-Connects |
| Add/Drop Muxes |
| Network Switches/Routers |
| Multidrop Buses |
| Cable Repeaters |

Typical Operating Circuit appears at end of data sheet.

Features

- Tiny SC70 Package
- Ultra-Low Jitter

23psp-p Added Deterministic Jitter ( $2^{23}-1$ PRBS)
0.6psrms Added Random Jitter

- 0.5ns (min) Transition Time Minimizes Radiated Noise
- 200Mbps Guaranteed Data Rate
- Fail-Safe Circuit Sets Output High for Undriven Inputs (Open, Terminated, or Shorted)
- Low 10mA Supply Current
- Low 6mA Supply Current in Fail-Safe
- Conforms to ANSI/EIA/TIA-644 LVDS Standard
- High-Impedance Inputs and Outputs in Power-Down Mode

Ordering Information

| PART | TEMP. RANGE | PIN- <br> PACKAGE | TOP <br> MARK |
| :---: | :---: | :--- | :---: |
| MAX9155EXT-T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $6 \mathrm{SC} 70-6$ | ABC |

Pin Configuration
TOP VIEW


## Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package

## ABSOLUTE MAXIMUM RATINGS



Storage Temperature Range ............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature ..................................................... $+150^{\circ} \mathrm{C}$
Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ESD Protection

Human Body Model, IN+, IN-, OUT+, OUT- .................... $\pm 8 \mathrm{kV}$
Lead Temperature (soldering, 10s) ................................. $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \pm 1 \%,\left|\mathrm{~V}_{\mathrm{ID}}\right|=0.05 \mathrm{~V}$ to $1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\left|\mathrm{V}_{\mathrm{ID}} / 2\right|$ to $2.4 \mathrm{~V}-\mathrm{IV} \mathrm{ID} / 2 \mid, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2)

| PARAMETER | SYMBOL |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS INPUT |  |  |  |  |  |  |  |
| Differential Input High Threshold | $\mathrm{V}_{\text {TH }}$ |  |  |  | 7 | 50 | mV |
| Differential Input Low Threshold | $\mathrm{V}_{\text {TL }}$ |  |  | -50 | -7 |  | mV |
| Input Current | $\mathrm{l} \mathrm{N}_{+}$, I IN- | $0.05 \mathrm{~V} \leq \mathrm{IV}$ ID $\leq 0.6 \mathrm{~V}$ |  | -15 | -2.5 | 15 | $\mu \mathrm{A}$ |
|  |  | $0.6 \mathrm{~V}<\mathrm{IV}$ ID $\leq 1.2 \mathrm{~V}$, |  | -20 | -3.5 | 20 |  |
| Power-Off Input Current | $\mathrm{I} / \mathrm{N}+$, I IN- | $0.05 \mathrm{~V} \leq \mathrm{IV}$ ID $\leq 0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0$ |  | -15 | 1.3 | 15 | $\mu \mathrm{A}$ |
|  |  | $0.6 \mathrm{~V}<\mathrm{IVIDI} \leq 1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0$ |  | -20 | 2.6 | 20 |  |
| Input Resistor 1 | RiN1 | $\mathrm{V}_{\mathrm{CC}}=+3.6 \mathrm{~V}$ or 0, Figure 1 |  | 67 | 232 |  | $\mathrm{k} \Omega$ |
| Input Resistor 2 | RIN2 | $\mathrm{V}_{C C}=+3.6 \mathrm{~V}$ or 0, Figure 1 |  | 267 | 1174 |  | $\mathrm{k} \Omega$ |
| LVDS OUTPUT |  |  |  |  |  |  |  |
| Differential Output Voltage | VOD | Figure 2 |  | 250 | 360 | 450 | mV |
| Change in Vod Between Complementary Output States | $\Delta V_{O D}$ | Figure 2 |  |  | 0.008 | 25 | mV |
| Offset (Common-Mode) Voltage | Vos | Figure 2 |  | 1.125 | 1.25 | 1.375 | V |
| Change in VOS for Complementary Output States | $\Delta \mathrm{V}$ OS | Figure 2 |  |  | 0.005 | 25 | mV |
| Output High Voltage | V OH |  |  |  | 1.44 | 1.6 | V |
| Output Low Voltage | VOL |  |  | 0.9 | 1.08 |  | V |
| Fail-Safe Differential Output Voltage | VOD+ | IN+, IN- shorted, open, or parallel terminated |  | +250 | +360 | +450 | mV |
| Power-Off Output Leakage Current | IOOFF | $V_{C C}=0$ | OUT+ $=3.6 \mathrm{~V}$, other output open | -10 | 0.02 | 10 | $\mu \mathrm{A}$ |
|  |  |  | OUT- = 3.6V, other output open | -10 | 0.02 | 10 |  |
| Differential Output Resistance | RODIFF | $\mathrm{V}_{\mathrm{CC}}=+3.6 \mathrm{~V}$ or 0 |  | 100 | 260 | 400 | $\Omega$ |
| Output Short Current | ISC | V ID $=+50 \mathrm{mV}, \mathrm{OUT}+=$ GND |  |  | -5 | -15 | mA |
|  |  | VID $=-50 \mathrm{mV}$, OUT- = GND |  |  | -5 | -15 |  |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Supply Current | IcC | Output loaded |  |  | 10 | 15 | mA |
| Supply Current in Fail-Safe | ICCF | Output loaded, input undriven |  |  | 6 | 8 | mA |

# Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package 

## AC ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, R_{L}=100 \Omega \pm 1 \%, C L=10 \mathrm{pF},|\mathrm{VID}|=0.15 \mathrm{~V}$ to $1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=\left|\mathrm{V}_{\mathrm{ID}} / 2\right|$ to $2.4 \mathrm{~V}-\left|\mathrm{V}_{\mathrm{ID}} / 2\right|, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 3, 4, 5) (Figures 3, 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Propagation Delay High to Low | tPHLD |  | 1.3 | 2.0 | 2.8 | ns |
| Differential Propagation Delay Low to High | tPLHD |  | 1.3 | 2.0 | 2.8 | ns |
| Added Deterministic Jitter (Notes 6, 11) | tDJ | 200Mbps ${ }^{23}-1$ PRBS data pattern |  | 23 | 100 | psp-p |
| Added Random Jitter (Notes 7, 11) | trJ | $\mathrm{fin}^{\mathrm{N}}=100 \mathrm{MHz}$ |  | 0.6 | 2.9 | psRMS |
| Differential Part-to-Part Skew (Note 8) | tSKPP1 |  |  | 0.17 | 0.6 | ns |
| Differential Part-to-Part Skew (Note 9) | tSKPP2 |  |  |  | 1.5 | ns |
| Switching Supply Current | ICCSW |  |  | 11.3 | 18 | mA |
| Rise Time | tTLH |  | 0.5 | 0.66 | 1.0 | ns |
| Fall Time | tTHL |  | 0.5 | 0.64 | 1.0 | ns |
| Input Frequency (Note 10) | $f_{\text {max }}$ |  | 100 |  |  | MHz |

Note 1: All devices are $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over temperature are guaranteed by design and characterization.
Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except $\mathrm{V}_{\mathrm{TH}}, \mathrm{V}_{\mathrm{TL}}, \mathrm{V}_{\text {OD }}$, and $\Delta \mathrm{V}_{\mathrm{OD}}$.
Note 3: Guaranteed by design and characterization.
Note 4: Signal generator output (unless otherwise noted): frequency $=100 \mathrm{MHz}, 50 \%$ duty cycle, $R \mathrm{O}=50 \Omega$, $\mathrm{t}_{\mathrm{R}}=1.5 \mathrm{~ns}$, and $\mathrm{t}_{\mathrm{F}}=$ 1.5 ns ( $0 \%$ to $100 \%$ )

Note 5: $C_{L}$ includes scope probe and test jig capacitance
Note 6: Signal generator output for $t_{D J}: V_{O D}=150 \mathrm{mV}, \mathrm{V}_{\text {OS }}=1.2 \mathrm{~V}$, tDJ includes pulse (duty-cycle) skew.
Note 7: Signal generator output for $t_{\mathrm{RJ}}: V_{O D}=150 \mathrm{mV}, V_{O S}=1.2 \mathrm{~V}$.
Note 8: tSKPP 1 is the magnitude difference of any differential propagation delays between devices operating over rated conditions at the same supply voltage, input common-mode voltage, and ambient temperature.
Note 9: tSKPP2 is the magnitude difference of any differential propagation delays between devices operating over rated conditions.
Note 10: Device meets $V_{O D}$ DC specification and AC specifications while operating at $f_{M A X}$.
Note 11: Jitter added to the input signal.

## Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package

$\left(V_{C C}=+3.3 \mathrm{~V}, R_{L}=100 \Omega \pm 1 \%, C_{L}=10 \mathrm{pF}, \mathrm{IV}_{\mathrm{ID}} \mathrm{l}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. Signal generator output: frequency $=100 \mathrm{MHz}, 50 \%$ duty cycle, $R \mathrm{O}=50 \Omega$, $\mathrm{tR}_{\mathrm{R}}=1.5 \mathrm{~ns}$, and $\mathrm{tF}_{\mathrm{F}}=1.5 \mathrm{~ns}$ ( $0 \%$ to $100 \%$ ), unless otherwise noted.)


FAIL-SAFE SUPPLY CURRENT VS. SUPPLY VOLTAGE


DIFFERENTIAL PROPAGATION DELAY
vs. SUPPLY VOLTAGE


SWITCHING SUPPLY CURRENT
vs. TEMPERATURE


OUTPUT LOW VOLTAGE
vs. SUPPLY VOLTAGE


DIFFERENTIAL PROPAGATION DELAY
vs. TEMPERATURE


OUTPUT SHORT-CIRCUIT CURRENT vs. SUPPLY VOLTAGE


OUTPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE


TRANSITION TIME vs. SUPPLY VOLTAGE


# Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package 

## Typical Operating Characteristics (continued)

$\left(V_{C C}=+3.3 \mathrm{~V}, R_{L}=100 \Omega \pm 1 \%, C_{L}=10 \mathrm{pF}, \mathrm{IVID}_{\mathrm{ID}}=0.2 \mathrm{~V}, \mathrm{~V}_{C M}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. Signal generator output: frequency $=100 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{R}_{\mathrm{O}}=50 \Omega$, $\mathrm{t}_{\mathrm{R}}=1.5 \mathrm{~ns}$, and $\mathrm{t}_{\mathrm{F}}=1.5 \mathrm{~ns}(0 \%$ to $100 \%)$, unless otherwise noted.)


Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | OUT- | Inverting LVDS Output |
| 2 | GND | Ground |
| 3 | IN- | Inverting LVDS Input |
| 4 | IN+ | Noninverting LVDS Input |
| 5 | VCC | Power Supply. Bypass VCC to GND <br> with 0.01 $\mu$ F ceramic capacitor. |
| 6 | OUT+ | Noninverting LVDS Output |

Table 1. Function Table for LVDS Fail-Safe Input (Figure 2)

| INPUT, $\mathbf{V I D}_{\text {ID }}$ | OUTPUT, VOD |
| :---: | :---: |
| $\geq 50 \mathrm{mV}$ | High |
| $\leq-50 \mathrm{mV}$ | Low |
| $50 \mathrm{mV}>\mathrm{V}_{\text {ID }}>-50 \mathrm{mV}$ | Indeterminate |
| Undriven open, short, or terminated | High |

Note: $V_{I D}=(I N+-I N-), V_{O D}=(O U T+-O U T-)$
High $=450 \mathrm{mV} \geq V_{O D} \geq 250 \mathrm{mV}$
Low $=-250 m V \geq V_{O D} \geq-450 m V$


Detailed Description
The LVDS interface standard is a signaling method intended for point-to-point communication over a con-trolled-impedance medium, as defined by the ANSI/ TIA/EIA-644 and IEEE 1596.3 standards. The LVDS standard uses a lower voltage swing than other common communication standards, achieving higher data rates with reduced power consumption while reducing EMI emissions and system susceptibility to noise.
The MAX9155 is a 200Mbps LVDS repeater intended for high-speed, point-to-point, low-power applications. The MAX9155 accepts an LVDS input and reproduces an LVDS signal at the output. This device is capable of detecting differential signals as low as 50 mV and as high as 1.2 V within a 0 to 2.4 V input voltage range. The LVDS standard specifies an input voltage range of 0 to 2.4V referenced to ground.

Fail-Safe
Fail-safe is a feature that puts the output in a known logic state (differential high) under certain fault conditions. The MAX9155 outputs are differential high when the inputs are undriven and open, terminated, or shorted (Table 1).

# Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package 

Applications Information<br>\section*{Supply Bypassing}<br>Bypass VCC with a high-frequency surface-mount ceramic $0.01 \mu \mathrm{~F}$ capacitor as close to the device as possible.

Differential Traces
Input and output trace characteristics affect the performance of the MAX9155. Use controlled-impedance differential traces. Ensure that noise couples as common mode by running the traces within a differential pair close together.
Maintain the distance within a differential pair to avoid discontinuities in differential impedance. Avoid $90^{\circ}$ turns and minimize the number of vias to further prevent impedance discontinuities.

## Cables and Connectors

The LVDS standards define signal levels for interconnect with a differential characteristic impedance and termination of $100 \Omega$. Interconnects with a characteristic impedance and termination of $90 \Omega$ to $132 \Omega$ impedance are allowed, but produce different signal levels (see Termination).
Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.
Avoid the use of unbalanced cables, such as ribbon or coaxial cable. Balanced cables, such as twisted pair, offer superior signal quality and tend to generate less EMI due to canceling effects. Balanced cables tend to pick up noise as common mode, which is rejected by the LVDS receiver.

## Termination

For point-to-point links, the termination resistor should be located at the LVDS receiver input and match the differential characteristic impedance of the transmission line.
For a multidrop bus driven at one end, terminate at the other end of the bus with a resistor that matches the loaded differential characteristic impedance of the bus. For a multidrop bus driven from a point other than the end, terminate each end of the bus with a resistor that matches the loaded differential characteristic impedance of the bus. When terminating at both ends, or for a large number of drops, a bus LVDS (BLVDS) driver is needed to drive the bus to LVDS signal levels. The MAX9155 is not intended to drive double-terminated multidrop buses to LVDS levels.
The differential output voltage level depends upon the differential characteristic impedance of the interconnect and the value of the termination resistance. The MAX9155 is guaranteed to produce LVDS output levels into $100 \Omega$. With the typical 3.6 mA output current, the MAX9155 produces an output voltage of 360 mV when driving a $100 \Omega$ transmission line terminated with a $100 \Omega$ termination resistor ( $3.6 \mathrm{~mA} \times 100 \Omega=360 \mathrm{mV}$ ). For typical output levels with different loads, see the Differential Output Voltage vs. Load Resistor typical operating curve.

## Chip Information

TRANSISTOR COUNT: 401
PROCESS: CMOS

# Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package 



Figure 3. Transition Time and Propagation Delay Test Circuit

Figure 1. LVDS Fail-Safe Input


Figure 2. DC Load Test Circuit

## Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package



Figure 4. Transition Time and Propagation Delay Timing Diagram
Typical Operating Circuit


REPEATERS REDUCE ASIC OR FPGA STUB LENGTH ON A MULTIDROP BUS.

## Low-Jitter, Low-Noise LVDS Repeater in an SC70 Package



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LVDS Interface IC category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
FIN224ACMLX 8T49N2083NLGI\# MAX9135GHJ+ MS1224 NB3L8504SDTR2G SN65LVP16DRFT SN65MLVD200D MAX9176EUB+ DS90LV032ATMTC DS90LV031ATMTC DS90C402M SN65LVDS051PWRQ1 DS90C387VJDXNOPB SN65LVDT32BDR ADN4665ARUZ ADN4666ARUZ ADN4666ARZ-REEL7 ADN4693EBRZ ADN4697EBRZ ADN4695EBRZ ADN4666ARZ ADN4667ARZ ADN4667ARZ-REEL7 ADN4668ARZ ADN4670BSTZ ADN4670BCPZ ADN4661BRZ ADN4663BRZ-REEL7 ADN4694EBRZ-RL7 ADN4662BRZ-REEL7 ADN4662BRZ ADN4691EBRZ ADN4694EBRZ ADN4690EBRZ GM8285BGA MAX9113ESA+T MAX9122EUE+T MAX9174EUB+T FIN1031MX MAX9121EUE+T MAX9111ESA+ MAX9112ESA+ THC63LVDM87 NB3N4666CDTR2G MAX9179EUE+ MAX9129EUE+ MAX9121EUE+ MAX9157EHJ+ FIN1017MX FIN1027AMX

