## 27-Bit, 5MHz to 42MHz DC-Balanced LVDS Deserializers

## General Description

The MAX9248/MAX9250 digital video serial-to-parallel converters deserialize a total of 27 bits during data and control phases. In the data phase, the LVDS serial input is converted to 18 bits of parallel video data and in the control phase, the input is converted to 9 bits of parallel control data. The separate video and control phases take advantage of video timing to reduce the serial-data rate. The MAX9248/MAX9250 pair with the MAX9247 serializer to form a complete digital video transmission system. For operating frequencies less than 35 MHz , the MAX9248/ MAX9250 can also pair with the MAX9217 serializer.
The MAX9248 features spread-spectrum capability, allowing output data and clock to spread over a specified frequency range to reduce EMI. The data and clock outputs are programmable for a spectrum spread of $\pm 4 \%$ or $\pm 2 \%$. The MAX9250 features output enable input control to allow data busing.
Proprietary data decoding reduces EMI and provides DC balance. The DC balance allows AC-coupling, providing isolation between the transmitting and receiving ends of the interface. The MAX9248/MAX9250 feature a selectable rising or falling output latch edge.
ESD tolerance is specified for ISO 10605 with $\pm 10 \mathrm{kV}$ Contact Discharge and $\pm 30 \mathrm{kV}$ Air-Gap Discharge.
The MAX9248/MAX9250 operate from a $+3.3 \mathrm{~V} \pm 10 \%$ core supply and feature a separate output supply for interfacing to 1.8 V to 3.3 V logic-level inputs. These devices are available in a 48-lead LQFP package and are specified from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ or $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$.

## Applications

- Navigation System Displays
- In-Vehicle Entertainment Systems
- Video Cameras
- LCD Displays


## Benefits and Features

- Programmable $\pm 4 \%$ or $\pm 2 \%$ Spread-Spectrum Output for Reduced EMI (MAX9248)
- Proprietary Data Decoding for DC Balance and Reduced EMI
- Control Data Deserialized During Video Blanking
- Five Control Data Inputs are Single-Bit-Error Tolerant
- Output Transition Time is Scaled to Operating Frequency for Reduced EMI
- Staggered Output Switching Reduces EMI
- Output Enable Allows Busing of Outputs (MAX9250)
- Clock Pulse Stretch on Lock
- Wide $\pm 2 \%$ Reference Clock Tolerance
- Synchronizes to MAX9247 Serializer Without External Control
- ISO 10605 and IEC 61000-4-2 Level 4 ESD Protection
- Separate Output Supply Allows Interface to 1.8 V to 3.3 V Logic
- +3.3V Core Power Supply
- Space-Saving LQFP Package
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ Operating Temperature Ranges


## Absolute Maximum Ratings




Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}\right.$ to +3.6 V , $\overline{\text { PWRDWN }}=$ high, differential input voltage $\left|\mathrm{V}_{\mathrm{ID}}\right|=0.05 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{\mathrm{CM}} \equiv\left|\mathrm{V}_{I D} / 2\right|$ to $\mathrm{V}_{\mathrm{CC}}-\left|\mathrm{V}_{I D} / 2\right|, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V},\left|\mathrm{~V}_{I D}\right|=0.2 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SINGLE-ENDED INPUTS (R/F, OUTEN, RNG0, RNG1, REFCLK, $\overline{\text { PWRDWN, }}$, ${ }^{\text {S }}$ ) |  |  |  |  |  |  |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| Low-Level Input Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | -0.3 | +0.8 | V |
| Input Current | In | $\overline{\text { PWRDWN }}=$ high or low | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=-0.3 \mathrm{~V} \text { to } 0 \\ & (\text { MAX9248/MAX9250ECM), } \\ & \mathrm{V}_{\mathrm{IN}}=-0.15 \mathrm{~V} \text { to } 0 \\ & \text { (MAX9248/MAX9250GCM), } \end{aligned}$ | -100 | +20 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=0$ to $\left(\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}\right)$ | -20 | +20 |  |
| Input Clamp Voltage | $\mathrm{V}_{\mathrm{CL}}$ | $\mathrm{I}_{\mathrm{CL}}=-18 \mathrm{~mA}$ |  |  | -1.5 | V |
| SINGLE-ENDED OUTPUTS (RGB_OUT[17:0], CNTL_OUT[8:0], DE_OUT, PCLK_OUT, $\overline{\text { LOCK }}$ ) |  |  |  |  |  |  |
| High-Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\text {CCO }}-0.1$ |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}, \mathrm{RNG} 1=$ high |  | $\mathrm{V}_{\text {CCO }}-0.35$ |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}, \mathrm{RNG} 1=$ low |  | $\mathrm{V}_{\text {CCO }}-0.4$ |  |  |
| Low-Level Output Voltage | VOL | $\mathrm{I}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  | 0.10.30.35 |  | V |
|  |  | $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}, \mathrm{RNG1}=$ high |  |  |  |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}, \mathrm{RNG} 1=\mathrm{low}$ |  |  |  |  |
| High-Impedance Output Current | l Oz | $\overline{\text { PWRDWN }}=$ $V_{O}=-0.3 V \text { to }$ | $\begin{aligned} & v \text { or OUTEN = low, } \\ & / \mathrm{CCO}+0.3 \mathrm{~V}) \end{aligned}$ | -10 | +10 | $\mu \mathrm{A}$ |
| Output Short-Circuit Current | los | RNG1 = high, $\mathrm{V}_{\mathrm{O}}=0$ |  | -10 | -50 | mA |
|  |  | RNG1 = low, $\mathrm{V}_{\mathrm{O}}=0$ |  | -7 | -40 |  |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}\right.$ to +3.6 V , $\overline{\text { PWRDWN }}=$ high, differential input voltage $\left|\mathrm{V}_{\mathrm{ID}}\right|=0.05 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{\mathrm{CM}} \equiv\left|\mathrm{V}_{I D} / 2\right|$ to $\mathrm{V}_{\mathrm{CC}}-\left|\mathrm{V}_{I D} / 2\right|, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V},\left|\mathrm{~V}_{I D}\right|=0.2 \mathrm{~V}$,
$\mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Notes 1, 2)


## AC Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=8 \mathrm{pF}, \overline{\mathrm{PWRDWN}}=$ high, differential input voltage $\left|\mathrm{V}_{\mathrm{ID}}\right|=0.1 \mathrm{~V}$ to 1.2 V , input common-mode voltage $V_{C M}=\left|V_{I D} / 2\right|$ to $V_{C C}-\left|V_{I D} / 2\right|, T_{A}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V},\left|\mathrm{~V}_{\mathrm{ID}}\right|=0.2 \mathrm{~V}$,
$\mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) $($ Notes 3,5$)$

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REFCLK TIMING REQUIREMENTS |  |  |  |  |  |  |  |  |
| Period | $t_{t}$ | MAX9248/MAX9250ECM |  |  | 23.8 |  | 200 | ns |
|  |  | MAX9248/MAX9250GCM |  |  | 28.6 |  | 200 |  |
| Frequency | $\mathrm{f}_{\text {CLK }}$ | MAX9248/MAX9250ECM |  |  | 5 |  | 42.0 | MHz |
|  |  | MAX9248/MAX9250GCM |  |  | 5 |  | 35.0 |  |
| Frequency Variation | $\Delta \mathrm{f}_{\text {CLK }}$ | REFCLK to serializer PCLK_IN, worst-case output pattern (Figure 2) |  |  | -2.0 |  | +2.0 | \% |
| Duty Cycle | DC |  |  |  | 40 | 50 | 60 | \% |
| Transition Time | $t_{\text {TRAN }}$ | 20\% to 80\% |  |  |  |  | 6 | ns |
| SWITCHING CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Output Rise Time | $t_{R}$ | Figure 3 | RNG1 = high | MAX9248/ MAX9250ECM | 2.2 |  | 4.6 | ns |
|  |  |  |  | $\begin{aligned} & \text { MAX9248/ } \\ & \text { MAX9250GCM } \end{aligned}$ | 2.2 |  | 4.9 |  |
|  |  |  | RNG1 = low | MAX9248/ MAX9250ECM | 2.8 |  | 5.2 |  |
|  |  |  |  | MAX9248/ <br> MAX9250GCM | 2.8 |  | 6.1 |  |
| Output Fall Time | $t_{R}$ | Figure 3 | RNG1 = high | MAX9248/ <br> MAX9250ECM | 1.9 |  | 4.0 | ns |
|  |  |  | RNG1 = low | MAX9248/ MAX9250ECM | 2.3 |  | 4.3 |  |
|  |  |  |  | MAX9248/ MAX9250GCM | 2.3 |  | 5.2 |  |
| PCLK_OUT High Time | $\mathrm{t}_{\mathrm{HIGH}}$ | Figure 4 |  |  | $\begin{gathered} 0.4 \mathrm{x} \\ \mathrm{t}_{\mathrm{T}} \end{gathered}$ | $\begin{gathered} 0.45 \mathrm{x} \\ \mathrm{t}_{\mathrm{T}} \end{gathered}$ | $\begin{gathered} 0.6 \mathrm{x} \\ \mathrm{t}_{\mathrm{T}} \end{gathered}$ | ns |
| PCLK_OUT Low Time | tow | Figure 4 |  |  | $\begin{gathered} 0.4 \mathrm{x} \\ \mathrm{t}_{\mathrm{T}} \end{gathered}$ | $\begin{gathered} 0.45 \mathrm{x} \\ \mathrm{t}_{\mathrm{T}} \end{gathered}$ | $\begin{gathered} 0.6 \mathrm{x} \\ \mathrm{t}_{\mathrm{T}} \end{gathered}$ | ns |
| Data Valid Before PCLK_OUT | $t_{\text {DVB }}$ | Figure 5 |  |  | $\begin{aligned} & 0.35 \\ & x t_{\top} \end{aligned}$ | $\begin{gathered} 0.4 \mathrm{x} \\ t_{\mathrm{T}} \end{gathered}$ |  | ns |
| Data Valid After PCLK_OUT | $t_{\text {DVA }}$ | Figure 5 |  |  | $\begin{aligned} & 0.35 \\ & x t_{\top} \end{aligned}$ | $\begin{gathered} 0.4 \mathrm{x} \\ \mathrm{t}_{\top} \end{gathered}$ |  | ns |
| PLL Lock to REFCLK | tpllREF | MAX9248, Figure 8 |  |  |  |  | $600 \times{ }_{\text {t }}$ | ns |
|  |  | MAX9250, Figure 7 |  |  |  | $16,928 \times \mathrm{t}_{\text {T }}$ |  |  |

## AC Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=8 \mathrm{pF}, \overline{\mathrm{PWRDWN}}=$ high, differential input voltage $\left|\mathrm{V}_{\mathrm{ID}}\right|=0.1 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{\mathrm{CM}} \equiv\left|\mathrm{V}_{I D} / 2\right|$ to $\mathrm{V}_{\mathrm{CC}}-\left|\mathrm{V}_{I D} / 2\right|, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V},\left|\mathrm{~V}_{I D}\right|=0.2 \mathrm{~V}$,
$\mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) $($ Notes 3,5$)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Spread-Spectrum Output Frequency (MAX9248) | fPCLK_OUT | SS = high, <br> Figure 11 | Maximum output frequency | $\begin{gathered} \hline \text { fREFCLK } \\ +3.6 \% \end{gathered}$ | fREFCLK $+4.0 \%$ | $\begin{aligned} & \text { fREFCLK } \\ & +4.4 \% \end{aligned}$ | MHz |
|  |  |  | Minimum output frequency | fREFCLK <br> -4.4\% | fREFCLK $-4.0 \%$ | fREFCLK $-3.6 \%$ |  |
|  |  | SS = low, <br> Figure 11 | Maximum output frequency | fREFCLK + 1.8\% | fREFCLK $+2.0 \%$ | $\begin{aligned} & \text { fREFCLK } \\ & +2.2 \% \end{aligned}$ |  |
|  |  |  | Minimum output frequency | fREFCLK <br> -2.2\% | fREFCLK - 2.0\% | fREFCLK $-1.8 \%$ |  |
| Spread-Spectrum Modulation Frequency | fSSM | Figure 11 |  |  | fREFCLK $+3.6 \%$ |  | kHz |
| Power-Down Delay | tpDD | Figures 7, 8 |  |  |  | 100 | ns |
| SS Change Delay | ${ }^{\text {t }}$ SSSPLL | MAX9248, Figure 17 |  |  |  | ,800 $\mathrm{t}_{\text {t }}$ | ns |
| Output Enable Time | toe | MAX9250, Figure 8 |  |  | 10 | 30 | ns |
| Output Disable Time | $\mathrm{t}_{\mathrm{Oz}}$ | MAX9250, Figure 9 |  |  | 10 | 30 | ns |

Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except $\mathrm{V}_{\mathrm{TH}}$ and $\mathrm{V}_{\mathrm{TL}}$.
Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 3: Parameters are guaranteed by design and characterization, and are not production tested. Limits are set at $\pm 6$ sigma.
Note 4: All LVTTL/LVCMOS inputs, except $\overline{\text { PWRDWN }}$ at $\leq 0.3 \mathrm{~V}$ or $\geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$. $\overline{\mathrm{PW}} \mathrm{PDWN}$ is $\leq 0.3 \mathrm{~V}$, REFCLK is static.
Note 5: $C_{L}$ includes probe and test jig capacitance.

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{CC}_{-}}=+3.3 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=8 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


OUTPUT POWER SPECTRUM vs. FREQUEN(
(REFCLK = 42MHz, NO SPREAD,
4\%, AND 2\% SPREAD)


BIT-ERROR RATE vs. CABLE LENGTH


CABLE LENGTH vs. FREQUENCY BIT-ERROR RATE < 10-9


## Pin Configuration



## Pin Description

| PIN |  | NAME |  |
| :---: | :---: | :---: | :--- |
| MAX9248 | MAX9250 |  | FUNCTION |

## Pin Description (continued)

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX9248 | MAX9250 |  |  |
| 13 | 13 | $\overline{\text { PWRDWN }}$ | LVTTL/LVCMOS Power-Down Input. Internally pulled down to GND. |
| 14 | - | SS | LVTTL/LVCMOS Spread-Spectrum Input. SS selects the frequency spread of PCLK_OUT and output data relative to PCLK_IN. Drive SS high for $4 \%$ spread and pull low for $2 \%$ spread. |
| 15-23 | 15-23 | CNTL_OUTOCNTL_OUT8 | LVTTL/LVCMOS Control Data Outputs. CNTL_OUT[8:0] are latched into the next chip on the rising or falling edge of PCLK_OUT as selected by R/F when DE_OUT is low, and are held at the last state when DE_OUT is high. |
| 24 | 24 | DE_OUT | LVTTL/LVCMOS Data-Enable Output. High indicates RGB_OUT[17:0] are active. Low indicates CNTL_OUT[8:0] are active. |
| 25, 37 | 25, 37 | $\mathrm{V}_{\text {CCOGND }}$ | Output Supply Ground |
| 26, 38 | 26, 38 | $\mathrm{V}_{\mathrm{CCO}}$ | Output Supply Voltage. Bypass to GND with $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to the device as possible with the smallest value capacitor closest to the supply pin. |
| 27 | 27 | $\overline{\text { LOCK }}$ | LVTTL/LVCMOS Lock Indicator Output. Outputs are valid when $\overline{\text { LOCK }}$ is low. |
| 28 | 28 | PCLK_OUT | LVTTL/LVCMOS Parallel Clock Output. Latches data into the next chip on the edge selected by R/F. |
| $\begin{gathered} 29-36, \\ 39-48 \end{gathered}$ | $\begin{gathered} 29-36, \\ 39-48 \end{gathered}$ | RGB_OUT0RBG_OUT7, RGB_OUT8RGB_OUT17 | LVTTL/LVCMOS Red, Green, and Blue Digital Video Data Outputs. RGB_OUT[17:0] are latched into the next chip on the edge of PCLK_OUT selected by $R / \bar{F}$ when DE_OUT is high, and are held at the last state when DE_OUT is low. |
| - | 14 | OUTEN | LVTTL/LVCMOS Output Enable Input. High activates the single-ended outputs. Driving low places the single-ended outputs in high impedance except $\overline{\text { LOCK }}$. Internally pulled down to GND. |

## Functional Diagram




Figure 1. LVDS Input Bias


Figure 3. Output Rise and Fall Times


Figure 2. Worst-Case Output Pattern


Figure 4. High and Low Times


Figure 5. Synchronous Output Timing


Figure 6. Deserializer Delay


Figure 7. PLL Lock to REFCLK and Power-Down Delay for MAX9250


Figure 8. PLL Lock to REFCLK and Power-Down Delay for MAX9248


Figure 9. Output Enable Time


Figure 11. Simplified Modulation Profile



Figure 10. Output Disable Time

## Detailed Description

The MAX9248/MAX9250 DC-balanced deserializers operate at a $5 \mathrm{MHz}-\mathrm{to}-42 \mathrm{MHz}$ parallel clock frequency, deserializing video data to the RGB_OUT[17:0] outputs when the data-enable output DE_OUT is high, or control data to the CNTL_OUT[8:0] outputs when DE_OUT is low. The outputs on the MAX9248 are programmable for $\pm 2 \%$ or $\pm 4 \%$ spread relative to the LVDS input clock frequency, while the MAX9250 has no spread, but has an output-enable input that allows output busing. The video phase words are decoded using two overhead bits (ENO and EN1). Control phase words are decoded with one overhead bit (ENO). Encoding, performed by the MAX9247 serializer, reduces EMI and maintains DC balance across the serial cable. The serial-input word formats are shown in Table 1 and Table 2.
Control data inputs C0 to C4, each repeated over three serial bit times by the serializer, are decoded using majority voting. Two or three bits at the same state determine the state of the recovered bit, providing single bit-error tolerance for C 0 to C 4 . The state of C 5 to C 8 is determined by the level of the bit itself (no voting is used).

## AC-Coupling Benefits

AC-coupling increases the input voltage of the LVDS receiver to the voltage rating of the capacitor. Two capacitors are sufficient for isolation, but four capacitors-two at the serializer output and two at the deserializer inputprovide protection if either end of the cable is shorted to a high voltage. AC-coupling blocks low-frequency ground shifts and common-mode noise.

The MAX9247 serializer can also be DC-coupled to the MAX9248/MAX9250 deserializers. Figure 12 and Figure 14 show the AC-coupled serializer and deserializer with two capacitors per link, and Figure 13 and Figure 15 show the AC-coupled serializer and deserializer with four capacitors per link.

## Applications Information

## Selection of AC-Coupling Capacitors

See Figure 16 for calculating the capacitor values for AC-coupling depending on the parallel clock frequency. The plot shows capacitor values for two- and four-capacitor-per-link systems. For applications using less than 18 MHz clock frequency, use $0.1 \mu \mathrm{~F}$ capacitors.

## Termination and Input Bias

The IN+ and IN- LVDS inputs are internally connected to +1.2 V through $42 \mathrm{k} \Omega$ ( min ) to provide biasing for AC-coupling (Figure 1). Assuming $100 \Omega$ interconnect, the LVDS input can be terminated with a $100 \Omega$ resistor. Match the termination to the differential impedance of the interconnect.
Use a Thevenin termination, providing 1.2 V bias, on an AC-coupled link in noisy environments. For interconnect with $100 \Omega$ differential impedance, pull each LVDS line up to $V_{C C}$ with $130 \Omega$ and down to ground with $82 \Omega$ at the deserializer input (Figure 12 and Figure 15 ). This termination provides both differential and common-mode termination. The impedance of the Thevenin termination should be half the differential impedance of the interconnect and provide a bias voltage of 1.2 V .

Table 1. Serial Video Phase Word Format

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENO | EN1 | S0 | S 1 | S 2 | S 3 | S 4 | S 5 | S 6 | S 7 | S 8 | S 9 | S 10 | S 11 | S 12 | S 13 | S 14 | S 15 | S 16 | S 17 |

Bit 0 is the LSB and is deserialized first. EN[1:0] are encoding bits. S[17:0] are encoded symbols.
Table 2. Serial Control Phase Word Format

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENO | C 0 | C 0 | C 0 | C 1 | C 1 | C 1 | C 2 | C 2 | C 2 | C 3 | C 3 | C 3 | C 4 | C 4 | C 4 | C 5 | C 6 | C 7 | C 8 |

Bit 0 is the LSB and is deserialized first. C[8:0] are the mapped control inputs.


Figure 12. AC-Coupled MAX9247 Serializer and MAX9250 Deserializer with Two Capacitors per Link


Figure 13. AC-Coupled MAX9247 Serializer and MAX9250 Deserializer with Four Capacitors per Link


Figure 14. AC-Coupled MAX9247 Serializer and MAX9248 Deserializer with Two Capacitors per Link


Figure 15. AC-Coupled MAX9247 Serializer and MAX9248 Deserializer with Four Capacitors per Link

## Input Frequency Detection

A frequency-detection circuit detects when the LVDS input is not switching. When not switching, all outputs except LOCK are low, LOCK is high, and PCLK_OUT follows REFCLK. This condition occurs, for example, if the serializer is not driving the interconnect or if the interconnect is open.

## Frequency Range Setting (RNG[1:0])

The RNG[1:0] inputs select the operating frequency range of the MAX9248/MAX9250 and the transition time of the outputs. Select the frequency range that includes the MAX9247 serializer PCLK_IN frequency. Table 3 shows the selectable frequency ranges and the corresponding data rates and output-transition times.

## Power Down

Driving $\overline{\text { PWRDWN }}$ low puts the outputs in high impedance and stops the PLL. With $\overline{\text { PWRDWN }} \leq 0.3 \mathrm{~V}$ and all LVTTL/LVCMOS inputs $\leq 0.3 \mathrm{~V}$ or $\geq \mathrm{V}$ CC -0.3 V , the supply current is reduced to less than $50 \mu \mathrm{~A}$. Driving PWRDWN high initiates lock to the local reference clock (REFCLK) and afterwards to the serial input.

## Lock and Loss-of-Lock ( $\overline{\text { LOCK }}$ )

When PWRDWN is driven high, the PLL begins locking to REFCLK, drives LOCK from high impedance to high, and the other outputs from high impedance to low, except PCLK_OUT. PCLK_OUT outputs REFCLK while the PLL is locking to REFCLK. Lock to REFCLK takes a maximum of 16,928 REFCLK cycles for the MAX9250. The MAX9248 has an additional spread-spectrum PLL (SSPLL) that also begins locking to REFCLK. Locking both PLLs to REFCLK takes a maximum of 33,600 REFCLK cycles for the MAX9248.

Table 3. Frequency Range Programming

| RNG1 | RNG0 | PARALLEL <br> CLOCK <br> (MHz) | SERIAL- <br> DATA RATE <br> (Mbps) | OUTPUT- <br> TRANSITION <br> TIME |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Do not use |  | Slow |
| 0 | 1 | 5 to 10 | 100 to 200 |  |
| 1 | 0 | 10 to 20 | 200 to 400 | Fast |
| 1 | 1 | 20 to 42 | 400 to 840 |  |



Figure 16. AC-Coupling Capacitor Values vs. Clock Frequency of 18 MHz to 42 MHz

When the MAX9248/MAX9250 complete their lock to REFCLK, the serial input is monitored for a transition word. When a transition word is found, LOCK output is driven low, indicating valid output data and the parallel rate clock recovered from the serial input is output on PCLK_OUT. The MAX9248 SSPLL waits an additional 288 clock cycles after the transition word is found before $\overline{\text { LOCK }}$ is driven low and sequence takes effect. PCLK_OUT is stretched on the change from REFCLK to recovered clock (or vice versa) at the time when the transition word is found.
If a transition word is not detected within $2^{22}$ cycles of PCLK_OUT, LOCK is driven high; the other outputs except PCLK_OUT are driven low. REFCLK is output on PCLK_OUT and the deserializer continues monitoring the serial input for a transition word. See Figure 7 for the MAX9250 and Figure 8 for the MAX9248 regarding the synchronization timing diagram.
The MAX9248 input-to-output delay can be as low as $\left(4.5 t_{\top}+8.0\right)$ ns or as high as $\left(36 t_{\top}+16\right)$ ns due to spreadspectrum variations (see Figure 6).
The MAX9250 input-to-output delay can be as low as $\left(3.575 t_{\top}+8\right)$ ns or as high as $\left(3.725 t_{\top}+16\right)$ ns.

## Spread-Spectrum Selection

The MAX9248 single-ended data and clock outputs are programmable for a variation of $\pm 2 \%$ or $\pm 4 \%$ around the LVDS input clock frequency. The modulation rate of the frequency variation is 32 kHz for a 33 MHz LVDS clock input and scales linearly with the clock frequency (see Table 4). The output spread is controlled through the SS input (see Table 5). Driving SS high spreads all data and clock outputs by $\pm 4 \%$, while pulling low spreads $\pm 2 \%$.

## Table 4. Modulation Rate

| $\mathbf{f P C L K}_{\mathbf{I}} \mathbf{N}$ | $\mathbf{f}_{\mathbf{M}(\mathbf{k H z})}=\mathbf{f}_{\mathbf{P C L K} \mathbf{I N}} / \mathbf{1 0 2 4}$ |
| :---: | :---: |
| 8 | 7.81 |
| 10 | 9.77 |
| 16 | 15.63 |
| 32 | 31.25 |
| 40 | 39.06 |
| 42 | 41.01 |

## Table 5. SS Function

| SS INPUT LEVEL | OUTPUT SPREAD |
| :---: | :--- |
| High | Data and clock output spread $\pm 4 \%$ <br> relative to REFCLK |
| Low | Data and clock output spread $\pm 2 \%$ <br> relative to REFCLK |

Any spread change causes a delay time of $32,000 \times \mathrm{t}^{\mathrm{T}}$ before output data is valid. When the spread amount is changed from $\pm 2 \%$ to $\pm 4 \%$ or vice versa, the data outputs go low for one $t_{\triangle S S P L L}$ delay (see Figure 17). The data outputs stay low, but are not valid when the spread amount is changed.

## Output Enable (OUTEN) and Busing Outputs

The outputs of two MAX9250s can be bused to form a 2:1 mux with the outputs controlled by the output enable. Wait 30ns between disabling one deserializer (driving OUTEN low) and enabling the second one (driving OUTEN high) to avoid contention of the bused outputs. OUTEN controls all outputs except $\overline{\text { LOCK }}$.

## Rising or Falling Output Latch Edge (R/F)

The MAX9248/MAX9250 have a selectable rising or falling output-latch edge through a logic setting on $R / \bar{F}$. Driving $R / \bar{F}$ high selects the rising output-latch edge, which latches the parallel output data into the next chip on the rising edge of PCLK_OUT. Driving R/F low selects the falling output-latch edge, which latches the parallel output data into the next chip on the falling edge of PCLK_OUT. The MAX9248/MAX9250 output-latch-edge polarity does not need to match the MAX9247 serializer input-latchedge polarity. Select the latch-edge polarity required by the chip being driven by the MAX9248/MAX9250.


Figure 17. Output Waveforms when Spread Amount is Changed


Figure 18. Output Timing

## Staggered and Transition Time Adjusted Outputs

RGB_OUT[17:0] are grouped into three groups of six, with each group switching about 1 ns apart in the video phase to reduce EMI and ground bounce. CNTL_OUT[8:0] switch during the control phase. Output transition time is slower in the 5 MHz to 10 MHz range and faster in the 10 MHz to 20 MHz and 20 MHz to 42 MHz ranges.

## Data-Enable Output (DE_OUT)

The MAX9248/MAX9250 deserialize video and control data at different times. Control data is deserialized during the video blanking time. DE_OUT high indicates that video data is being deserialized and output on RGB_OUT[17:0]. DE_OUT low indicates that control data is being deserialized and output on CNTL_OUT[8:0]. When outputs are not being updated, the last data received is latched on the outputs. Figure 18 shows the DE_OUT timing.

## Power-Supply Sequencing of the MAX9247 and MAX9248/MAX9250 Video Link

The MAX9247 and MAX9248/MAX9250 video link can be powered up in several ways. The best approach is to keep both MAX9247 and MAX9248 powered down while supplies are ramping up and PCLK_IN of the MAX9247 and REFCLK of the MAX9248/MAX9250 are stabilizing. After all the power supplies of the MAX9247 and MAX9248/MAX9250 are stable, including PCLK_IN and REFCLK, do the following:

- Power up the MAX9247 first wiith high-transition density data (e.g., PRBS, checkboard)
- Wait for at least $\mathrm{t}_{\text {LOCK }}$ of MAX9247 (or $17100 \times \mathrm{t}_{\mathrm{T}}$ ) to get activity on the link
- Power up the MAX9248


## Power-Supply Circuits and Bypassing

There are separate on-chip power domains for digital circuits and LVTTL/LVCMOS inputs (VCC supply and GND), outputs ( $\mathrm{V}_{\mathrm{CCO}}$ supply and $\mathrm{V}_{\mathrm{CCOGND}}$ ), PLL ( $\mathrm{V}_{\mathrm{CCPLL}}$ supply and PLLGND), and the LVDS input (VCCLVDS supply and LVDSGND). The grounds are isolated by diode connections. Bypass each $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CCO}}, \mathrm{V}_{\mathrm{CCPLL}}$, and $V_{\text {CCLVDS }}$ pin with high-frequency, surface-mount ceramic $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin. The outputs are powered from $\mathrm{V}_{\mathrm{CcO}}$, which accepts a 1.71 V to 3.6 V supply, allowing direct interface to inputs with 1.8 V to 3.3 V logic levels.


Figure 19. Human Body ESD Test Circuit


Figure 21. ISO 10605 Contact Discharge ESD Test Circuit

## Cables and Connectors

Interconnect for LVDS typically has a differential impedance of $100 \Omega$. Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.
Twisted-pair and shielded twisted-pair cables offer superior signal quality compared to ribbon cable, and tend to generate less EMI due to magnetic field-canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.

## Board Layout

Separate the LVTTL/LVCMOS outputs and LVDS inputs to prevent crosstalk. A four-layer PCB with separate layers for power, ground, and signals is recommended.


Figure 20. IEC 61000-4-2 Contact Discharge ESD Test Circuit


Figure 22. Machine Model ESD Test Circuit

## ESD Protection

The MAX9248/MAX9250 ESD tolerance is rated for Human Body Model, Machine Model, IEC 61000-4-2, and ISO 10605. The ISO 10605 and IEC 61000-4-2 standards specify ESD tolerance for electronic systems. All LVDS inputs on the MAX9248/MAX9250 meet ISO 10605 ESD protection at $\pm 30 k V$ Air-Gap Discharge and $\pm 10 \mathrm{kV}$ Contact Discharge and IEC 61000-4-2 ESD protection at $\pm 15 \mathrm{kV}$ Air-Gap Discharge and $\pm 10 \mathrm{kV}$ Contact Discharge. All other pins meet the Human Body Model ESD tolerance of $\pm 2 \mathrm{kV}$. The Human Body Model discharge components are $\mathrm{C}_{\mathrm{S}}=100 \mathrm{pF}$ and $\mathrm{R}_{\mathrm{D}}=1.5 \mathrm{k} \Omega$ (Figure 19). The IEC 61000-4-2 discharge components are $C_{S}=150 p F$ and $R_{D}=330 \Omega$ (Figure 20). The ISO 10605 discharge components are $\mathrm{C}_{S}=330 \mathrm{pF}$ and $\mathrm{R}_{\mathrm{D}}=$ $2 \mathrm{k} \Omega$ (Figure 21). The Machine Model discharge components are $\mathrm{C}_{S}=200 \mathrm{pF}$ and $\mathrm{R}_{\mathrm{D}}=0 \Omega$ (Figure 22).

## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX9248ECM + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 LQFP |
| MAX9248ECM $/ \mathrm{V}+$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 LQFP |
| MAX9248GCM + | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 48 LQFP |
| MAX9248GCM $/ \mathrm{V}+$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 48 LQFP |
| MAX9250ECM + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 LQFP |
| MAX9250ECM $/ \mathrm{V}+$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 LQFP |
| MAX9250GCM + | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 48 LQFP |
| MAX9250GCM $/ \mathrm{V}+$ | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 48 LQFP |

+Denotes a lead(Pb)-free/RoHS-compliant package.
$N$ denotes an automotive qualified part.

## Chip Information

PROCESS: CMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 48 LQFP | C48+3 | $\underline{21-0054}$ | $\underline{90-0093}$ |

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 2 | $5 / 08$ | Replaced TQFP and TQFN packages with LQFP package, changed temperature <br> limits for $+105^{\circ} \mathrm{C}$ part, and added Machines Model ESD text and diagram | $1-5,7,16-19$ |
| 3 | $4 / 09$ | Added $/ \mathrm{N}$ parts in the Ordering Information table and added new Power-Supply <br> Sequencing of MAX9247 and MAX9248/MAX9250 Video Link section | 1,17 |
| 4 | $7 / 14$ | Clarified definition of test conditions and updated Package Information | $4,17,19$ |
| 5 | $6 / 17$ | Removed low-speed operation | $1-20$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Serializers \& Deserializers - Serdes category:
Click to view products by Maxim manufacturer:

Other Similar products are found below :
MAX31953AUM DS90UR903QSQE/NOPB DS90UB925QSQ/NOPB SN65HVS881PWPR MAX9208EAI+ HG82C51N
MAX9260GCB/V + MAX9278AGTM + MAX9272AGTM/V + MAX96700GTJ/V + MAX31963AUM + MAX3680EAI + MAX3681EAG + MAX3882AETX + MAX9205EAI+ MAX9206EAI+T MAX9205EAI/V+ MAX9205EAI+T MAX9206EAI+ MAX9206EAI/V+

MAX9207EAI+ MAX9238EUM + MAX9275GTN/V+T MAX9280AGTN/V+ MAX96708GTJ+ MAX9218ECM+T MAX9217ECM + GS1572-IBE3 MAX3693ECJ FIN224CMLX WK2114-ISPG FM25M4AA-1AIB4R MAX9278GTM/VY+ MAX9248ECMV MAX9268GCM/V+ DS90UB941ASRTDTQ1 DS92LX2122SQE/NOPB LMH0030VS/NOPB LMH0031VS/NOPB LMH0041SQE/NOPB LMH0070SQ/NOPB LMH0071SQE/NOPB LMH0340SQE/NOPB LMH0341SQE/NOPB SCAN921025HSM/NOPB SN65LVDS301ZQE SN65LVDS315RGER SN65LVDS93BIDGGTQ1 SN65LVDS93DGG SN65LVDS95DGG

