General Description

The MAX9325 low-skew, 2:8 differential driver features extremely low output-to-output skew (50ps max) and part-to-part skew (225ps max). These features make the device ideal for clock and data distribution across a backplane or board. The device selects one of the two differential HSTL or LVECL/LVPECL inputs and repeats them at eight differential outputs. Outputs are compatible with LVECL and LVPECL, and can directly drive 50Ω terminated transmission lines.

The differential inputs can be configured to accept a single-ended signal when the unused complementary input is connected to the on-chip reference output voltage V_{BB}. All inputs have internal pulldown resistors to V_{EE}. The internal pulldowns and a fail-safe circuit ensure differential low default outputs when the inputs are left open or at V_{EE}.

The MAX9325 operates over a 2.375V to 3.8V supply range for interfacing to differential HSTL and LVPECL signals. This allows high-performance clock or data distribution in systems with a nominal +2.5V or +3.3V supply. For LVECL operation, the device operates with a -2.375V to -3.8V supply.

The MAX9325 is offered in 28-lead PLCC and spacesaving 28-lead QFN packages. The MAX9325 is specified for operation from -40°C to +85°C.

Applications

Precision Clock Distribution Low-Jitter Data Repeaters

_Features


- ♦ 50ps (max) Output-to-Output Skew
- 1.5ps_{RMS} (max) Random Jitter
- Guaranteed 300mV Differential Output at 700MHz
- +2.375V to +3.8V Supplies for Differential HSTL/LVPECL
- ♦ -2.375V to -3.8V Supplies for Differential LVECL
- Two Selectable Differential Inputs
- On-Chip Reference for Single-Ended Inputs
- ♦ Outputs Low for Inputs Open or at VEE
- Pin Compatible with MC100LVE310

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9325EQI	-40°C to +85°C	28 PLCC
MAX9325EGI	-40°C to +85°C	28 QFN 5mm x 5mm

Functional Diagram appears at end of data sheet.

Pin Configurations



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

MAX9325

ABSOLUTE MAXIMUM RATINGS

V _{CC} - V _{EE} 0.3V	/ to +4.1V
Inputs (CLK_, CLK_, CLK_SEL) to VEE0.3V to (VC	c + 0.3V)
CLK_ to CLK_	±3.0V
Continuous Output Current	50mA
Surge Output Current	100mA
VBB Sink/Source Current	.±0.65mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
28-Lead PLCC (derate 10.5mW/°C above +70°C)	842mW
θ _{JA} in Still Air	.+95°C/W
θ _{JC}	.+25°C/W

28-Lead QFN (derate 20.8mW/°C above +70°C)1667mW
θ _{JA} in Still Air+48°C/W
θ _{JC} +2°C/W
Operating Temperature Range40°C to +85°C
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
ESD Protection
Human Body Model (CLK_, CLK_, Q_, Q_)≥2kV
Soldering Temperature (10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $((V_{CC} - V_{EE}) = 2.375V \text{ to } 3.8V, R_L = 50\Omega \pm 1\% \text{ to } V_{CC} - 2V. \text{ Typical values are at } (V_{CC} - V_{EE}) = 3.3V, V_{IH} = (V_{CC} - 1V), V_{IL} = (V_{CC} - 1.5V).)$ (Notes 1–4)

DADAMETER		CONDITIONS		-40°C			+25°C		+85°C			
PARAMETER	SYMBOL		MIN	TYP	МАХ	MIN	ТҮР	MAX	MIN	ТҮР	MAX	UNITS
SINGLE-ENDED	INPUT (CLI	K_SEL)										
Single-Ended Input High Voltage	VIH	Figure 1	V _{CC} - 1.165		V _{CC}	V _{CC} - 1.165		V _{CC}	V _{CC} - 1.165		V _{CC}	V
Single-Ended Input Low Voltage	VIL	Figure 1	VEE		V _{CC} - 1.475	VEE		V _{CC} - 1.475	VEE		V _{CC} - 1.475	V
Input Current	l _{IN}	VIH, VIL	-10.0		+150	-10.0		+150	-10.0		+150	μA
DIFFERENTIAL I	NPUT (CLK	(_, <u>CLK_</u>)										
Single-Ended Input High Voltage	VIH	Figure 1	V _{CC} - 1.165		Vcc	V _{CC} - 1.165		Vcc	V _{CC} - 1.165		Vcc	V
Single-Ended Input Low Voltage	VIL	Figure 1	VEE		V _{CC} - 1.475	VEE		V _{CC} - 1.475	VEE		VCC - 1.475	V
Differential Input High Voltage	VIHD	Figure 1	V _{EE} + 1.2		V _{CC}	V _{EE} + 1.2		V _{CC}	V _{EE} + 1.2		V _{CC}	V

DC ELECTRICAL CHARACTERISTICS (continued)

 $((V_{CC} - V_{EE}) = 2.375V \text{ to } 3.8V, R_L = 50\Omega \pm 1\% \text{ to } V_{CC} - 2V. \text{ Typical values are at } (V_{CC} - V_{EE}) = 3.3V, V_{IH} = (V_{CC} - 1V), V_{IL} = (V_{CC} - 1.5V).)$ (Notes 1–4)

PARAMETER	SYMBOL	CONDITIONS		-40°C		+25°C			+85°C			UNITS
PARAMETER	STINDUL		MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
Differential Input Low Voltage	VILD	Figure 1	VEE		V _{CC} - 0.095	VEE		V _{CC} - 0.095	VEE		V _{CC} - 0.095	V
Differential Input	V _{IHD} -	(V _{CC} - V _{EE}) < 3.0V, Figure 1	0.095		V _{CC} - V _{EE}	0.095		V _{CC} - V _{EE}	0.095		V _{CC} - VEE	
Voltage	VILD	(V _{CC} - V _{EE}) ≥ 3.0V, Figure 1	0.095		3.0	0.095		3.0	0.095		3.0	V
Input Current	lın	Vih, Vil, Vihd, Vild	-10.0		+150.0	-10.0		+150.0	-10.0		+150.0	μA
OUTPUT (Q_, \overline{Q}	_)											
Single-Ended Output High Voltage	V _{OH}	Figure 2	V _{CC} - 1.085	V _{CC} - 0.977	V _{CC} - 0.880	V _{CC} - 1.025	V _{CC} - 0.949	V _{CC} - 0.88	V _{CC} - 1.025	V _{CC} - 0.929	V _{CC} - 0.88	V
Single-Ended Output Low Voltage	V _{OL}	Figure 2	V _{CC} - 1.810	V _{CC} - 1.695	V _{CC} - 1.620	V _{CC} - 1.810	V _{CC} - 1.697	V _{CC} - 1.62	V _{CC} - 1.810	V _{CC} - 1.698	V _{CC} - 1.62	V
Differential Output Voltage	V _{OH} - V _{OL}	Figure 2	535	718		595	749		595	769		mV
REFERENCE VOLTAGE OUTPUT (VBB)												
Reference Voltage Output	V_{BB}	IBB = ±0.5mA (Note 5)	V _{CC} - 1.38	V _{CC} - 1.318	V _{CC} - 1.26	V _{CC} - 1.38	V _{CC} - 1.325	V _{CC} - 1.26	V _{CC} - 1.38	V _{CC} - 1.328	V _{CC} - 1.26	V
SUPPLY												
Supply Current	I _{EE}	(Note 6)		35	50		39	55		42	65	mA

AC ELECTRICAL CHARACTERISTICS—PLCC Package

 $((V_{CC} - V_{EE}) = 2.375V \text{ to } 3.8V, R_L = 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, f_{IN} \le 500MHz, \text{ input transition time} = 125ps (20\% \text{ to } 80\%). Typical values are at (V_{CC} - V_{EE}) = 3.3V, V_{IH} = (V_{CC} - 1V), V_{IL} = (V_{CC} - 1.5V).) (Note 7)$

				-40°C			+25°C			+85°C		UNITS
PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
Differential Input-to-Output Delay	tplhd tphld	Figure 2	525		725	550		750	575		775	ps
Single-Ended Input-to-Output Delay	tplh tphl	Figure 3 (Note 8)	500		750	550		800	600		850	ps
Output-to- Output Skew	tskoo	(Note 9)			50			50			50	ps
Part-to-Part Skew	t _{SKPP}	Differential input (Note 10)			160			190			225	ps
Added Random Jitter	t _{RJ}	f _{IN} = 0.5GHz clock pattern (Note 11)			1.5			1.5			1.5	ps _{RMS}
Added Deterministic Jitter	t _{DJ}	f _{IN} = 1.0Gbps, 2E ²³ - 1 PRBS pattern (Note 11)			100			100			100	psp-p
Switching Frequency	fMAX	V _{OH} - V _{OL} ≥ 300mV clock pattern	1.5			1.5			1.5			GHz
Output Rise/Fall Time (20% to 80%)	t _R , t _F	Figure 2	140		440	140		440	140		440	ps

AC ELECTRICAL CHARACTERISTICS—QFN Package

 $((V_{CC} - V_{EE}) = 2.375V \text{ to } 3.8V, R_L = 50\Omega \pm 1\% \text{ to } V_{CC} - 2V, f_{IN} \le 500MHz$, input transition time = 125ps (20% to 80%). Typical values are at (V_{CC} - V_{EE}) = 3.3V, V_IH = (V_{CC} - 1V), V_IL = (V_{CC} - 1.5V).) (Note 7)

DADAMETED				-40°C		+25°C			+85°C			UNITS
PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	MIN	ТҮР	МАХ	MIN	ТҮР	MAX	
Differential Input-to-Output Delay	tplhd tphld	Figure 2	250		575	298		553	309		576	ps
Single-Ended Input-to-Output Delay	tplh tphl	Figure 3 (Note 8)	253		581	310		586	324		606	ps
Output-to- Output Skew	tskoo	(Note 9)			50			50			50	ps
Part-to-Part Skew	tskpp	Differential input (Note 10)			192			215			218	ps
Added Random Jitter	t _{RJ}	f _{IN} = 0.5GHz clock pattern (Note 11)			1.5			1.5			1.5	ps _{RMS}
Added Deterministic Jitter	tDJ	f _{IN} = 1.0Gbps, 2E ²³ - 1 PRBS pattern (Note 11)			95			95			95	psp-p
Switching Frequency	fmax	V _{OH} - V _{OL} ≥ 300mV clock pattern	1.5			1.5			1.5			GHz
Output Rise/Fall Time (20% to 80%)	t _R , t _F	Figure 2	97		411	104		210	111		232	ps

Note 1: Measurements are made with the device in thermal equilibrium.

Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.

Note 3: DC parameters production tested at $T_A = +25$ °C and guaranteed by design over the full operating temperature range.

Note 4: Single-ended input operation using V_{BB} is limited to ($V_{CC} - V_{EE}$) = 3.0V to 3.8V.

Note 5: Use V_{BB} only for inputs that are on the same device as the V_{BB} reference.

Note 6: All pins open except V_{CC} and V_{EE} .


Note 7: Guaranteed by design and characterization. Limits are set at ±6 sigma.

Note 8: Measured from the 50% point of the input signal with the 50% point equal to V_{BB}, to the 50% point of the output signal.


Note 9: Measured between outputs of the same part at the signal crossing points for a same-edge transition. Differential input signal.


Note 10: Measured between outputs of different parts under identical condition for same-edge transition.


Note 11: Device jitter added to the input signal. Differential input signal.



500MHz, input transition time = 125ps (20% to 80%).)







(PLCC package, typical values are at (V_{CC} - V_{EE}) = 3.3V, V_{IH} = (V_{CC} - 1V), V_{IL} = (V_{CC} - 1.5V), R_L = 50 Ω ±1% to V_{CC} - 2V, f_{IN} =

Typical Operating Characteristics

_____Pin Description

PIN									
PLCC	QFN	NAME	FUNCTION						
1, 8, 15, 22	4, 11, 18, 25	V _{CC}	Positive Supply Voltage. Bypass each V _{CC} to V _{EE} with 0.1μ F and 0.01μ F ceramic capacitors. Place the capacitors as close to the device as possible, with the smaller value capacitor closest to the device.						
2	5	CLK0	Inverting Differential Clock Input 0. Internal 105k Ω pulldown to V _{EE} .						
3	6	V _{BB}	Reference Output Voltage. Connect to the inverting or noninverting clock input to provide a reference for single-ended operation. When used, bypass V_{BB} to V_{CC} with a 0.01µF ceramic capacitor. Otherwise leave open.						
4	7	CLK1	Noninverting Differential Clock Input 1. Internal 105k Ω pulldown to V _{EE} .						
5	8	CLK1	Inverting Differential Clock Input 1. Internal 105k Ω pulldown to V _{EE} .						
6	9	N.C.	Not Connected						
7	10	Q7	Inverting Q7 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
9	12	Q7	Noninverting Q7 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
10	13	$\overline{Q6}$	Inverting Q6 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
11	14	Q6	Noninverting Q6 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
12	15	Q 5	Inverting Q5 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
13	16	Q5	Noninverting Q5 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
14	17	$\overline{Q4}$	Inverting Q4 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
16	19	Q4	Noninverting Q4 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
17	20	Q3	Inverting Q3 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
18	21	Q3	Noninverting Q3 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
19	22	Q2	Inverting Q2 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
20	23	Q2	Noninverting Q2 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
21	24	Q1	Inverting Q1 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
23	26	Q1	Noninverting Q1 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
24	27	QO	Inverting Q0 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
25	28	Q0	Noninverting Q0 Output. Typically terminate with 50 Ω resistor to V _{CC} - 2V.						
26	1	VEE	Negative Supply Voltage						
27	2	CLK_SEL	Clock Select Input. When driven low, the CLK0 input is selected. Drive high to select the CLK1 Input. The CLK_SEL threshold is equal to V _{BB} . Internal 75k Ω pulldown to V _{EE}						
28	3	CLK0	Noninverting Differential Clock Input 0. Internal $105k\Omega$ pulldown to V _{EE} .						
Exposed	Exposed Pad	_	Internally Connected to V _{EE}						

MAX9325




Figure 1. Input Voltage Definitions




Figure 2. Differential Input (CLK_, \overline{CLK}) to Output (Q_, \overline{Q}) Delay Timing Diagram




Figure 3. Single-Ended Input (CLK_, $\overline{\text{CLK}}$) to Output (Q_, $\overline{\text{Q}}$) Delay Timing Diagram

Detailed Description

The MAX9325 low-skew, 2:8 differential driver features extremely low output-to-output skew (50ps max) and part-to-part skew (225ps max). These features make the device ideal for clock and data distribution across a backplane or board. The device selects one of the two differential HSTL or LVECL/LVPECL inputs, and repeats them at eight differential outputs. Outputs are compatible with LVECL and LVPECL, and can directly drive 50Ω terminated transmission lines.

A 2:1 mux selects between the two differential inputs, CLK0, CLK0 and CLK1, CLK1. The 2:1 mux is switched by the single-ended CLK_SEL input. A logic low selects the CLK0, CLK0 input. A logic high selects the CLK1, CLK1 input. The logic threshold for CLK_SEL is set by an internal V_{BB} voltage reference. The selected input is reproduced at eight differential outputs at speeds up to 700MHz.

The differential inputs can be configured to accept a single-ended signal when the unused complementary input is connected to the on-chip reference output voltage (V_{BB}). A single-ended input of at least V_{BB} ±95mV or a differential input of at least 95mV switches the outputs to the V_{OH} and V_{OL} levels specified in the *DC Electrical Characteristics.* The maximum magnitude of the differential input from CLK_ to \overline{CLK} is ±3.0V or

 $\pm(V_{CC}$ - $V_{EE}),$ whichever is less. This limit also applies to the difference between a single-ended input and any reference voltage input.

The single-ended CLK_SEL input has a 75k Ω pulldown to VEE that selects the default input, CLK0, CLK0, when CLK_SEL is left open or at VEE. All the differential inputs have 105k Ω pulldowns to VEE. Internal pulldowns and a fail-safe circuit ensure differential low default outputs when the inputs are left open or at VEE.

Specifications for the high and low voltages of a differential input (V_{IHD} and V_{ILD}) and the differential input voltage (V_{IHD} - V_{ILD}) apply simultaneously.

For interfacing to differential HSTL and LVPECL signals, these devices operate over a +2.375V to +3.8V supply range, allowing high-performance clock or data distribution in systems with a nominal +2.5V or +3.3V supply. For differential LVECL operation, these devices operate from a -2.375V to -3.8V supply.

Single-Ended Operation

CLK_SEL is a single-ended input with the input threshold internally set to V_{BB}, and can be driven to V_{CC} or V_{EE} or by a single-ended LVPECL/LVECL signal. The CLK_, CLK_ are differential inputs but can be configured to accept single-ended inputs when operating at supply voltages greater than 2.58V. The recommended supply voltage for single-ended operation is 3.0V to 3.8V. A dif-



ferential input is configured for single-ended operation by connecting the on-chip reference voltage, V_{BB}, to an unused complementary input as a reference. For example, the differential CLK0, CLK0 input is converted to a noninverting, single-ended input by connecting V_{BB} to CLK0 and connecting the single-ended input to CLK0. Similarly, an inverting input is obtained by connecting V_{BB} to CLK0 and connecting the single-ended input to CLK0. With a differential input configured as singleended (using V_{BB}), the single-ended input can be driven to V_{CC} or V_{EE} or with a single-ended LVPECL/LVECL signal.

When configuring a differential input as a single-ended input, a user must ensure that the supply voltage (V_{CC} - V_{EE}) is greater than 2.58V. This is because the input high minimum level must be at (V_{EE} + 1.2V) or higher for proper operation. The reference voltage V_{BB} must be at least (V_{EE} + 1.2V) or higher for the same reason because it becomes the high-level input when the other single-ended input swings below it. The minimum V_{BB} output for the MAX9325 is (V_{CC} - 1.38V). Substituting the minimum v_{BB} output for (V_{BB} = V_{EE} + 1.2V) results in a minimum supply (V_{CC} - V_{EE}) of 2.58V. Rounding up to standard supplies gives the single-ended operating supply ranges (V_{CC} - V_{EE}) of 3.0V to 3.8V for the MAX9325.

When using the V_{BB} reference output, bypass it with a 0.01μ F ceramic capacitor to V_{CC}. If not used, leave it open. The V_{BB} reference can source or sink 0.5mA, which is sufficient to drive two inputs.

Applications Information

Output Termination

Terminate the outputs through 50Ω to (V_{CC} - 2V) or use equivalent Thevenin terminations. Terminate each Q and \overline{Q} output with identical termination on each for low output distortion. When a single-ended signal is taken from the differential output, terminate both Q_ and \overline{Q}_{-} .

Ensure that output currents do not exceed the current limits as specified in the *Absolute Maximum Ratings* table. Under all operating conditions, the device's total thermal limits should be observed.

Supply Bypassing

Bypass each V_{CC} to V_{EE} with high-frequency surfacemount ceramic 0.1μ F and 0.01μ F capacitors. Place the capacitors as close to the device as possible with the 0.01μ F capacitor closest to the device pins.

Use multiple vias when connecting the bypass capacitors to ground. When using the V_{BB} reference output, bypass it with a 0.01 μ F ceramic capacitor to V_{CC}. If the V_{BB} reference is not used, it can be left open.

Traces

Circuit board trace layout is very important to maintain the signal integrity of high-speed differential signals. Maintaining integrity is accomplished in part by reducing signal reflections and skew, and increasing common-mode noise immunity.

Signal reflections are caused by discontinuities in the 50Ω characteristic impedance of the traces. Avoid discontinuities by maintaining the distance between differential traces, not using sharp corners or using vias. Maintaining distance between the traces also increases common-mode noise immunity. Reducing signal skew is accomplished by matching the electrical length of the differential traces.


Exposed-Pad Package

The 28-lead QFN package (MAX9325EGI) has the exposed paddle on the bottom of the package that provides the primary heat removal path from the IC to the PC board, as well as excellent electrical grounding to the PC board. The MAX9325EGI's exposed pad is internally connected to VEE. Do not connect the exposed pad to a separate circuit ground plane unless VEE and the circuit ground are the same.

Chip Information


TRANSISTOR COUNT: 1030 PROCESS: Bipolar

_Functional Diagram




_Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2004 Maxim Integrated Products

12

Printed USA

MAXIM is a registered trademark of Maxim Integrated Products.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Drivers & Distribution category:

Click to view products by Maxim manufacturer:

Other Similar products are found below :

8501BYLF P9090-0NLGI8 854110AKILF 83210AYLF NB6VQ572MMNG HMC6832ALP5LETR RS232-S5 6ES7390-1AF30-0AA0
CDCVF2505IDRQ1 NB7L572MNR4G SY100EP33VKG HMC7043LP7FETR ISPPAC-CLK5520V-01T100C EC4P-221-MRXD1
6EP1332-1SH71 6ES7211-1AE40-0XB0 6ES7223-1PH32-0XB0 AD246JN AD246JY AD9510BCPZ AD9510BCPZ-REEL7 AD9511BCPZ
AD9511BCPZ-REEL7 AD9512BCPZ AD9512UCPZ-EP AD9514BCPZ AD9514BCPZ-REEL7 AD9515BCPZ AD9515BCPZ-REEL7
AD9572ACPZLVD AD9572ACPZPEC AD9513BCPZ-REEL7 ADCLK950BCPZ-REEL7 ADCLK950BCPZ AD9553BCPZ HMC940LC4B
HMC6832ALP5LE CSPUA877ABVG8 9P936AFLFT 49FCT3805ASOG 49FCT3805EQGI 49FCT805CTQG 74FCT3807ASOG
74FCT3807EQGI 74FCT388915TEPYG 853S012AKILF 853S013AMILF 853S058AGILF 8V79S680NLGI ISPPAC-CLK5312S-01TN48I