## MAX961-MAX964/ MAX997/MAX999

## Single/Dual/Quad, Ultra-High-Speed, +3V/+5V, Beyond-the-Rails Comparators

## General Description

The MAX961-MAX964/MAX997/MAX999 are low-power, ultra-high-speed comparators with internal hysteresis. These devices are optimized for single +3 V or +5 V operation. The input common-mode range extends 100 mV Beyond-theRails ${ }^{\text {TM }}$, and the outputs can sink or source 4 mA to within 0.52 V of GND and VCC. Propagation delay is 4.5 ns ( 5 mV overdrive), while supply current is 5 mA per comparator.
The MAX961/MAX963/MAX964 and MAX997 have a shutdown mode in which they consume only $270 \mu \mathrm{~A}$ supply current per comparator. The MAX961/MAX963 provide complementary outputs and a latch-enable feature. Latch enable allows the user to hold a valid comparator output. The MAX999 is available in a tiny 5-pin SOT23 package. The single MAX961/MAX997 and dual MAX962 are available in space-saving 8 -pin $\mu \mathrm{MAX®}$ packages.

## Applications

- Single 3V/5V Systems
- Portable/Battery-Powered Systems
- Threshold Detectors/Discriminators
- GPS Receivers
- Line Receivers
- Zero-Crossing Detectors
- High-Speed Sampling Circuits


## Selector Guide

| $\frac{\mathrm{r}}{\frac{\alpha}{\alpha}}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX961 | 1 | Yes | Yes | Yes | 8 SO/uMAX |
| MAX962 | 2 | No | No | No | 8 SO/uMAX |
| MAX963 | 2 | Yes | Yes | Yes | 14 SO |
| MAX964 | 4 | No | Yes | No | 16 SO/QSOP |
| MAX997 | 1 | No | Yes | No | 8 SO/HMAX |
| MAX999 | 1 | No | No | No | 5 SOT23 |

[^0]
## Features

- Ultra-Fast, 4.5ns Propagation Delay
- Ideal for +3 V and +5 V Single-Supply Applications
- Beyond-the-Rails Input Voltage Range
- Low, 5mA Supply Current (MAX997/MAX999)
- 3.5 mV Internal Hysteresis for Clean Switching
- Output Latch (MAX961/MAX963)
- TTL/CMOS-Compatible Outputs
- Shutdown Mode (MAX961/MAX963/MAX964/MAX997)
- Available in Space-Saving Packages:
- 5-Pin SOT23 (MAX999)
- 8-Pin $\mu$ MAX (MAX961/MAX962/MAX997)
- 16-Pin QSOP (MAX964)


## Ordering Information

| PART | PIN-PACKAGE | TOP MARK |
| :--- | :--- | :---: |
| MAX961ESA | 8 SO | - |
| MAX961EUA-T | $8 \mu \mathrm{MAX}$ | - |
| MAX962ESA | 8 SO | - |
| MAX962EUA-T | $8 \mu \mathrm{MAX}$ | - |
| MAX963ESD | 14 SO | - |
| MAX964ESE | 16 Narrow SO | - |
| MAX964EEE | 16 QSOP | - |
| MAX997ESA | 8 SO | - |
| MAX997EUA-T | $8 \mu$ MAX | - |
| MAX999AAUK+T | 5 SOT23 | +AFEI |
| MAX999EUK-T | 5 SOT23 | ACAB |

Note: All E grade devices are specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating temperature range. MAX999AAUK is specified over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range.
+Denotes a lead(Pb)-free/RoHS-compliant package.

## Pin Configurations

TOP VIEW


Pin Configurations continued at end of data sheet.

## Single/Dual/Quad, Ultra-High-Speed, +3V/+5V, Beyond-the-Rails Comparators

Absolute Maximum Ratings<br>Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ to GND.<br>$\qquad$ -0.3 V to +6 V<br>All Other Pins .......................................... -0.3 V to ( $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ )<br>Current into Input Pins ..................................................... $\pm 20 \mathrm{~mA}$<br>Duration of Output Short Circuit to GND or $\mathrm{V}_{\mathrm{CC}}$...... Continuous<br>Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )<br>5 -Pin SOT23 (derate $3.90 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )...... $312.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ 8 -Pin SO (derate $5.88 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).......... $471 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ 8-Pin $\mu \mathrm{MAX}$ (derate $4.10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )..... $330 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{OUT}}=5 \mathrm{pF}, \mathrm{V}_{\mathrm{SHDN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LE}}=0 \mathrm{~V}$, unless otherwise noted. $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$ is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for all E grade devices. For MAX999AAUK only, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | Inferred by PSRR |  | 2.7 |  | 5.5 | 2.7 |  | 5.5 | V |
| Input Common-Mode Voltage Range | $\mathrm{V}_{\text {CMR }}$ | (Note 2) |  | -0.1 |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}+ \\ 0.1 \end{gathered}$ | -0.1 |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}+ \\ 0.1 \end{gathered}$ | V |
| Input-Referred Trip Points | $\mathrm{V}_{\text {TRIP }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=-0.1 \mathrm{~V} \\ & \text { or } 5.1 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \text { (Note 3) } \end{aligned}$ | $\mu \mathrm{MAX}, \mathrm{SOT} 23$ |  | $\pm 2.0$ | $\pm 3.5$ |  |  | $\pm 6.5$ | mV |
|  |  |  | MAX999AAUK |  | $\pm 2.0$ | $\pm 3.5$ |  |  | $\pm 8.0$ |  |
|  |  |  | All other E packages |  | $\pm 2.0$ | $\pm 3.5$ |  |  | $\pm 4.0$ |  |
| Input-Referred Hysteresis |  |  |  |  | 3.5 |  |  |  |  | mV |
| Input Offset Voltage | Vos | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=-0.1 \mathrm{~V} \\ & \text { or } 5.1 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \text { (Note 4) } \end{aligned}$ | $\mu \mathrm{MAX}, \mathrm{SOT} 23$ |  | $\pm 0.5$ | $\pm 1.5$ |  |  | $\pm 4.5$ | mV |
|  |  |  | MAX999AAUK |  | $\pm 0.5$ | $\pm 1.5$ |  |  | $\pm 6.0$ |  |
|  |  |  | All other E packages |  | $\pm 0.5$ | $\pm 1.5$ |  |  | $\pm 2.0$ |  |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}+}=\mathrm{V}_{\mathrm{IN}} \\ & =0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ | $\mu \mathrm{MAX}$, SOT23 |  |  | $\pm 15$ |  |  | $\pm 30$ | $\mu \mathrm{A}$ |
|  |  |  | All other E packages |  |  | $\pm 15$ |  |  | $\pm 15$ |  |
| Differential Input Clamp Voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}-}=0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{IN}+}=100 \mu \mathrm{~A} \end{aligned}$ |  | 2.1 |  |  |  |  |  | V |
| Input Capacitance |  |  |  |  | 3 |  |  |  |  | pF |
| Differential Input Impedance | $\mathrm{R}_{\text {IND }}$ | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 8 |  |  |  |  |  | k $\Omega$ |
| Common-Mode Input Impedance | RINCM | $V_{C C}=5 \mathrm{~V}$ |  | 130 |  |  |  |  |  | k $\Omega$ |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{OUT}}=5 \mathrm{pF}, \mathrm{V}_{\text {SHDN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LE}}=0 \mathrm{~V}$, unless otherwise noted. $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$ is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for all E grade devices. For MAX999AAUK only, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.) (Note 1)


## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{OUT}}=5 \mathrm{pF}, \mathrm{V}_{\text {SHDN }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LE}}=0 \mathrm{~V}$, unless otherwise noted. $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$ is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ for all E grade devices. For MAX999AAUK only, $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Data-to-Latch Setup Time | tsu | MAX961/MAX963 (Note 8) |  |  | 5 |  |  | 5 | ns |
| Latch-to-Data Hold Time | $\mathrm{t}_{\mathrm{H}}$ | MAX961/MAX963 (Note 8) |  |  | 5 |  |  | 5 | ns |
| Latch Pulse Width | tLPW | MAX961/MAX963 (Note 8) |  |  | 5 |  |  | 5 | ns |
| Latch Propagation Delay | tLPD | MAX961/MAX963 (Note 8) |  |  | 10 |  |  | 10 | ns |
| Shutdown Time | toff | Delay until output is high-Z $\text { (> 10k } \Omega \text { ) }$ |  | 150 |  |  |  |  | ns |
| Shutdown Disable Time | $\mathrm{t}_{\mathrm{ON}}$ | Delay until output is valid |  | 250 |  |  |  |  | ns |

Note 1: The MAX961EUA/MAX962EUA/MAX997EUA/MAX999EUK are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$; all temperature specifications are guaranteed by design.
Note 2: Inferred by CMRR. Either input can be driven to the absolute maximum limit without false output inversion, provided that the other input is within the input voltage range.
Note 3: The input-referred trip points are the extremities of the differential input voltage required to make the comparator output change state. The difference between the upper and lower trip points is equal to the width of the input-referred hysteresis zone. (See Figure 1.)
Note 4: Input offset voltage is defined as the mean of the trip points.
Note 5: $\mathrm{CMRR}=\left(\mathrm{V}_{\mathrm{OSL}}-\mathrm{V}_{\mathrm{OSH}}\right) / 5.2 \mathrm{~V}$, where $\mathrm{V}_{\mathrm{OSL}}$ is the offset at $\mathrm{V}_{\mathrm{CM}}=-0.1 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OSH}}$ is the offset at $\mathrm{V}_{\mathrm{CM}}=5.1 \mathrm{~V}$.
Note 6: $\operatorname{PSRR}=\left(\mathrm{V}_{\mathrm{OS}} 2.7-\mathrm{V}_{\mathrm{OS}} 5.5\right) / 2.8 \mathrm{~V}$, where $\mathrm{V}_{\mathrm{OS}} 2.7$ is the offset voltage at $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{OS}} 5.5$ is the offset voltage at $V_{C C}=5.5 \mathrm{~V}$.
Note 7: Propagation delay for these high-speed comparators is guaranteed by design characterization because it cannot be accurately measured using automatic test equipment. A statistically significant sample of devices is characterized with a 200 mV step and 100 mV overdrive over the full temperature range. Propagation delay can be guaranteed by this characterization, since DC tests ensure that all internal bias conditions are correct. For low overdrive conditions, $\mathrm{V}_{\text {TRIP }}$ is added to the overdrive.
Note 8: Guaranteed by design.

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=5 \mathrm{pF}, 5 \mathrm{mV}\right.$ of overdrive, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=5 \mathrm{pF}, 5 \mathrm{mV}\right.$ of overdrive, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


50MHz RESPONSE


## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}, \mathrm{C}_{\mathrm{LOAD}}=5 \mathrm{pF}, 5 \mathrm{mV}\right.$ of overdrive, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


## Pin Description

| PIN |  |  |  |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX997 | MAX999 | MAX961 | MAX962 | MAX963 | MAX964 |  |  |
| 1, 5 | - | - | - | - | - | N.C. | No Connection. Not internally connected. |
| 2 | 4 | 2 | 2 | 1 | 1 | IN-, INA- | Comparator A Inverting Input |
| 3 | 3 | 1 | 1 | 2 | 2 | IN+, INA+ | Comparator A Noninverting Input |
| - | - | 4 | - | 3, 5 | - | $\begin{gathered} \text { LE, LEA, } \\ \text { LEB } \end{gathered}$ | Latch-Enable Input. The output latches when LE_ is high. The latch is transparent when LE_ is low. |
| 4 | 2 | 5 | 5 | 4, 11 | 12 | GND | Ground |
| - | - | - | - | - | 16 | N.C. | No Connection. Connect to GND to prevent parasitic feedback. |
| - | - | - | 4 | 6 | 3 | INB- | Comparator B Inverting Input |
| - | - | - | 3 | 7 | 4 | INB+ | Comparator B Noninverting Input |
| - | - | - | - | - | 5 | INC- | Comparator C Inverting Input |
| - | - | - | - | - | 6 | INC+ | Comparator C Noninverting Input |
| - | - | - | - | - | 7 | IND- | Comparator D Inverting Input |
| - | - | - | - | - | 8 | IND+ | Comparator D Noninverting Input |
| 8 | - | 3 | - | 8 | 9 | SHDN | Shutdown Input. The device shuts down when SHDN is high. |
| - | - | - | 6 | 9 | 14 | QB | Comparator B Output |
| - | - | - | - | - | 11 | QC | Comparator C Output |
| - | - | - | - | - | 10 | QD | Comparator D Output |
| - | - | - | - | 10 | - | $\overline{\text { QB }}$ | Comparator B Complementary Output |
| 7 | 5 | 8 | 8 | 12 | 13 | $\mathrm{V}_{\mathrm{CC}}$ | Positive Supply Input (VCC to GND must be $\leq 5.5 \mathrm{~V}$ ) |
| 6 | 1 | 6 | 7 | 13 | 15 | Q, QA | Comparator A TTL Output |
| - | - | 7 | - | 14 | - | $\overline{\mathrm{Q}}, \overline{\mathrm{QA}}$ | Comparator A Complementary Output |

## Single/Dual/Quad, Ultra-High-Speed, +3V/+5V, Beyond-the-Rails Comparators

## Detailed Description

The MAX961-MAX964/MAX997/MAX999 single-supply comparators feature internal hysteresis, ultra-high-speed operation, and low power consumption. Their outputs are guaranteed to pull within 0.52 V of either rail without external pullup or pulldown circuitry. Beyond-the-Rails input voltage range and low-voltage, single-supply operation make these devices ideal for portable equipment. These comparators all interface directly to CMOS logic.

## Timing

Most high-speed comparators oscillate in the linear region because of noise or undesirable parasitic feedback. This can occur when the voltage on one input is close to or equal to the voltage on the other input. These devices have a small amount of internal hysteresis to counter parasitic effects and noise.
The added hysteresis of the MAX961-MAX964/MAX997/ MAX999 creates two trip points: one for the rising input voltage and one for the falling input voltage (Figure 1). The difference between the trip points is the hysteresis. When the comparator's input voltages are equal, the hys-
teresis effectively causes one comparator input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. Standard comparators require hysteresis to be added with external resistors. The fixed internal hysteresis eliminates these resistors.
The MAX961/MAX963 include internal latches that allow storage of comparison results. LE has a high input impedance. If LE is low, the latch is transparent (i.e., the comparator operates as though the latch is not present). The comparator's output state is stored when LE is pulled high. All timing constraints must be met when using the latch function (Figure 2).

## Input Stage Circuitry

The MAX961-MAX964/MAX997/MAX999 include internal protection circuitry that prevents damage to the precision input stage from large differential input voltages. This protection circuitry consists of two groups of three front-to-back diodes between IN+ and IN-, as well as two $200 \Omega$ resistors (Figure 3). The diodes limit the differential voltage applied to the comparator's internal circuitry to no more than $3 \mathrm{~V}_{\mathrm{F}}$, where $\mathrm{V}_{\mathrm{F}}$ is the diode's forward-voltage drop (about 0.7 V at $+25^{\circ} \mathrm{C}$ ).


Figure 1. Input and Output Waveforms, Noninverting Input Varied


Figure 2. MAX961/MAX963 Timing Diagram


Figure 3. Input Stage Circuitry

For a large differential input voltage (exceeding $3 \mathrm{~V}_{\mathrm{F}}$ ), this protection circuitry increases the input bias current at IN+ (source) and IN - (sink).

$$
\text { Input current }=\frac{(\mathrm{IN}+-\mathrm{IN}-)-3 \mathrm{~V}_{\mathrm{F}}}{2 \times 200}
$$

Input currents with large differential input voltages should not be confused with input bias currents ( $\mathrm{I}_{\mathrm{B}}$ ). As long as the differential input voltage is less than $3 V_{F}$, this input current is less than $21_{\mathrm{B}}$.
The input circuitry allows the MAX961-MAX964/MAX997/ MAX999's input common-mode range to extend 100mV beyond both power-supply rails. The output remains in the correct logic state if one or both inputs are within the common-mode range. Taking either input outside the common-mode range causes the input to saturate and the propagation delay to increase.


Figure 4. Output Stage Circuitry

## Output Stage Circuitry

The MAX961-MAX964/MAX997/MAX999 contain a cur-rent-driven output stage, as shown in Figure 4. During an output transition, ISOURCE or ISINK is pushed or pulled to the output pin. The output source or sink current is high during the transition, creating a rapid slew rate. Once the output voltage reaches $\mathrm{V}_{\mathrm{OH}}$ or $\mathrm{V}_{\mathrm{OL}}$, the source or sink current decreases to a small value, capable of maintaining the $\mathrm{V}_{\mathrm{OH}}$ or $\mathrm{V}_{\mathrm{OL}}$ in static condition. This decrease in current conserves power after an output transition has occurred.
One consequence of a current-driven output stage is a linear dependence between the slew rate and the load capacitance. A heavy capacitive load slows down the voltage output transition.

## Shutdown Mode

When SHDN is high, the MAX961/MAX963/MAX964/ MAX997 shut down. When shut down, the supply current drops to $270 \mu \mathrm{~A}$ per comparator, and the outputs become high impedance. SHDN has a high input impedance. Connect SHDN to GND for normal operation. Exit shutdown with LE low; otherwise, the output is indeterminate.


Figure 5. MAX961 PCB Layout

## Applications Information

## Circuit Layout and Bypassing

The MAX961-MAX964/MAX997/MAX999's high bandwidth requires a high-speed layout. Follow these layout guidelines:

1) Use a PCB with a good, unbroken, low-inductance ground plane.
2) Place a decoupling capacitor (a $0.1 \mu \mathrm{~F}$ ceramic sur-face-mount capacitor is a good choice) as close to $\mathrm{V}_{\mathrm{CC}}$ as possible.
3) On the inputs and outputs, keep lead lengths short to avoid unwanted parasitic feedback around the comparators. Keep inputs away from outputs. Keep impedance between the inputs low.
4) Solder the device directly to the printed circuit board rather than using a socket.
5) Refer to Figure 5 for a recommended circuit layout.
6) For slow-moving input signals, take care to prevent parasitic feedback. A small capacitor (1000pF or less) placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes negligible degradation to tPD when the source impedance is low.

Pin Configurations


## Chip Information

MAX961/MAX962 TRANSISTOR COUNT: 286
MAX963/MAX964 TRANSISTOR COUNT: 607
MAX997/MAX999 TRANSISTOR COUNT: 142

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | DOCumENT No. | LAND PATTERN No. |
| :---: | :---: | :---: | :---: |
| 5 SOT23 | $\mathrm{U}+2$ | $21-0057$ | $90-0174$ |
| 8 SO | $\mathrm{S} 8-2$ | $21-0041$ | $90-0096$ |
| $8 \mu \mathrm{MAX}$ | $\mathrm{U}-1$ | $21-0036$ | $90-0092$ |
| 14 SO | $\mathrm{S} 14-1$ | $21-0041$ | $90-0112$ |
| 16 SO | $\mathrm{S} 16-1$ | $21-0041$ | $90-0097$ |
| 16 QSOP | $\mathrm{E} 16-1$ | $21-0055$ | $90-0167$ |

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $9 / 96$ | Initial release | - |
| 1 | $12 / 96$ | Added 8-pin $\mu M A X$ packages. Correct minor errors. | $1,2,3$ |
| 2 | $3 / 97$ | Added dual and quad MAX963/MAX964 packages. | $1,2,3$ |
| 3 | $7 / 97$ | Added new MAX997 and MAX999 parts. | $1,2,3$ |
| 4 | $3 / 99$ | New wafer fab/process change to CB20. Update specifications and TOCs. | $2,3,4,5,6$ |
| 5 | $2 / 07$ | Added new Current into Input Pins in the Absolute Maximum Ratings. | 2 |
| 6 | $12 / 08$ | Added new MAX999AAUK part and specifications. | $1,2,3$ |
| 7 | $9 / 14$ | Removed automotive reference from Revision History. | 13 |
| 8 | $12 / 20$ | Updated Absolute Maximum Ratings and Package Information. | 2,12 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog Comparators category:
Click to view products by Maxim manufacturer:

Other Similar products are found below :
SC2903VDR2G LM2901SNG LM339SNG 55122 5962-8757203IA NTE911 5962-8751601DA LM339EDR2G NTE922 SC2901DR2G
LM2903M/TR LM2903F-E2 MCP6544-EP LM2901EDR2G TS391SN2T1G LM111JG LM239APT HMC675LC3CTR 5962-8765801PA
LT6700HVIS6-2\#TRMPBF 5962-8765902CA ADCMP394ARZ-RL7 LM339AMX AZV331KSTR-G1 LT1716IS5\#TRMPBF
LTC1440CN8\#PBF LTC1542CS8\#PBF LTC1445CS\#PBF TL331VSN4T3G LT6700IDCB-1\#TRMPBF LTC1042CN8\#PBF
LTC1540CMS8\#PBF LT6703CDC-2\#TRMPBF ADCMP607BCPZ-R7 LT1720CDD\#PBF LTC1040CN\#PBF LT6700MPDCB-1\#TRMPBF LT6700IDCB-3\#TRMPBF LM2903WHYST TLV1701AIDRLR S-89431ACNC-HBVTFG LT1018CS8\#PBF NTE1718 NTE943 NTE943M NTE943SM TA75S393F,LF(T ALD2301APAL ALD2302APAL TSX3704IYPT


[^0]:    Beyond-the-Rails is a trademark and $\mu M A X$ is a registered trademark of Maxim Integrated Products, Inc.

