# **PDM Input Class D Audio Power Amplifier**

#### **General Description**

The MAX98358 is a digital pulse-density modulated (PDM) input Class D power amplifier that provides Class AB audio performance with Class D efficiency. This IC offers five selectable gain settings (3dB, 6dB, 9dB, 12dB, and 15dB) set by a single gain-select input (GAIN). The IC can be configured to produce a left channel, right channel, or (left/2 + right/2) output from the stereo input data.

The MAX98358 takes a stereo pulse density modulated (SPDM) input signal directly into the DAC. Data on the rising edge of PDM\_CLK is considered left-channel data while data on the falling PDM\_CLK edge is right channel. A mono sum feature is also implemented with SPDM data input by summing the data from both rising and falling clock edges.

Active emissions-limiting, edge-rate limiting, and overshoot control circuitry greatly reduce EMI. A filterless spread-spectrum modulation scheme eliminates the need for output filtering found in traditional Class D devices and reduces the component count of the solution.

The IC is available in 9-pin WLP (1.345mm x 1.435mm x 0.64mm) and 16-pin TQFN (3mm x 3mm x 0.75mm) packages and is specified over the -40 $^{\circ}$ C to +85 $^{\circ}$ C temperature range.

#### **Applications**


- Notebook and Netbook Computers
- Cellular Phones
- Tablets
- Portable Media Players

<u>Ordering Information</u> and <u>Functional Diagram</u> appears at end of data sheet.

#### **Features**

- Single-Supply Operation (2.5V to 5.5V)
- 3.2W Output Power into 4Ω at 5V
- 1.8mA Quiescent Current (V<sub>DD</sub> = 3.7V)
- 92% Efficiency ( $R_L = 8\Omega$ ,  $P_{OUT} = 1.5W$ )
- 29µV<sub>RMS</sub> Output Noise (A<sub>V</sub> = 6dB)
- Low 0.015% THD+N at 1kHz
- Supported PDM\_CLK Rates of 1.84MHz-4.32MHz and 5.28MHz-8.64MHz
- Supports Left, Right, or Left/2 + Right/2 Outputs
- Sophisticated Edge Rate Control Enables Filterless Class D Outputs
- 77dB PSRR at 217Hz
- Low RF Susceptibility Rejects TDMA Noise from GSM Radios
- Extensive Click-and-Pop Reduction Circuitry
- Robust Short-Circuit and Thermal Protection
- Available in Space-Saving Packages:
   1.345mm x 1.435mm WLP (0.4mm Pitch)
   3mm x 3mm TQFN

### **Simplified Block Diagram**



For related parts and recommended products to use with this part, refer to <a href="https://www.maximintegrated.com/MAX98358.related">www.maximintegrated.com/MAX98358.related</a>.



## **TABLE OF CONTENTS**

General Description	1
Applications	
Features	1
Simplified Block Diagram	1
Absolute Maximum Ratings	4
Package Thermal Characteristics	
Electrical Characteristics	4
Typical Operating Characteristics	7
General	7
Speaker Amplifier	8
Bump/Pin Configurations	. 15
Bump/Pin Description	. 15
Detailed Description	. 16
Digital Audio Interface	16
Supported PDM_CLK Rates	16
PDM_CLK Jitter Tolerance	16
PDM Timing Characteristics	17
Standby Mode	17
SDMODE Pin and Shutdown Operation	17
Class D Speaker Amplifier	18
Ultra-Low EMI Filterless Output Stage	18
Speaker Current Limit	18
Gain Selection	18
Click-and-Pop Suppression	18
Filterless Class D Operation	22
Power-Supply Input	22
Layout and Grounding	22
WLP Applications Information	22
Functional Diagram	. 23
Ordering Information	. 23
Package Information	. 24
Revision History	. 27

# PDM Input Class D Audio Power Amplifier

LIST OF FIGURES								
Figure 1. PDM Audio Interface Timing Diagram								
Figure 2. PDM Digital Audio Interface Timing								
Figure 3. SDMODE Resistor Connection Using Open-Drain Driver								
Figure 4. SDMODE Resistor Connection Using Push-Pull Driver								
Figure 5. EMI with 12in of Speaker Cable and No Output Filtering								
Figure 6. Left-Channel Operation with 6dB Gain								
Figure 8. Right-Channel Operation with 6dB Gain								
Figure 7. Left-Channel Operation with 12dB Gain								
Figure 9. Stereo Operation Using Two MAX98358s								
Figure 10. Monomix (Left/2 + Right/2) PDM Operation with 6dB Gain								
Figure 11. MAX98358 WLP Ball Dimensions								
LIST OF TABLES								
Table 1. PDM_CLK Channel Select								
Table 2. PDM_CLK Rates								
Table 3. Calculated PDM_CLK Rates								
Table 4. RMS Jitter Tolerance								
Table 5. SDMODE Control								
Table 6. Examples of SDMODE Pullup Resistor Values								
Table 7 Gain Selection								

### **Absolute Maximum Ratings**

VDD, PDM_CLK and PDM_DATA to GND	0.3V to +6V
All Other Pins to GND	$/ \text{ to } (V_{DD} + 0.3V)$
Continuous Current In/Out of VDD/GND/OUT	±1.6A
Continuous Input Current (all other pins)	±20mA
Duration of OUT_ Short Circuit to GND or VDD	Continuous
Duration of OUTP Short to OUTN	Continuous

Continuous Power Dissipation	( $T_A = +70^{\circ}C$ )
WLP (derate 13.7mW/°C above +70°C)	1096mW
TQFN (derate 20.8mW/°C above +70°C)	1666mW
Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Soldering Temperature (reflow)	+230°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Thermal Characteristics (Note 1)**

WLP
Junction-to-Ambient Thermal Resistance (θ<sub>JA</sub>) .......73°C/W
Junction-to-Case Thermal Resistance (θ<sub>JC</sub>)......50°C/W

TQFN Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ).........48°C/W Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )............7°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

#### **Electrical Characteristics**

 $(V_{DD}$  = 5V,  $V_{GND}$  = 0V, GAIN =  $V_{DD}$  (+6dB). PDM\_CLK = 3.072MHz, speaker loads ( $Z_{SPK}$ ) connected between OUTP and OUTN,  $Z_{SPK}$  =  $\infty$ ,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Supply Voltage Range	$V_{DD}$	Guaranteed by PSSR test		2.5		5.5	V
Undervoltage Lockout	UVLO			1.4	1.8	2.3	V
Quiescent Current		T <sub>A</sub> = +25°C			2.2	2.7	mA
Quiescent Current	I <sub>DD</sub>	T <sub>A</sub> = +25°C, V <sub>DD</sub> =	3.7V		1.8	2.2	IIIA
Shutdown Current	ISHDN	SD_MODE = 0V, TA	<sub>λ</sub> = +25°C		0.6	2	μA
Standby Current	ISTNDBY	SD_MODE = 1.8V, I T <sub>A</sub> = +25°C	no PDM_CLK,		340	400	μА
Turn-On Time	t <sub>ON</sub>	Time from receipt of operation	Time from receipt of first clock cycle to full operation		0.6	0.7	ms
Output Offset Voltage	Vos	T <sub>A</sub> = +25°C, gain =	T <sub>A</sub> = +25°C, gain = 15dB		±0.3	±2.5	mV
Click and Dan Laval	W	Peak voltage, T <sub>A</sub> = +25°C, A-weighted,	Into shutdown		-72		dBV
Click-and-Pop Level	K <sub>CP</sub>	32 samples per second (Note 3)	Out of shutdown		-66		иви
		$V_{DD}$ = 2.5V to 5.5V,	T <sub>A</sub> = +25°C	60	75		
Power-Supply Rejection Ratio PSRR $T_A = +25^{\circ}C$ (Notes 3, 4)	PSRR	T <sub>A</sub> = +25°C	f = 217Hz, 200mV <sub>P-P</sub> ripple		77		dB
	f = 10kHz, 200mV <sub>P-P</sub> ripple		60				

## **Electrical Characteristics (continued)**

 $(V_{DD}$  = 5V,  $V_{GND}$  = 0V, GAIN =  $V_{DD}$  (+6dB). PDM\_CLK = 3.072MHz, speaker loads ( $Z_{SPK}$ ) connected between OUTP and OUTN,  $Z_{SPK}$  =  $\infty$ ,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
			$Z_{SPK} = 4\Omega + 33\mu H$		3.2		
Outrat Passas (Nata 2)		THD+N 10%	$Z_{SPK} = 8\Omega + 68\mu H$		1.8		
	D	11101111070	$Z_{SPK} = 8\Omega + 68\mu H,$ $V_{DD} = 3.7V$		0.93		] w
Output Power (Note 3)	P <sub>OUT</sub>		$Z_{SPK} = 4\Omega + 33\mu H$		2.5		] vv
		THD+N = 1%	$Z_{SPK} = 8\Omega + 68\mu H$		1.4		
		17.0	$Z_{SPK} = 8\Omega + 68\mu H,$ $V_{DD} = 3.7V$		0.77		
		f = 1kHz, P <sub>OUT</sub> = 1 Z <sub>SPK</sub> = 4Ω + 33μH			0.02	0.06	
Total Harmonic Distortion + Noise	THD+N	f = 1kHz, P <sub>OUT</sub> = 1 Z <sub>SPK</sub> = 4Ω + 33μH			0.02		%
		f = 1kHz, $P_{OUT} = 0$ $Z_{SPK} = 8\Omega + 68FH$	.5W, T <sub>A</sub> = +25μC,		0.013		
Dynamic Range	DR	A-weighted, PDM_0 V <sub>RMS</sub> = 2.54V	CLK = 6.144MHz,		99		dB
Output Noise	V <sub>N</sub>	A-weighted (Note 4	)		29		μV <sub>RMS</sub>
	A <sub>V</sub>	GAIN = GND through 100kΩ		14.4	15	15.6	.6 6 dB
		GAIN = GND		11.4	12	12.6	
Gain (Relative to a 2.1dBV Reference Level)		GAIN = unconnected		8.4	9	9.6	
		GAIN = V <sub>DD</sub>		5.4	6	6.6	
		GAIN = V <sub>DD</sub> throug	SAIN = V <sub>DD</sub> through 100kΩ		3	3.6	
Current Limit	I <sub>LIM</sub>				2.8		Α
Efficiency	h	$Z_{SPK} = 8\Omega + 68\mu H_s$ f = 1kHz, gain = 12			92		%
DAC Gain Error					1		%
Frequency Response					±0.5		dB
Class D Oscillator Frequency	fosc				330		kHz
Spread-Spectrum Bandwidth					±20		kHz
DIGITAL AUDIO INTERFACE							
PDM_CLK High Frequency Range	f <sub>CLKH</sub>			5.28		8.64	MHz
PDM_CLK Low Frequency Range	f <sub>CLKL</sub>			1.84		4.32	MHz
PDM_CLK High Time	t <sub>PDM_CLKH</sub>	1		40			ns
PDM_CLK Low Time	t <sub>PDM_CLKL</sub>			40			ns
Maximum Low-Frequency PDM_CLK Jitter	_	RMS jitter below 40kHz			0.5		ns
Maximum Low-Frequency PDM_CLK Jitter		RMS jitter above 40kHz			12		ns

### **Electrical Characteristics (continued)**

 $(V_{DD}$  = 5V,  $V_{GND}$  = 0V, GAIN =  $V_{DD}$  (+6dB). PDM\_CLK = 3.072MHz, speaker loads ( $Z_{SPK}$ ) connected between OUTP and OUTN,  $Z_{SPK}$  =  $\infty$ ,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V <sub>IH</sub>	Digital audio inputs	1.3			V
Input Low Voltage	V <sub>IL</sub>	Digital audio inputs			0.6	V
Input Leakage Current	I <sub>IH</sub> , I <sub>IL</sub>	V <sub>IN</sub> = 0V, V <sub>DD</sub> = 5.5V, T <sub>A</sub> = +25°C	-1		+1	μA
Input Capacitance	C <sub>IN</sub>			3		pF
DDM Once Density		Maximum		75		- %
PDM Ones Density		Minimum		25		70
PDM_DATA to PDM_CLK Setup Time	t <sub>SETUP</sub>		10			
PDM_DATA to PDM_CLK Hold Time	t <sub>HOLD</sub>		10			ns
SD_MODE COMPARATOR TRI	P POINTS					1
В0			0.08	0.16	0.355	
B1		See SD_MODE and shutdown operation for details	0.65	0.77	0.825	V
B2	1	lor details	1.245	1.4	1.5	1
SD_MODE Pulldown Resistor	R <sub>PD</sub>		92	100	108	kΩ
GAIN COMPARATOR TRIP PO	INTS					
		A <sub>V</sub> = 3dB gain	0.65 x		0.85 x	
		, ,	V <sub>DD</sub>		V <sub>DD</sub>	_
		A <sub>V</sub> = 6dB gain	0.9 x V <sub>DD</sub>		$V_{DD}$	
	V <sub>GAIN</sub>	A <sub>V</sub> = 9dB gain	0.4 x V <sub>DD</sub>		0.6 x V <sub>DD</sub>	V
		A <sub>V</sub> = 12dB gain	0		0.1 x V <sub>DD</sub>	-
		A <sub>V</sub> = 15dB gain	0.15 x V <sub>DD</sub>		0.35 x V <sub>DD</sub>	

Note 2: 100% production tested at T<sub>A</sub> = +25°C. Specifications over temperature limits are guaranteed by design.

Note 3: Class D amplifier testing performed with a resistive load in series with an inductor to simulate an actual speaker load. For  $R_L = 8\Omega$ ,  $L_L = 68\mu$ H. For  $R_L = 4\Omega$ ,  $L_L = 33\mu$ H.

Note 4: Digital silence used for input signal.

Note 5: Dynamic range is measured using the EIJA method. -60dbFS 1kHz output signal. A-weighted and normalized to 0dBFS. f = 20Hz to 20kHz.







Figure 1. PDM Audio Interface Timing Diagram


### **Typical Operating Characteristics**


 $(V_{DD}$  = 5V,  $V_{GND}$  = 0V, GAIN = GND (12dB). PDM\_CLK = 3.072MHz, speaker loads ( $Z_{SPK}$ ) connected between OUTP and OUTN,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)















 $(V_{DD} = 5V, V_{GND} = 0V, GAIN = GND (12dB)$ . PDM\_CLK = 3.072MHz, speaker loads  $(Z_{SPK})$  connected between OUTP and OUTN,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .)


#### TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT POWER 0 V<sub>DD</sub> = 3.7V -10 $Z_{SPK} = 4\Omega + 33\mu H$ -20 -30 -40 THDN (dB) -50 -60 -70 -80 -90 1 0.1 OUTPUT POWER (W) 0.001















 $(V_{DD}$  = 5V,  $V_{GND}$  = 0V, GAIN = GND (12dB). PDM\_CLK = 3.072MHz, speaker loads ( $Z_{SPK}$ ) connected between OUTP and OUTN,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)


#### TOTAL HARMONIC DISTORTION PLUS NOISE vs. OUTPUT FREQUENCY V<sub>DD</sub> = 3.7V -10 $Z_{SPK} = 4\Omega + 33\mu H$ -20 -30 THD+N RATIO(dB) -50 -60 -70 -80 P<sub>OUT</sub> = 600mW -90 10 100 1000 10000 100000 FREQUENCY (Hz)
















 $(V_{DD}$  = 5V,  $V_{GND}$  = 0V, GAIN = GND (12dB). PDM\_CLK = 3.072MHz, speaker loads ( $Z_{SPK}$ ) connected between OUTP and OUTN,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)


















 $(V_{DD}=5V,\,V_{GND}=0V,\,GAIN=GND\,(12dB).\,PDM\_CLK=3.072MHz,\,speaker\,loads\,(Z_{SPK})\,connected\,\,between\,\,OUTP\,\,and\,\,OUTN,\,T_{A}=T_{MIN}\,\,to\,\,T_{MAX},\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.)$ 



















 $(V_{DD}$  = 5V,  $V_{GND}$  = 0V, GAIN = GND (12dB). PDM\_CLK = 3.072MHz, speaker loads ( $Z_{SPK}$ ) connected between OUTP and OUTN,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A$  = +25°C.)



















 $(V_{DD}=5V,\,V_{GND}=0V,\,GAIN=GND\,(12dB).\,PDM\_CLK=3.072MHz,\,speaker\,loads\,(Z_{SPK})\,connected\,\,between\,\,OUTP\,\,and\,\,OUTN,\,T_{A}=T_{MIN}\,\,to\,\,T_{MAX},\,unless\,\,otherwise\,\,noted.\,\,Typical\,\,values\,\,are\,\,at\,\,T_{A}=+25^{\circ}C.)$ 


















 $(V_{DD}=5V,\,V_{GND}=0V,\,GAIN=GND\,(12dB).\,PDM\_CLK=3.072MHz,\,speaker\,loads\,(Z_{SPK})\,connected\,between\,OUTP\,and\,OUTN,\,T_{A}=T_{MIN}\,to\,T_{MAX},\,unless\,otherwise\,noted.\,Typical\,values\,are\,at\,T_{A}=+25^{\circ}C.)$ 










# **Bump/Pin Configurations**



### **Bump/Pin Description**

BUMP	PIN	NAME	FUNOT	1011	
WLP	TQFN	NAME	FUNCTION		
A1	4	SD_MODE	Shutdown and Channel Select. Determines left, right, or (left/2 + right/2) mix and also used for shutdown. See Table 5.		
A2	7, 8	$V_{DD}$	Power-Supply Input		
A3	9	OUTP	Positive Speaker Amplifier Output		
B1	1	PDM_DATA	Digital Input Signal		
			Amplifie	r Gain	
			Gain Connections	Gain (dB)	
			GND through 100kΩ resistor	15	
B2	2	GAIN	GND	12	
			Unconnected	9	
			$V_{DD}$	6	
			V <sub>DD</sub> through 100kΩ resistor	3	
В3	10	OUTN	Negative Speaker Amplifier Output		
C1	16	PDM_CLK	PDM Bit Clock Input Signal. Supports frequency re 8.64MHz.	anges: 1.84MHz–4.32MHz and 5.28 MHz–	
C2, C3	3, 11, 14, 15	GND	Ground		
_	5, 6, 12, 13	N.C.	No Connection		
_	_	EP	Exposed Pad. The exposed pad is not internally c ground plane for thermal dissipation.	onnected. Connect the exposed pad to a solid	

#### **Detailed Description**

The MAX98358 is a digital PDM input Class D power amplifier. The PDM modulation scheme uses the relative density of digital pulses to represent the amplitude of an analog signal. The IC accepts stereo PDM data through PDM\_DATA and PDM\_CLK.

SD\_MODE selects which audio channel is output by the amplifier and is used to put the IC into shutdown. The GAIN pin offers five gain settings and allows the output of the amplifier to be tuned to the appropriate level.

**Table 1. PDM CLK Channel Select** 

PDM_CLK EDGE DIRECTION	CHANNEL
Rising edge	Left
Falling edge	Right

Table 2. PDM\_CLK Rates

SUPPORTED CLOCK RATES (MHz)
1.84–4.32
5.28–8.64

#### Table 3. Calculated PDM CLK Rates

The output stage features low-quiescent current, comprehensive click-and-pop suppression, and excellent RF immunity. The IC offers Class AB audio performance with Class D efficiency in a minimal board-space solution. The Class D amplifier features spread-spectrum modulation with edge-rate and overshoot control circuitry that offers significant improvements in switch-mode amplifier radiated emissions. The amplifier features click-and-pop suppression that reduces audible transients on startup and shutdown. The amplifier includes thermal-overload and short-circuit protection.

#### **Digital Audio Interface**

The IC takes a stereo PDM input signal directly into the DAC. Data read on the rising edge of PDM\_CLK is left-channel data while data read on the falling PDM\_CLK edge is right channel (Table 1).

#### Supported PDM\_CLK Rates

<u>Table 2</u> indicates the range of PDM\_CLK rates that are supported by the IC. <u>Table 3</u> indicates the specific clock rates to use based on the baseband rate and the oversample rate of the incoming PDM signal.

#### PDM\_CLK Jitter Tolerance

The IC features a very high PDM\_CLK jitter tolerance of 0.5ns for RMS jitter below 40kHz and 12ns for wideband RMS jitter while maintaining a dynamic range greater than 98dB (Table 4).

DACEDAND CAMPLE	INPUT CLOCK RATES (MHz)					
BASEBAND SAMPLE RATE (kHz)	32x OVERSAMPLED PDM	64x OVERSAMPLED PDM	128x OVERSAMPLED PDM	256x OVERSAMPLED PDM		
8	_	_	_	2.048		
16	_	_	2.048	4.096		
32	_	2.048	4.096	_		
44.1	_	2.8224	5.6448*	_		
48	_	3.072	6.144*	_		
88.2	2.8224	5.6448*	_	_		
96	3.072	6.144*	_	_		

<sup>\*</sup>The mono left/2 + right/2 feature is not supported at PDM\_CLK rates of 5.28MHz and above.

#### **Table 4. RMS Jitter Tolerance**

FREQUENCY	RMS JITTER TOLERANCE (ns)
< 40kHz	0.5
40kHz-PDM_CLK	12

#### **PDM Timing Characteristics**

<u>Figure 2</u> shows the PDM operation of the IC. The bitdepth is one bit and each bit alternates between left-channel and right-channel data.

If the PDM generator produces data that is stuck at logichigh or logic-low, then the output of the IC is railed, forcing DC at the load. Therefore, it is recommended that the PDM generator includes protection to detect this invalid condition. If such a condition is detected, then the IC should either be put into shutdown or PDM\_CLK should be stopped.

#### **Standby Mode**

The MAX98358 automatically enters standby mode when PDM\_CLK is removed. In standby mode, the Class D speaker amplifier is turned off and the outputs go into a high-impedance state, ensuring that the unwanted current is not transferred to the load during this condition. Standby mode should not be used in place of the shutdown mode because the shutdown mode provides the lowest power consumption and the best power-on/off click-and-pop performance.

#### SD\_MODE Pin and Shutdown Operation

The IC features a low-power shutdown mode, drawing less than  $0.6\mu A$  (typ) of supply current. During shutdown, all internal blocks are turned off, including setting the output stage to a high-impedance state. Drive  $\overline{\text{SD\_MODE}}$  low to put the IC into shutdown.

The state of SD\_MODE determines the audio channel that is sent to the amplifier output (Table 5).

Drive SD\_MODE high to select the left channel of the stereo input data. Drive SD\_MODE high through a sufficiently small resistor to select the right channel of the stereo input data. Drive SD\_MODE high through a sufficiently large resistor to select monomix mode where both the left and right words of the stereo input data are summed (left/2 + right/2). The monomix (left/2 + right/2) mode is not supported for PDM\_CLK rates 5.28MHz. and above. RLARGE and RSMALL are determined by the VDDIO voltage (logic voltage from control interface) that is driving SD\_MODE according to the following two equations:

 $R_{SMALL}$  (k $\Omega$ ) = 94.0 x VDDIO - 100  $R_{IARGE}$  (k $\Omega$ ) = 222.2 x VDDIO - 100




Figure 2. PDM Digital Audio Interface Timing

## Table 5. SD\_MODE Control

SD_MOI	SELECTED CHANNEL		
High	V <sub>SD_MODE</sub> > B2 trip point	Left	
Pullup through R <sub>SMALL</sub>	B2 trip point (1.4V typ) > V <sub>SD_MODE</sub> > B1 trip point	Right	
Pullup through R <sub>LARGE</sub> *	B1 trip point (0.77V typ) > V <sub>SD_MODE</sub> > B0 trip point	(Left/2 + right/2)	
Low	B0 trip point (0.16V typ) > V <sub>SD_MODE</sub>	Shutdown	

<u>Figure 3</u> and <u>Figure 4</u> show how to connect an external resistor to <u>SD\_MODE</u> when using an open-drain driver or a pullup/down driver.

When the device is configured in left channel mode  $(\overline{SD\_MODE})$  is directly driven to logic-high by the control interface) care must be taken to avoid violating the Absolute Maximum Ratings limits for  $\overline{SD\_MODE}$ . Ensuring that  $V_{DD}$  is always greater than  $V_{DDIO}$  is one way to prevent  $\overline{SD\_MODE}$  from violating the Absolute Maximum Ratings limits. If this is not possible in the application (e.g., if  $V_{DD} < 3.0V$  and  $V_{DDIO} = 3.3V$ ), then it is necessary to add a small resistance ( $\sim 2k\Omega$ ) in series with  $\overline{SD\_MODE}$  to limit the current into the  $\overline{SD\_MODE}$  pin. This is not a concern when using the right channel or monomix modes.

#### Class D Speaker Amplifier

The filterless Class D amplifier offers much higher efficiency than Class AB amplifiers. The high efficiency of a Class D amplifier is due to the switching operation of the output stage transistors. Any power loss associated with the Class D output stage is mostly due to the I2R loss of the MOSFET on-resistance and quiescent current overhead.

#### **Ultra-Low EMI Filterless Output Stage**

Traditional Class D amplifiers require the use of external LC filters, or shielding, to meet EN55022B electromagnetic-interference (EMI) regulation standards. Maxim's active emissions-limiting edge-rate control circuitry and spread-spectrum modulation reduces EMI emissions while maintaining up to 92% efficiency.

Maxim's spread-spectrum modulation mode flattens wideband spectral components while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The ICs' spread-spectrum modulator randomly varies the switching frequency by ±20kHz around the center frequency (330kHz). Above 10MHz, the wideband spectrum looks like noise for EMI purposes (Figure 5).

#### **Speaker Current Limit**

If the output current of the speaker amplifier exceeds the current limit (2.8A typ), the IC disables the outputs for approximately 100 $\mu$ s. At the end of the 100 $\mu$ s, the outputs are re-enabled. If the fault condition still exists, the IC continues to disable and re-enable the outputs until the fault condition is removed.

#### **Gain Selection**

The IC offers five programmable gain selections through a singel gain input (GAIN). Gain is referenced to the full-scale output of the DAC, which is 2.1dBV (<u>Table 7</u>). Assuming that the desired output swing is not limited by the supply voltage rail, the IC's output level can be calculated based on the PDM input ones's density and selected amplifier gain according to the following equation:

Output signal level (dBV) = 20 x log[abs(PDM one's density(%) - 50) /25] (dBFS) + 2.1dB + selected speaker amplifier gain (dB)

where the one's density of the PDM input ranges from 75% (maximum positive magnitude) to 25% (maximum negative magnitude). 0dFBS is referenced to 0dBV.

#### **Click-and-Pop Suppression**

The IC speaker amplifier features Maxim's comprehensive click-and-pop suppression. During startup, the click-and-pop suppression circuitry reduces audible transient sources internal to the device. To achieve optimal click-and-pop reduction at startup, it is recommended that idle data be sent to the digital audio interface for the first 0.5ms of turn-on time. When entering shutdown, the differential speaker outputs simultaneously drop to GND.

Table 6. Examples of SD\_MODE Pullup Resistor Values

LOGIC VOLTAGE LEVEL (V <sub>DDIO</sub> ) (V)	R <sub>SMALL</sub> (kΩ)	R <sub>LARGE</sub> (kΩ)	
1.8	69.8	300	
3.3	210	634	

**Table 7. Gain Selection** 

GAIN	GAIN (dB)
Connect to GND through 100kΩ ±5% resistor	15
Connect to GND	12
Unconnected	9
Connect to V <sub>DD</sub>	6
Connect to V <sub>DD</sub> through 100kΩ ±5% resistor	3




Figure 3. SD\_MODE Resistor Connection Using Open-Drain Driver




Figure 4. SD\_MODE Resistor Connection Using Push-Pull Driver




Figure 5. EMI with 12in of Speaker Cable and No Output Filtering




Figure 6. Left-Channel Operation with 6dB Gain




Figure 7. Left-Channel Operation with 12dB Gain




Figure 8. Right-Channel Operation with 6dB Gain




Figure 9. Stereo Operation Using Two MAX98358s

#### **Filterless Class D Operation**

Traditional Class D amplifiers require an output filter to recover the audio signal from the amplifier's output. The filter adds cost, size, and decreases efficiency and THD+N performance. The MAX98358's filterless modulation scheme does not require an output filter. The device relies on the inherent inductance of the speaker coil and the natural filtering of both the speaker and the human ear to recover the audio component of the square-wave output.

Because the switching frequency of the IC is well beyond the bandwidth of most speakers, voice coil movement due to the switching frequency is very small. Use a speaker with a series inductance >  $10\mu H$ . Typical  $8\Omega$  speakers exhibit series inductances in the  $20\mu H$  to  $100\mu H$  range.

#### **Power-Supply Input**

 $V_{DD},$  which ranges from 2.5V to 5.5V, powers the IC, including the speaker amplifier. Bypass  $V_{DD}$  with a  $0.1\mu F$  and  $10\mu F$  capacitor to GND. Some applications might require only the  $10\mu F$  bypass capacitor, making it possible to operate with a single external component. Apply additional bulk capacitance at the IC if long input traces between  $V_{DD}$  and the power source are used.

#### Layout and Grounding

Proper layout and grounding are essential for optimum performance. Good grounding improves audio performance and prevents switching noise from coupling into the audio signal.

Use wide, low-resistance output traces. As load impedance decreases, the current drawn from the device outputs increases. At higher current, the resistance of the output traces decreases the power delivered to the load. For example, if 2W is delivered from the speaker output to a  $4\Omega$  load through  $100m\Omega$  of total speaker trace, 1.904W is being delivered to the speaker. If power is delivered through  $10m\Omega$  of total speaker trace, 1.951W is being delivered to the speaker. Wide output, supply, and ground traces also improve the power dissipation of the IC. Parasitic capacitance on the output causes higher quiescent current by  $V_{DD}$  x 330kHz x  $C_{PARASITIC}$ .

For example, at  $V_{DD}$  and a total parasitic capacitance of 100pF (50pF on each output trace), the increase in quiescent current is:  $5 \times 330kHz \times 100pF = 165\mu A$ .

The IC is inherently designed for excellent RF immunity. For best performance, add ground fills around all signal traces on top or bottom PCB planes.

#### **WLP Applications Information**

For the latest application details on WLP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note 1891: *Wafer-Level Packaging (WLP) and Its Applications*. Figure 11 shows the dimensions of the WLP balls used on the IC.




Figure 10. Monomix (Left/2 + Right/2) PDM Operation with 6dB Gain





Figure 11. MAX98358 WLP Ball Dimensions

# **Functional Diagram**



# **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE		
MAX98358EWL+T	-40°C to +85°C	9 WLP		
MAX98358ETE+	-40°C to +85°C	16 TQFN		


<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

### **Package Information**


For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
9 WLP	W91F1+1	21-0459	Refer to Application Note 1891
16 TQFN	T1633+4	<u>21-0136</u>	<u>90-0031</u>



### **Package Information (continued)**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



### Package Information (continued)

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PKG		8L 3x3		12L 3x3			16L 3x3		
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30
D	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10
Е	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10
е	0	.65 BS	C.	0	0.50 BSC.		0.50 BSC		C.
L	0.35	0.55	0.75	0.45	0.55	0.65	0.30	0.40	0.50
N		8		12			16		
ND	2				3 4				
NE		2		3 4					
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A2	0	.20 RE	F	0.20 REF 0.20 RE			F		
k	0.25	-	-	0.25	-	-	0.25	-	-

EXPOSED PAD VARIATIONS								
PKG.	D2			E2				
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PIN ID	JEDEC
TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°	WEEC
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1
T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2
T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2
T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
T1633-4C	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
T1633-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
T1633-5C	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2
T1633MK-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2

#### NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- 1 THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.
- 6 ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- & COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220 REVISION C.
- MARKING SHOWN IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 11. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 12. WARPAGE NOT TO EXCEED 0.10mm.
- 13. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND Pb FREE (+) PARTS.



-DRAWING NOT TO SCALE-

# PDM Input Class D Audio Power Amplifier

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/13	Initial release	_
1	11/13	Removed future product reference	21
2	8/14	Added THD+N TQFN typical only spec to Electrical Characteristics table	3
3	1/15	Added <i>Table of Contents</i> , updated SSM spec, replaced all typical operating characteristics, and corrected typos	5–12, 16–18

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Audio Amplifiers category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

LV47002P-E NCP2811AFCT1G NCP2890AFCT2G SSM2377ACBZ-R7 IS31AP4915A-QFLS2-TR NCP2820FCT2G TDA1591T

TDA7563AH SSM2529ACBZ-R7 MAX9890AETA+T TS2012EIJT NCP2809BMUTXG NJW1157BFC2 SSM2375CBZ-REEL7

IS31AP4996-GRLS2-TR STPA002OD-4WX NCP2823BFCT1G MAX9717DETA+T MAX9717CETA+T MAX9724AEBC+TG45

LA4450L-E IS31AP2036A-CLS2-TR TDA7563ASMTR AS3561-DWLT SSM2517CBZ-R7 MP1720DH-12-LF-P SABRE9601K

THAT1646W16-U PAM8965ZLA40-13 BD37532FV-E2 BD5638NUX-TR BD37512FS-E2 BD37543FS-E2 BD3814FV-E2

TPA3140D2PWPR TS2007EIJT IS31AP2005-DLS2-TR SSM2518CPZ-R7 AS3410-EQFP-500 FDA4100LV TS4994EIJT NCP2820FCT1G

NCP2823AFCT2G NCS2211MNTXG CPA2233CQ16-A1 OPA1604AIPWR OPA1612AQDRQ1 TDA7492 SSM2519ACBZ-R7

ZXCD1210JB16TA