

Quad, Ultra-Low-Power, 300Mbps ATE Drivers/Comparators

General Description

The MAX9972 four-channel, ultra-low-power, pin-electronics IC includes, for each channel, a three-level pin driver, a window comparator, a passive load, and force-and-sense Kelvin-switched parametric measurement unit (PMU) connections. The driver features a -2.2V to +5.2V voltage range, includes high-impedance and active-termination (3rd-level drive) modes, and is highly linear even at low voltage swings. The window comparator features 500MHz equivalent input bandwidth and programmable output voltage levels. The passive load provides pullup and pulldown voltages to the device-under-test (DUT).

Low-leakage, high-impedance, and terminate controls are operational configurations that are programmed through a 3-wire, low-voltage, CMOS-compatible serial interface. High-speed PMU switching is realized through dedicated digital control inputs.

This device is available in an 80-pin, 12mm x 12mm body, 0.50mm pitch TQFP with an exposed 6mm x 6mm die pad on the bottom of the package for efficient heat removal. The MAX9972 is specified to operate over the 0°C to +70°C commercial temperature range, and features a die temperature monitor output.

Applications

NAND Flash Testers

DRAM Probe Testers

Low-Cost Mixed-Signal/System-on-Chip (SoC) **Testers**

Active Burn-In Systems

Structural Testers

Features

- ♦ Small Footprint-Four Channels in 0.3in²
- ♦ Low-Power Dissipation: 325mW/Channel (typ)
- High Speed: 300Mbps at 3V_{P-P}
- ♦ -2.2V to +5.2V Operating Range
- ♦ Active Termination (3rd-Level Drive)
- ♦ Integrated PMU Switches
- ♦ Passive Load
- ◆ Low-Leak Mode: 20nA (max)
- ♦ Low Gain and Offset Error

Ordering Information

+Denotes a lead(Pb)-free/RoHs-compliant package. *EP = Exposed pad.

Pin Configuration appears at end of data sheet.

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

ELECTRICAL CHARACTERISTICS (continued)

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

ELECTRICAL CHARACTERISTICS (continued)

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

ELECTRICAL CHARACTERISTICS (continued)

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

ELECTRICAL CHARACTERISTICS (continued)

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

ELECTRICAL CHARACTERISTICS (continued)

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +8V, V_{SS} = -5V, V_{I} = +3V, V_{COMPH} = +1V, V_{COMPIO} = 0V, V_{IDV} = 0V, LOAD EN LOW = LOAD EN HIGH = 0.$ T_J = +75°C. All temperature coefficients measured at T_J = +50°C to +100°C, unless otherwise noted.) (Note 1)

Note 1: All minimum and maximum specifications are 100% production tested except driver dynamic output current and driver/comparator propagation delays, which are quaranteed by design. All specifications are with DUT and PMU electrically isolated, unless otherwise noted.

Nominal target value is 49.5 Ω . Contact factory for alternate trim selections within the 45 Ω to 55 Ω range. Note 2:

Note 3: Measured at 1.5V, relative to a straight line through 0 and 3V.

Note 4: Measured at end points, relative to a straight line through 0 and 3V.

Note 5: DUT_ is terminated with 50 Ω to ground, V_{DHV_} = 3V, V_{DLV_} = 0, V_{DTV_} = 1.5V, unless otherwise specified. DATA_ and RCV_ logic levels are V_{HIGH} = 2V, V_{LOW} = 1V.

Note 6: Undershoot is any reflection of the signal back towards its starting voltage after it has reached 90% of its swing. Preshoot is any aberration in the signal before it reaches 10% of its swing.

Note 7: At the minimum voltage swing, undershoot is less than 20%. DHV_ and DLV_ references are adjusted to result in the specified swing.

Note 8: At this pulse width, the output reaches at least 90% of its nominal (DC) amplitude. The pulse width is measured at DATA_.

Note 9: With the exception of offset and gain/CMRR tests, reference input values are calibrated for offset and gain.

Note 10: Relative to a straight line through 0 and 3V.

Note 11: Unless otherwise noted, all propagation delays are measured at 40MHz, $V_{DUT} = 0$ to 1V, $V_{CHV} = V_{Cl}$ $V = +0.5V$, tn = tf = 500ps, Z_S = 50Ω, driver in term mode with V_{DTV_} = +0.5V. Comparator outputs are terminated with 50Ω to GND. Measured from V_{DUT} crossing calibrated CHV_/CLV_ threshold to midpoint of nominal comparator output swing.

- Note 12: Terminated is defined as driver in drive mode and set to zero volts.
- Note 13: High impedance is defined as driver in high-impedance mode.
- **Note 14:** V_{DUT} = 200mVp-p. Propagation delay is compared to a reference time at 1.5V.

Note 15: The comparator meets all its timing specifications with the specified output conditions when the output current is less than 10mA, V_{COMPHI} > V_{COMPLO}, and V_{COMPHI} - V_{COMPLO} ≤ 1V. Higher voltage swings are valid but AC performance may degrade. The maximum comparator output swing is (COMPHI - COMPLO) \leq 1V when the output is terminated with a 50 Ω resistor to termination voltage VTERM, where COMPHI ≥ VTERM ≥ COMPLO.

- **Note 16:** LOAD EN LOW = LOAD EN HIGH = 1.
- **Note 17:** Waveform settles to within 5% of final value into load 100 $k\Omega$.
- Note 18: IPMU = ± 2 mA at VFORCE = -2.2V, +1.5V, and +5.2V. Percent variation relative to value calculated at VFORCE = +1.5V.
- Note 19: Time to return to the specified maximum leakage after a 3V, 4V/ns step at DUT_.
- Note 20: Load at end of 2ns transmission line; for stability only, AC performance may be degraded.

Note 21: The driver meets all of its timing specifications over the specified digital input voltage range.

- **Note 22:** Timing characteristics with $V_L = 3V$.
- Note 23: Specifications are simulated and characterized over the full power-supply range. Production tests are performed with power supplies at typical values.
- **Note 24:** All channels driven at $3V_{P-P}$, load = 2ns, 50 Ω transmission line terminated with 3pF.

MAX9972 Quad, Ultra-Low-Power, 300Mbps ATE
Drivers/Comparators

DRIVER SMALL-DRIVER LARGE-DRIVER LARGE-SIGNAL RESPONSE SIGNAL RESPONSE SIGNAL RESPONSE INTO 500 $V_{DLV} = 0$
 $R_L = 500\Omega$ $V_{DLV_{-}} = 0$ $V_{\text{DI V}} = 0$ $R_L = 50\Omega$ $R_L = 50\Omega$ $V_{DHV} = 500 \text{mV}$ $C_L = 0.1pF$ $V_{DHV} = 3V$ $V_{DHV} = 3V$ - 4 $V_{\text{DUT}} = 500 \text{mV/div}$ $V_{\text{DUT}} = 300 \text{mV/div}$ $V_{\text{DUT}} = 50 \text{mV/div}$ $V_{DHV_} = 200$ mV $V_{DHV} = 1V$ $V_{DHV_} = 100$ mV V_{DHV} = 1V $\,0\,$ θ $\boldsymbol{0}$ 4.5ns CABLE: $t = 2.0$ ns/div $t = 2.0$ ns/div $t = 2.0$ ns/div DRIVER 1Vp.p, 150Mbps DRIVER 1V_{P-P}, 400Mbps DRIVER 3V_{P-P}, 100Mbps **SIGNAL RESPONSE SIGNAL RESPONSE SIGNAL RESPONSE** $V_{\text{DUT}} = 100 \text{mV/div}$ $= 100$ m V div $= 250$ mV/div V_{DUT} **V**buT $V_{DLV} = 0$ $V_{DLV} = 0$ $V_{DLV_0} = 0$ $\overline{0}$ $V_{DHV} = 1V$
R_L = 50 Ω $\overline{0}$ $\overline{0}$ $V_{DHV} = 1V$
R_L = 50 Ω $V_{DHV} = 3V$
R_L = 50 Ω $t = 2ns/div$ $t = 2.5$ ns/div $t = 1$ ns/div **DRIVER DC CURRENT-LIMIT DRIVER LINEARITY ERROR DRIVER 3V TRAILING-EDGE AND OVERVOLTAGE RESPONSE vs. OUTPUT VOLTAGE** TIMING ERROR vs. PULSE WIDTH 2.5 100 50 $V_{DHV_ = 1.5V$ DUT = DTV POSITIVE PULSE $2.0\,$ 80 $V_{DLV_0} = 1.5V$
 $V_{DHV_0} = 1.5V$ $\,0\,$ 60 1.5 $\frac{33}{21}$
 $\frac{33}{21}$
 $\frac{-100}{21}$
 $\frac{-100}{21}$ -50 LINEARITY ERROR (mV) 1.0 40 $0.5\,$ 20 (\mathbb{m}) $\,0\,$ $\,0\,$ $\overline{\mathbb{P}}$ -20 -0.5 -1.0 -40 NEGATIVE PULSE -200 -60 -1.5 -250 NORMALIZED AT PW = 12.5ns. -80 -2.0 PERIOD = $25ns$, V_{DHV} = $3V$, V_{DLV} = 0 -2.5 -100 -300 $-2.5 -1.5 -0.5$ 0.5 $1.5\,$ 2.5 3.5 4.5 5.5 -6 -3 $\boldsymbol{0}$ $\mathbf{3}$ 6 $\overline{9}$ $\sqrt{3}$ $\overline{4}$ $\overline{5}$ 6 7 $8¹$ 9 10 $11 \t12$ V_{DUT} (V) $V_{DUT_{-}}(V)$ PULSE WIDTH (ns)

 13

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C,$ unless otherwise noted.)

DRIVER LINEARITY ERROR vs. OUTPUT VOLTAGE

CROSSTALK, DUT_ DRIVEN BY DHV_WITH DLV_VARIED

 $t = 2ns/div$

DRIVER LINEARITY ERROR vs. OUTPUT VOLTAGE

CROSSTALK, DUT_ DRIVEN BY

DHV_WITH DTV_VARIED

 $\overline{\mathcal{N}}$

3.5 4.5 5.5

WW

NORMALIZED AT V_{DTV} = 1.5V

 1.5 2.5

 V_{DTV} (V)

100

80

60

40

20

 $\,0\,$

 -20

 -40

 -60

 -80

 -100

 $V_{DHV} = 3V$

 V_{DLV} = 0

v

رما

 $-2.5 -1.5 -0.5 0.5$

CROSSTALK, DUT_ DRIVEN BY DLV_WITH DHV_VARIED

Maxim Integrated

Quad, Ultra-Low-Power, 300Mbps ATE Drivers/Comparators

Typical Operating Characteristics (continued)

Maxim Integrated

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C,$ unless otherwise noted.)

LOW LEAKAGE TO DRIVE 1V TRANSITION

 10μ A

DRIVE 1V TO LOW-LEAKAGE TRANSITION

vs. DUT_VOLTAGE

1.5 2.5 3.5 4.5 5.5

 V_{DUT} (V)

 $I_{\text{DUT}} = 2 \mu A/div$ $0\mu A$ $t = 100$ ns/div **LOW-LEAKAGE CURRENT Inn SUPPLY CURRENT vs.TEMPERATURE** 108 107

HIGH-IMPEDANCE LEAKAGE AT DUT vs. DUT VOLTAGE

Iss SUPPLY CURRENT vs.TEMPERATURE

Maxim Integrated

 1.8

 1.7

 1.6

 1.5

 1.4 $I_{DUT_{-}}(nA)$

 1.3

 1.2

 1.1

 1.0

 0.9 $0.8\,$

 $-2.5 -1.5 -0.5 0.5$

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

Typical Operating Characteristics (continued)

Maxim Integrated

 $(T_A = +25^{\circ}C,$ unless otherwise noted.)

**Quad, Ultra-Low-Power, 300Mbps ATE
Drivers/Comparators**

Pin Description

Quad, Ultra-Low-Power, 300Mbps ATE
Drivers/Comparators

Pin Description (continued)

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

Figure 1. Block Diagram

MAX9972 Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

Detailed Description

The MAX9972 is a four-channel, pin-electronics IC for automated test equipment that includes, for each channel, a three-level pin driver, a window comparator, a passive load, and a Kelvin instrument connection (Figure 1). All functions feature a -2.2V to +5.2V operating range and the drivers include both high-impedance and active-termination (3rd-level drive) modes. The comparators feature programmable output voltages, allowing optimization for different CMOS interface standards. The loads have selectable output resistance for optimizing DUT current loading. The Kelvin paths allow accurate connection of an instrument with ±25mA source/sink capability. Additionally, the MAX9972 offers a low-leakage mode that reduces DUT leakage current to less than 20nA.

Each of the four channels feature single-ended CMOScompatible inputs, DATA_ and RCV_, for control of the driver signal path (Figure 2). The MAX9972 modal operation is programmed through a 3-wire, low-voltage CMOS-compatible serial interface.

Output Driver

The driver input is a high-speed multiplexer that selects one of three voltage inputs: DHV_, DLV_, or DTV_. This switching is controlled by high-speed inputs DATA_ and RCV_, and mode-control bit TERM (Table 1). DATA_ and RCV_ are single-ended inputs with threshold levels equal to VL/2. Each channel's threshold levels are independently generated to minimize crosstalk.

DUT can be toggled at high speed between the buffer output and high-impedance mode, or it can be placed into low-leakage mode (Figure 2, Table 1). High-speed input RCV_ and mode-control bits TERM and LLEAK control these modes. In high-impedance mode, the bias current at DUT is less than 2uA over the -2.2V to +5.2V range, while the node maintains its ability to track high-speed signals. In low-leakage mode, the bias current at DUT_ is further reduced to less than 20nA, and signal tracking slows.

The nominal driver output resistance is 50Ω . Custom resistance values from 45Ω to 51Ω are possible; consult factory for further information.

Table 1. Driver Channel Control Signals

Figure 2. Multiplexer and Driver Channel

MAX9972 Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

Comparators The MAX9972 provides two independent high-speed comparators for each channel. Each comparator has one input connected internally to DUT_ and the other input connected to either CHV_ or CLV_ (see Figure 1). Comparator outputs are a logical result of the input conditions, as indicated in Table 2.

The comparator output voltages are easily interfaced to a wide variety of logic standards. Use buffered inputs COMPHI and COMPLO to set the high and low output voltages. For correct operation, COMPHI should be greater than or equal to COMPLO. The comparator 50Ω output impedance provides source termination (Figure 3).

Passive Load

The MAX9972 channels each feature a passive load consisting of a buffered input voltage, LDV_, connected to DUT_ through two resistive paths (Figure 1). Each path connects to DUT_ individually by a switch controlled through the serial interface. Programming options include none (load disconnected), either, or both paths connected. The loads facilitate fast open/short testing in conjunction with the comparator, and pullup of open-drain DUT_outputs.

Parametric Switches

Each of the four MAX9972 channels provides forceand-sense paths for connection of a PMU or other DC resource to the device-under-test (Figure 1). Each force-and-sense switch is independently controlled though the serial interface providing maximum application flexibility. PMU_ and DUT_ are provided on separate pins allowing designs that do not require the parametric switch feature to avoid the added capacitance of PMU_. It also allows PMU_ to connect to DUT_ either directly or with an impedance-matching network.

Low-Leakage Mode, LLEAK

Asserting LLEAK through the serial port places the MAX9972 into a very-low-leakage state (see the Electrical Characteristics table). This mode is convenient for making IDDQ and PMU measurements without the need for an output disconnect relay. LLEAK control is independent for each channel.

When DUT_ is driven with a high-speed signal while LLEAK is asserted, the leakage current momentarily increases beyond the limits specified for normal operation. The low-leakage recovery specification in the Electrical Characteristics table indicates device behavjor under this condition.

Table 2. Comparator Logic

Figure 3. Complementary 50Ω Comparator Outputs

Table 3. Passive Load Resistance Values

Temperature Monitor

Each device supplies a single temperature output signal, TEMP, that asserts a nominal 3.43V output voltage at a $+70^{\circ}$ C (343K) die temperature. The output voltage increases proportionately with temperature at a rate of 10mV/°C. The temperature sensor output impedance is 500Ω , typical.

MAX9972 Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

Serial Interface and Device Control

A CMOS-compatible serial interface controls the MAX9972 modes (Figure 4). Control data flow into a 12bit shift register (LSB first) and are latched when \overline{CS} is taken high. Data from the shift register are then loaded to the per-channel control latches as determined by bits D8-D11, and indicated in Figure 4 and Table 4.

The latches contain the six mode bits for each channel of the device. The mode bits, in conjunction with external inputs DATA_ and RCV_, manage the features of each channel. Transfer data asynchronously from the input registers to the channel registers by forcing LD low. With LD always low, data transfer on the rising edge of \overline{CS} .

Figure 4. Serial Interface

Table 4. Control Register Bit Functions

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

Figure 5. Serial-Interface Timing

Heat Removal

With adequate airflow, no external heat sinking is needed under most operating conditions. If excess heat must be dissipated through the exposed pad, solder it to circuit board copper. The exposed pad must be either left unconnected, isolated, or connected to ground.

Power Minimization

To minimize power consumption, activate only the needed channels. Each channel placed in low-leakage mode saves approximately 240mW.

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

Pin Configuration

Quad, Ultra-Low-Power, 300Mbps ATE **Drivers/Comparators**

Revision History

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

22

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Buffers & Line Drivers](https://www.x-on.com.au/category/semiconductors/integrated-circuits-ics/logic-ics/buffers-line-drivers) *category:*

Click to view products by [Maxim](https://www.x-on.com.au/manufacturer/maxim) *manufacturer:*

Other Similar products are found below :

[5962-9217601MSA](https://www.x-on.com.au/mpn/e2v/59629217601msa) [634810D](https://www.x-on.com.au/mpn/texasinstruments/634810d) [875140G](https://www.x-on.com.au/mpn/dallas/875140g) [HEF4022BP](https://www.x-on.com.au/mpn/philips/hef4022bp) [HEF4043BP](https://www.x-on.com.au/mpn/philips/hef4043bp) [NL17SG125DFT2G](https://www.x-on.com.au/mpn/onsemiconductor/nl17sg125dft2g) [NL17SZ126P5T5G](https://www.x-on.com.au/mpn/onsemiconductor/nl17sz126p5t5g) [NLU1GT126CMUTCG](https://www.x-on.com.au/mpn/onsemiconductor/nlu1gt126cmutcg) [NLU3G16AMX1TCG](https://www.x-on.com.au/mpn/onsemiconductor/nlu3g16amx1tcg) [NLV27WZ125USG](https://www.x-on.com.au/mpn/onsemiconductor/nlv27wz125usg) [MC74HCT365ADTR2G](https://www.x-on.com.au/mpn/onsemiconductor/mc74hct365adtr2g) [BCM6306KMLG](https://www.x-on.com.au/mpn/broadcom/bcm6306kmlg) [54FCT240CTDB](https://www.x-on.com.au/mpn/idt/54fct240ctdb) [Le87401NQC](https://www.x-on.com.au/mpn/microsemi/le87401nqc) [Le87402MQC](https://www.x-on.com.au/mpn/microsemi/le87402mqc) [028192B](https://www.x-on.com.au/mpn/texasinstruments/028192b) [042140C](https://www.x-on.com.au/mpn/texasinstruments/042140c) [051117G](https://www.x-on.com.au/mpn/texasinstruments/051117g) [070519XB](https://www.x-on.com.au/mpn/texasinstruments/070519xb) [065312DB](https://www.x-on.com.au/mpn/texasinstruments/065312db) [091056E](https://www.x-on.com.au/mpn/texasinstruments/091056e) [098456D](https://www.x-on.com.au/mpn/texasinstruments/098456d) [NL17SG07DFT2G](https://www.x-on.com.au/mpn/onsemiconductor/nl17sg07dft2g) [NL17SG17DFT2G](https://www.x-on.com.au/mpn/onsemiconductor/nl17sg17dft2g) [NL17SG34DFT2G](https://www.x-on.com.au/mpn/onsemiconductor/nl17sg34dft2g) [NL17SZ07P5T5G](https://www.x-on.com.au/mpn/onsemiconductor/nl17sz07p5t5g) [NL17SZ125P5T5G](https://www.x-on.com.au/mpn/onsemiconductor/nl17sz125p5t5g) [NLU1GT126AMUTCG](https://www.x-on.com.au/mpn/onsemiconductor/nlu1gt126amutcg) [NLV27WZ16DFT2G](https://www.x-on.com.au/mpn/onsemiconductor/nlv27wz16dft2g) [5962-8982101PA](https://www.x-on.com.au/mpn/e2v/59628982101pa) [5962-9052201PA](https://www.x-on.com.au/mpn/e2v/59629052201pa) [74LVC07ADR2G](https://www.x-on.com.au/mpn/onsemiconductor/74lvc07adr2g) [MC74VHC1G125DFT1G](https://www.x-on.com.au/mpn/onsemiconductor/mc74vhc1g125dft1g) [NL17SH17P5T5G](https://www.x-on.com.au/mpn/onsemiconductor/nl17sh17p5t5g) [NL17SZ125CMUTCG](https://www.x-on.com.au/mpn/onsemiconductor/nl17sz125cmutcg) [NLV17SZ07DFT2G](https://www.x-on.com.au/mpn/onsemiconductor/nlv17sz07dft2g) [NLV37WZ17USG](https://www.x-on.com.au/mpn/onsemiconductor/nlv37wz17usg) [NLVHCT244ADTR2G](https://www.x-on.com.au/mpn/onsemiconductor/nlvhct244adtr2g) [NC7WZ17FHX](https://www.x-on.com.au/mpn/onsemiconductor/nc7wz17fhx) [74HCT126T14-13](https://www.x-on.com.au/mpn/diodesincorporated/74hct126t1413) [NL17SH125P5T5G](https://www.x-on.com.au/mpn/onsemiconductor/nl17sh125p5t5g) [NLV14049UBDTR2G](https://www.x-on.com.au/mpn/onsemiconductor/nlv14049ubdtr2g) [NLV37WZ07USG](https://www.x-on.com.au/mpn/onsemiconductor/nlv37wz07usg) [74VHC541FT\(BE\)](https://www.x-on.com.au/mpn/toshiba/74vhc541ftbe) [RHFAC244K1](https://www.x-on.com.au/mpn/stmicroelectronics/rhfac244k1) [74LVC1G17FW4-7](https://www.x-on.com.au/mpn/diodeszetex/74lvc1g17fw47) [74LVC1G126FZ4-7](https://www.x-on.com.au/mpn/diodeszetex/74lvc1g126fz47) [BCM6302KMLG](https://www.x-on.com.au/mpn/broadcom/bcm6302kmlg) [74LVC1G07FZ4-7](https://www.x-on.com.au/mpn/diodeszetex/74lvc1g07fz47) [74LVC1G125FW4-7](https://www.x-on.com.au/mpn/diodeszetex/74lvc1g125fw47)