# AMAXIN +14dBm to +20dBm LO Buffers with $\pm 1 \mathrm{~dB}$ Variation 

## General Description

The MAX9989 and MAX9990 LO buffers provide the high output ( +14 dBm to +20 dBm ) necessary to drive the LO inputs of high-linearity passive mixers, while offering 40 dB reverse isolation to prevent LO pulling. The MAX9989 is internally matched for the cellular/GSM bands, and the MAX9990 is matched for the DCS/PCS/UMTS bands.
The Typical Application Circuit provides a nominal +17 dBm output power with $\pm 1 \mathrm{~dB}$ variation over supply, temperature, and input power. With two optional resistors, the output power can be precision set from +14 dBm to +20 dBm . The devices offer more than 35 dB main driver output to PLL amp output isolation. Each device is offered in a $5 \mathrm{~mm} \times 5 \mathrm{~mm} 20$-pin thin QFN package with exposed paddle.

## Applications

Cellular/GSM/DCS/PCS/UMTS Base Station
Tx/Rx LO Drives
Coherent Receivers
ISM Wireless LAN
Wireless Local Loop
Local Multipoint Distribution Service
Point-to-Point Systems
Cellular/GSM/DCS/PCS/UMTS Base Station
Tx/Rx LO Drives
Coherent Receivers
ISM Wireless LAN
Wireless Local Loop
Local Multipoint Distribution Service
Point-to-Point Systems

Features

- $\pm 1 \mathrm{~dB}$ Output Power Variation
$\bullet+14 \mathrm{dBm}$ to +20 dBm Adjustable Output Power
- 40dB Reverse Isolation
- Better Than 35dB Main Driver Output to PLL Amp Output Isolation
- Low Output Noise: -170dBc/Hz at +17dBm
-110mA Supply Current at +17dBm
- ESD Protection
- Isolated PLL Output (+3dBm)

Ordering Information

| PART | TEMP <br> RANGE | PIN- <br> PACKAGE | FREQUENCY <br> RANGE (MHz) |
| :---: | :---: | :--- | :---: |
| MAX9989ETP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Thin <br> QFN-EP* | 700 to 1100 |
| MAX9990ETP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 QFN-EP* | 1500 to 2200 |

*EP = Exposed paddle.

Typical Application Circuit/Pin Configuration appears at end of data sheet.

Typical Operating Circuit and Block Diagram


## +14dBm to +20dBm LO Buffers with $\pm 1 d B$ Variation

ABSOLUTE MAXIMUM RATINGS



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS—MAX9989
(Typical Application Circuit, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to 5.25 V , input and outputs terminated in $50 \Omega, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical specifications are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VCC |  | 4.75 | 5.00 | 5.25 | V |
| Supply Current | Icc | Low power setting (see Table 1 for resistor values) |  | 77 |  | mA |
|  |  | Nominal power setting (R2-R5 not installed) (Note 2) | 94 | 105 | 116 |  |
|  |  | High power setting (see Table 1 for resistor values) |  | 146 |  |  |

## DC ELECTRICAL CHARACTERISTICS—MAX9990

(Typical Application Circuit, $\mathrm{V}_{C C}=4.75 \mathrm{~V}$ to 5.25 V , input and outputs terminated in $50 \Omega, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical specifications are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\text {CC }}$ |  | 4.75 | 5.00 | 5.25 | V |
| Supply Current | IcC | Low power setting (see Table 1 for resistor values) |  | 87 |  | mA |
|  |  | Nominal power setting (R2-R5 not installed) (Note 2) | 98 | 111 | 122 |  |
|  |  | High power setting (see Table 1 for resistor values) |  | 154 |  |  |

## +14dBm to +20dBm LO Buffers with $\pm 1 \mathrm{~dB}$ Variation

## AC ELECTRICAL CHARACTERISTICS—MAX9989

(Typical Application Circuit, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V}, 50 \Omega$ environment, $+4 \mathrm{dBm}<\mathrm{PIN}<+10 \mathrm{dBm}, 700 \mathrm{MHz}<\mathrm{fiN}<1100 \mathrm{MHz}$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical specifications are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{PIN}=+7 \mathrm{dBm}, \mathrm{fIN}=900 \mathrm{MHz}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Frequency | f |  | 700 |  | 1100 | MHz |
| Output Power | Poutlo | Low power setting, $\mathrm{PIN}_{\mathrm{IN}}=+4 \mathrm{dBm}$ (see Table 1 for resistor values) |  | 14.3 |  | dBm |
|  |  | Nominal power setting, $\begin{aligned} & +4 \mathrm{dBm}<\mathrm{PIN}<+10 \mathrm{dBm} \\ & 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V} \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} \text { (R2-R5 not installed) } \end{aligned}$ |  | $\begin{aligned} & 17.3 \\ & \pm 0.8 \end{aligned}$ |  |  |
|  |  | High power setting, $\mathrm{PIN}=+10 \mathrm{dBm}$ (see Table 1 for resistor values) |  | 19.7 |  |  |
| Output Power (PLL Driver) | Poutple |  |  | 3.7 |  | dBm |
| Input VSWR | VSWRIN |  |  | 1.2:1 |  |  |
| Output VSWR | VSWROUT |  |  | 1.7:1 |  |  |
| Output-Noise Power Density | Pnoise | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \pm 100 \mathrm{MHz}$ offset <br> (R2-R5 not installed) |  | -152 |  | dBm/Hz |
| OUTLO to RFIN Isolation | S12 | $V_{C C}=5.0 \mathrm{~V}$, nominal power setting <br> (R2-R5 not installed) |  | 48 |  | dB |

## AC ELECTRICAL CHARACTERISTICS—MAX9990

(Typical Application Circuit, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V}, 50 \Omega$ environment, $+6 \mathrm{dBm}<\operatorname{PIN}<+12 \mathrm{dBm}, 1500 \mathrm{MHz}<\mathrm{fin}<2200 \mathrm{MHz}$, and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical specifications are for $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{PIN}=+9 \mathrm{dBm}, \mathrm{f} / \mathrm{N}=1800 \mathrm{MHz}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Frequency | f |  | 1500 |  | 2200 | MHz |
| Output Power | Poutlo | Low power setting, $\mathrm{PIN}=+6 \mathrm{dBm}$ (see Table 1 for resistor values) |  | 14.2 |  | dBm |
|  |  | Nominal power setting, $+6 \mathrm{dBm}<\mathrm{PIN}<+12 \mathrm{dBm}$ $4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$ <br> $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ (R2-R5 not installed) |  | $\begin{aligned} & 17.3 \\ & \pm 0.8 \end{aligned}$ |  |  |
|  |  | High power setting, P IN $=+12 \mathrm{dBm}$ (see Table 1 for resistor values) |  | 19.5 |  |  |
| Output Power (PLL Driver) | Poutple |  |  | 3.6 |  | dBm |
| Input VSWR | VSWRIN |  |  | 1.5:1 |  |  |
| Output VSWR | VSWRout |  |  | 1.4:1 |  |  |
| Output-Noise Power Density | PNoise | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \pm 100 \mathrm{MHz}$ offset |  | -152 |  | $\mathrm{dBm} / \mathrm{Hz}$ |
| OUTLO to RFIN Isolation | S12 | $V_{C C}=5.0 \mathrm{~V}$, nominal power setting (R2-R5 not installed) |  | 49 |  | dB |

Note 1: Devices are 100\% DC screened and AC production tested for functionality. Data sheet typical specifications are derived from the average of 30 units from a typical lot, and are tested under the conditions specified for the typical specifications.
Note 2: DC current limits at $-40^{\circ} \mathrm{C}$ are guaranteed by design and characterization.

## +14dBm to +20dBm LO Buffers with $\pm 1 d B$ Variation



## +14dBm to +20dBm LO Buffers with $\pm 1 \mathrm{~dB}$ Variation

Typical Operating Characteristics (continued)
( $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$, nominal bias, $\mathrm{fIN}=900 \mathrm{MHz}, \mathrm{PIN}=+7 \mathrm{dBm}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Shaded regions are outside the guaranteed operating range, and are provided for reference only.)


## +14dBm to +20dBm LO Buffers with $\pm 1 \mathrm{~dB}$ Variation




OUTPUT POWER AND SUPPLY CURRENT vs. TEMPERATURE
 guaranteed operating range, and are provided for reference only.)

Typical Operating Characteristics (continued)
$\left(V_{C C}=5.0 \mathrm{~V}\right.$, nominal bias, $\mathrm{f}_{\mathrm{IN}}=1800 \mathrm{MHz}, \mathrm{P}_{\mathrm{IN}}=+9 \mathrm{dBm}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Shaded regions are outside the

## MAX9990

INPUT POWER (dBm)

## OUTPUT POWER vs. INPUT POWER

 OUTLO

OUTPUT POWER vs. INPUT POWER OUTPLL




## +14dBm to +20dBm LO Buffers with $\pm 1 \mathrm{~dB}$ Variation

## Typical Operating Characteristics (continued)

$\left(V_{C C}=5.0 \mathrm{~V}\right.$, nominal bias, $\mathrm{fiN}_{\mathrm{IN}}=1800 \mathrm{MHz}, \mathrm{PIN}=+9 \mathrm{dBm}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Shaded regions are outside the guaranteed operating range, and are provided for reference only.)



PLL ISOLATION vs. FREQUENCY


OUT-TO-IN ISOLATION vs. FREQUENCY


OUTPUT NOISE POWER vs. INPUT POWER


## +14dBm to +20dBm LO Buffers with $\pm 1 \mathrm{~dB}$ Variation

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| $1,4,8,9$, <br> $13-18, ~ E P ~$ | GND | Ground. Provide 5-10 plated vias from EP to system ground plane for optimal thermal and RF <br> performance. |
| 2 | IN | Input. Internally matched $50 \Omega$ RF input. AC couple to this pin so as not to disturb input bias level. |
| 3 | VCCREF | Supply. Supply connection for on-chip voltage and current references. See Applications Information <br> for information on decoupling. |
| 5 | REF | Voltage Reference Output. Output for on-chip 1.5V bandgap voltage reference. See the <br> Applications Information section for information on decoupling. |
| 6 | BIASIN | Bias Connection for Input Buffer. Set compressed power point for input amplifier with a resistor to <br> REF or GND. For +17dBm output power, no external biasing resistors are required. See the <br> Applications Information section for more information. |
| 7 | BIASOUT | Bias Connection for LO Output Amplifier. Set compressed power point for OUTLO with a resistor to <br> REF or ground. For +17dBm output power, no external biasing resistors are required. See the <br> Applications Information section for more information. |
| 10 | OUTLO | LO Output. Internally matched 50 $\Omega$ RF output. AC couple to this pin so as not to disturb output bias <br> level. |
| 11,12 | VCC2 | Supply. Supply connection for OUTLO. <br> 19 |
| 20 | VCC1 | Supply. Supply connection for input amplifier. |
| OUTPLL | PLL Output. Output for driving optional external PLL. Requires external 100 pullup to VCC for bias. <br> For applications not requiring the PLL driver, removing R1 leaves OUTPLL unbiased, saving about <br> $12 m A ~ c u r r e n t . ~$ |  |

## Detailed Description

The MAX9989/MAX9990 LO buffers each consist of a single-input amplifier, an output amplifier, and a second buffer amplifier to drive the LO's PLL. The bias currents for the amplifiers are adjustable through off-chip resistors, allowing the output level to be precision set anywhere from +14 dBm to +20 dBm . The PLL output is preset to +3 dBm (about 900 mV p-p into $50 \Omega$ ).
Power levels are typically $\pm 1 \mathrm{~dB}$ over the full supply, input power, and temperature range. Precision power control is achieved by internal control circuitry. Maintaining tight power control keeps the system engineer from over specifying the LO drive in order to guarantee a linearity specification in the base-station mixer. More than 40 dB isolation between the LO output and the input prevents VCO pulling.
The MAX9989 is specified from 700 MHz to 1100 MHz , and the MAX9990 is specified from 1500 MHz to 2200 MHz . Both are offered in compact $5 \mathrm{~mm} \times 5 \mathrm{~mm} 20-$ pin QFN thin packages with EP.

Input Amplifier
A single low-noise input amplifier provides gain and isolation. The compressed output power for this stage is controlled by the bias setting resistors R2 or R4 (see the Typical Application Circuit). These resistors are not required for the nominal +17 dBm output; see Table 1 for bias resistor values to obtain +14 dBm to +20 dBm output power.
The input is internally matched to $50 \Omega$, and typical VSWR is no more than 2:1 over all operating conditions. Since the input is internally biased, provide a DC block at the input pin.

PLL Amplifier and Output A small amount of power is tapped off from the input amplifier's output, and fed to a high-isolation buffer to drive the PLL output at about +3 dBm . If the PLL output is not required, it can be disabled by removing R1; disabling the PLL output saves 12 mA supply current.

## +14dBm to +20dBm LO Buffers with $\pm 1 \mathrm{~dB}$ Variation

## Table 1. External Resistor Values for $\mathbf{+ 1 4 d B m}$ to +20 dBm Output Power

| NOMINAL <br> OUTPUT POWER <br> $(\mathbf{d B m})$ | $\mathbf{R 2} \mathbf{( k \Omega} \mathbf{)}$ | $\mathbf{R 4} \mathbf{( k \Omega )}$ | $\mathbf{R 3} \mathbf{( k \Omega )}$ | $\mathbf{R 5} \mathbf{( k \Omega )}$ | MAX9989 <br> INPUT DRIVE <br> $\mathbf{( d B m})$ | MAX9990 <br> INPUT DRIVE <br> (dBm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| +20 | 1.35 | Open | 2.0 | Open | $10 \pm 3$ | $12 \pm 3$ |
| +19 | 2.2 | Open | 3.0 | Open | $9 \pm 3$ | $11 \pm 3$ |
| +18 | 5.0 | Open | 6.0 | Open | $8 \pm 3$ | $10 \pm 3$ |
| +17 | Open | Open | Open | Open | $7 \pm 3$ | $9 \pm 3$ |
| +16 | Open | 1.8 | Open | 3.0 | $6 \pm 3$ | $8 \pm 3$ |
| +15 | Open | 0.9 | Open | 1.1 | $5 \pm 3$ | $7 \pm 3$ |
| +14 | Open | 0.6 | Open | 0.6 | $4 \pm 3$ | $6 \pm 3$ |

Table 2. Component Values for Typical Application Circuit

| DESIGNATION | COMPONENT VALUE |  |
| :---: | :---: | :---: |
|  | MAX9989 <br> (LOWBAND) | MAX9990 <br> (HIGHBAND) |
| C1, C2, C4, C6, C8, <br> C9, C10 | 47 pF | 22 pF |
| C3, C7, C11 | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ |
| C5 | 5 pF | 22 pF |
| R2-R5 | See Table 1 | See Table 1 |
| R1 | $100 \Omega$ | $100 \Omega$ |

## Output Amplifier

The output amplifier is similar to the input amplifier, except it is biased higher to provide more output power. For example, with an input power of +10 dBm , the MAX9989 can deliver +20 dBm . The bias is adjustable; see Table 1 for details.
The RF output is internally matched to $50 \Omega$, with a typical VSWR limit of 2:1. Provide DC-blocking capacitors at the outputs.

## Applications Information

Input and Output Matching
All input and output matching is accomplished on chip: no external matching circuitry is required. Use a DC block of about 47 pF (low band) or 22pF (high band) at the input and the outputs. Because these parts are internally broadband matched, adjusting external component values can optimize performance for a particular band.

Input Drive Level
In the case of the MAX9989, the typical required input drive level is +7 dBm for +17 dBm output, or +10 dBm for +20 dBm output. The MAX9990 uses slightly higher input levels (see Table 1). The typical VCO cannot provide sufficient drive by itself; the typical application follows the VCO with attenuation (about +3 dB ), and then with a low-noise gain block. This allows the VCO to drive the MAX9989/MAX9990 input at the required level without being load-pulled.

## Output Drive Level

The output drive of the MAX9989/MAX9990 is nominally $+17 \mathrm{dBm} \pm 1 \mathrm{~dB}$. This is the typical application, with no external bias-setting resistors at INBIAS and OUTBIAS. Output power can be set from +14 dBm to +20 dBm by using the bias-setting resistor values listed in Table 1.

Chip Information
TRANSISTOR COUNT: 89
PROCESS: BiCMOS

## +14 dBm to +20dBm LO Buffers with $\pm 1 \mathrm{~dB}$ Variation

Typical Application Circuit/Pin Configuration


# +14dBm to +20dBm LO Buffers with $\pm 1 \mathrm{~dB}$ Variation 

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## +14dBm to +20dBm LO Buffers with $\pm 1 d B$ Variation

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

| COMMON DIMENSIONS |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. | 16L 5x5 |  |  | 20L 5x5 |  |  | 28L 5x5 |  |  | 32L 5x5 |  |  |
| SYMBOL | MIN. | NOM. | max. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |
| A1 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 |
| A3 | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  |
| b | 0.25 | 0.30 | 0.35 | 0.25 | 0.30 | 0.35 | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 |
| D | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 |
| E | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 | 4.90 | 5.00 | 5.10 |
| e | 0.80 BSC. |  |  | 0.65 BSC. |  |  | 0.50 BSC . |  |  | 0.50 BSC . |  |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - |
| L | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 |
| N | 16 |  |  | 20 |  |  | 28 |  |  | 32 |  |  |
| ND | 4 |  |  | 5 |  |  | 7 |  |  | 8 |  |  |
| NE | 4 |  |  | 5 |  |  | $7$ |  |  | 8 |  |  |
| JEDEC | WHHB |  |  | WHHC |  |  | WHHD-1 |  |  | WHHD-2 |  |  |


| EXPOSED PAD VARIATIONS |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. <br> CODES | D2 |  |  | E2 |  |  |
|  | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| T1655-1 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T2055-2 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |
| T2855-1 | 3.15 | 3.25 | 3.35 | 3.15 | 3.25 | 3.35 |
| T2855-2 | 2.60 | 2.70 | 2.80 | 2.60 | 2.70 | 2.80 |
| T3255-2 | 3.00 | 3.10 | 3.20 | 3.00 | 3.10 | 3.20 |

NOTES:

1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MLLLIMETERS. ANGLES ARE IN DEGREES.
3. NII THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL\#1 IDENTIIIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD $95-1$ SPP-012. DETALLS OF TERMINAL \#1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL \#1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
C. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
5. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
6. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
7. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
8. DRAWING CONFORMS TO JEDEC MO220.
9. WARPAGE SHALL NOT EXCEED 0.10 mm .

|  |  |
| :--- | :--- | :--- | :--- |

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
© 2002 Maxim Integrated Products
Printed USA
MIXINI is a registered trademark of Maxim Integrated Products.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Wireless Misc category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
R415720000 HMC598-SX RX98-4 MABT-011000-14235P W2SW0001-SHLD HMC1110-SX HMC579-SX R417703118 MA4BN1840-1 HMC443LP4ETR HMC561LP3ETR STHVDAC-253MF3 ADL5390ACPZ-REEL7 ADA4304-2ACPZ-R2 ADA4304-2ACPZ-R7 ADA4304-3ACPZ-R2 ADA4304-4ACPZ-R2 ADA4304-4ACPZ-R7 ADA4304-3ACPZ-R7 HMC760LC4B HMC577LC4B HMC370LP4E HMC443LP4E HMC444LP4E HMC445LP4E HMC448 HMC448LC3B HMC1096LP3ETR HMC573LC3BTR HMC575LP4 HMC576 HMC576LC3BTR HMC578 HMC578LC3B HMC578-SX HMC598 HMC814 HMC814LC3B HMC814LC3BTR SML1 MADRCC0004 $\underline{\text { MADRCC0007 MAX2045ETJ }+ \text { CMX881E1 SA606DK/01,118 MAX1005CEE }+ \text { MAX9990ETP }+ \text { MADRCC0005 MADRCC0006 }}$ HMC448LC3BTR

