# CMOS, $\mu$ P-Compatible, $5 \mu \mathrm{~s} / \mathbf{1 0} \mu \mathrm{s}$, 8-Bit ADCs 


#### Abstract

General Description Maxim's MX7575/MX7576 are high-speed ( $5 \mu \mathrm{~s} / 10 \mu \mathrm{~s}$ ), microprocessor ( $\mu \mathrm{P}$ ) compatible, 8 -bit analog-to-digital converters (ADCs). The MX7575 provides an on-chip track/hold function that allows full-scale signals up to $50 \mathrm{kHz}(386 \mathrm{mV} / \mathrm{us}$ slew rate) to be acquired and digitized accurately. Both ADCs use a successive-approximation technique to achieve their fast conversions and low power dissipation. The MX7575/MX7576 operate with $\mathrm{a}+5 \mathrm{~V}$ supply and a 1.23 V external reference. They accept input voltages ranging from 0 V to $2 \mathrm{~V}_{\text {REF }}$. The MX7575/MX7576 are easily interfaced to all popular 8 -bit $\mu \mathrm{Ps}$ through standard $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ control signals. These signals control conversion start and data access. A BUSY signal indicates the beginning and end of a conversion. Since all the data outputs are latched and three-state buffered, the MX7575/MX7576 can be directly tied to a $\mu \mathrm{P}$ data bus or system I/O port. Maxim also makes the MAX165, a plug-in replacement for the MX7575 with an internal 1.23 V reference. For applications that require a differential analog input and an internal reference, the MAX166 is recommended.


## Applications

Digital Signal Processing
High-Speed Data Acquisition
Telecommunications
Audio Systems
High-Speed Servo Loops
Low-Power Data Loggers
Pin Configurations



- Fast Conversion Time: $5 \mu \mathrm{~s}$ (MX7575) 10 Ls (MX7576)
- Built-In Track/Hold Function (MX7575)
- Low Total Unadjusted Error ( $\pm 1$ LSB max)
- 50kHz Full-Power Signal Bandwidth (MX7575)
- Single +5V Supply Operation
- 8-Bit $\mu$ P Interface
- 100ns Data-Access Time
- Low Power: 15mW
- Small-Footprint Packages

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE | INL <br> (LSB) |
| :--- | :--- | :--- | :--- |
| MX7575JN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 18 Plastic DIP | $\pm 1$ |
| MX7575KN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 18 Plastic DIP | $\pm 1 / 2$ |
| MX7575JCWN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 18 Wide SO | $\pm 1$ |
| MX7575KCWN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 18 Wide SO | $\pm 1 / 2$ |
| MX7575JP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 PLCC | $\pm 1$ |
| MX7575KP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 PLCC | $\pm 1 / 2$ |
| MX7575J/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice | $\pm 1$ |
| MX7575AQ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 CERDIP** | $\pm 1$ |
| MX7575BQ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 CERDIP $*$ | $\pm 1 / 2$ |

Ordering Information continued at end of data sheet.

* Contact factory for dice specifications.
** Contact factory for availability.
Functional Diagrams



## CMOS, $\mu$ P-Compatible, $5 \mu \mathrm{~s} / \mathbf{1 0} \mu \mathrm{s}$, 8-Bit ADCs

## ABSOLUTE MAXIMUM RATINGS

VDD to AGND. $-0.3 \mathrm{~V},+7 \mathrm{~V}$
VDD to DGND ........................................................................................................ V V +7 V
AGND to DGND 0.3 V
Digital Input Voltage to DGND
(CS, RD, TP, MODE)
$-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Digital Output Voltage to DGND
(BUSY, D0-D7)
$-0.3 V, V_{D D}+0.3 V$
CLK Input Voltage to DGND ............................-0.3V, VDD +0.3 V
REF to AGND...................................................-0.3V, VDD +0.3 V
AIN to AGND.....................................................................0.3V, VDD +0.3 V
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
Plastic DIP (derate $11.11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ............... 889 mW
Wide SO (derate $9.52 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )...................... 762 mW
CERDIP (derate $10.53 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )................$~ 842 m W ~$
PLCC (derate $10.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .................... 800 mW
Operating Temperature Ranges
MX757 J/K.......................................................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
MX757 A/B ........................................................ $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

MX757 JE/KE .
MX757_S/T....................................................... $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
Lead Temperature (soldering,10sec) .............................. $+300^{\circ} \mathrm{C}$
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=+5 V ; V_{\text {REF }}=1.23 V ; A G N D=D G N D=0 V ; f C L K=4 M H z\right.$ external for MX7575; $f C L K=2 M H z$ external for MX7576; $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.)


## CMOS, $\mu$ P-Compatible, 5 $\mu \mathrm{s} / \mathbf{1 0 \mu s}$, 8-Bit ADCs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+5 V ; V_{R E F}=1.23 V ; A G N D=D G N D=0 V ; f C L K=4 M H z\right.$ external for MX7575; fCLK $=2 M H z$ external for MX7576; $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK |  |  |  |  |  |  |
| Input Low Voltage | VINL |  |  |  | 0.8 | V |
| Input High Voltage | VINH |  |  | 2.4 |  | V |
| Input Low Current | IINL | V IN $=0 \mathrm{~V}$ | MX757_J/A/K/B |  | 700 | $\mu \mathrm{A}$ |
|  |  |  | MX757_S/T |  | 800 |  |
| Input High Current | IINH | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | MX757_J/A/K/B |  | 700 | $\mu \mathrm{A}$ |
|  |  |  | MX757_S/T |  | 800 |  |
| LOGIC OUTPUTS (D0-D7, $\overline{\text { BUSY }}$ ) |  |  |  |  |  |  |
| Output Low Voltage | VOL | ISINK $=1.6 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Voltage | VOH | ISOURCE $=40 \mu \mathrm{~A}$ |  | 4.0 |  | V |

Note 1: Offset Error is measured with respect to an ideal first-code transition that occurs at 1/2LSB.
Note 2: Sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance.
Note 3: Accuracy may degrade at conversion times other than those specified.
Note 4: Power-supply current is measured when MX7575/MX7576 are inactive, i.e.:
For MX7575 $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=\overline{\overline{\mathrm{BUSY}}}=$ high;
For MX7576 $\overline{\mathrm{CS}}=\overline{\mathrm{RD}}=\overline{\mathrm{BUSY}}=\mathrm{MODE}=$ high.

## CMOS, $\mu$ P-Compatible, $5 \mu \mathrm{~s} / \mathbf{1 0} \mu \mathrm{s}$, 8-Bit ADCs

TIMING CHARACTERISTICS (Note 5)
$\left(V_{D D}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=1.23 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}\right.$. $)$

| PARAMETER | SYMBOL | CONDITIONS | $\frac{\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}}{\mathrm{ALL}}$ |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | J/K/A/B |  | S/T |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\overline{\overline{C S}}$ to $\overline{\mathrm{RD}}$ Setup Time | t1 |  | 0 |  | 0 |  | 0 |  | ns |
| $\overline{\mathrm{RD}}$ to $\overline{\mathrm{BUSY}}$ Propagation Time | t2 |  |  | 100 |  | 100 |  | 120 | ns |
| Data-Access Time after $\overline{\mathrm{RD}}$ | t3 | (Note 6) |  | 100 |  | 100 |  | 120 | ns |
| $\overline{\mathrm{RD}}$ Pulse Width | t4 |  | 100 |  | 100 |  | 120 |  | ns |
| $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ Hold Time | t5 |  | 0 |  | 0 |  | 0 |  | ns |
| Data-Access Time after BUSY | t6 | (Note 6) |  | 80 |  | 80 |  | 100 | ns |
| Data-Hold Time | $\mathrm{t}_{7}$ | (Note 7) | 10 | 80 | 10 | 80 | 10 | 100 | ns |
| $\overline{\text { BUSY }}$ to $\overline{C S}$ Delay | t8 |  | 0 |  | 0 |  | 0 |  | ns |

Note 5: Timing specifications are sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance. All input control signals are specified with $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}(10 \%$ to $90 \%$ of $+5 \mathrm{~V})$ and timed from a voltage level of 1.6 V .
Note 6: $t_{3}$ and $t_{6}$ are measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V . Note 7: $\mathrm{t}_{7}$ is defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2.

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| DIP/SO | PLCC |  |  |
| 1 | 2 | $\overline{\mathrm{CS}}$ | Chip Select Input. $\overline{\mathrm{CS}}$ must be low for the device to be selected or to recognize the $\overline{\mathrm{RD}}$ input. |
| 2 | 3 | $\overline{\mathrm{RD}}$ | Read Input. $\overline{\mathrm{RD}}$ must be low to access data. $\overline{\mathrm{RD}}$ is also used to start conversions. See the Microprocessor Interface section. |
| 3 | 4 | $\begin{gathered} \text { TP } \\ \text { (MX7575) } \end{gathered}$ | Test Point. Connect to VDD. |
|  |  | $\begin{gathered} \text { MODE } \\ \text { (MX7576) } \end{gathered}$ | Mode Input. MODE = low puts the ADC into its asynchronous conversion mode. MODE has to be tied high for the synchronous conversion mode and the ROM interface mode. |
| 4 | 5 | $\overline{\text { BUSY }}$ | $\overline{\mathrm{BUSY}}$ Output. $\overline{\mathrm{BUSY}}$ going low indicates the start of a conversion. $\overline{\mathrm{BUSY}}$ going high indicates the end of a conversion. |
| 5 | 6 | CLK | External Clock Input/Internal Oscillator Pin for frequency setting RC components. |
| 6 | 7 | D7 | Three-State Data Output, bit 7 (MSB) |
| 7, 8 | 8, 9 | D6, D5 | Three-State Data Outputs, bits 6 and 5 |
| 9 | 10 | DGND | Digital Ground |
| 10-13 | 12-15 | D4-D1 | Three-State Data Outputs, bits 4-1 |
| 14 | 16 | D0 | Three-State Data Output, bit 0 (LSB) |
| 15 | 17 | AGND | Analog Ground |
| 16 | 18 | AIN | Analog Input. 0 V to $2 \mathrm{~V}_{\text {REF }}$ input range. |
| 17 | 19 | REF | Reference Input. +1.23 V nominal. |
| 18 | 20 | VDD | Power-Supply Voltage. +5V nominal. |
| - | 1,11 | N.C. | No Connect |

## CMOS, $\mu$ P-Compatible, $5 \mu \mathrm{~s} / \mathbf{1 0 \mu s}$, 8-Bit ADCs



Figure 1. Load Circuits for Data-Access Time Test

## Detailed Description

Converter Operation
The MX7575 and MX7576 use the successive-approximation technique to convert an unknown analog input voltage to an 8 -bit digital output code (see Functional Diagrams). The MX7575 samples the input voltage on an internal capacitor once (at the beginning of the conversion), while the MX7576 samples the input signal eight times during the conversion (see MX7575 Track/Hold and MX7576 Analog Input sections). The internal DAC is initially set to half scale, and the comparator determines whether the input signal is larger than or smaller than half scale. If it is larger than half scale, the DAC MSB is kept. But if it is smaller, the MSB is dropped. At the end of each comparison phase, the SAR (successive-approximation register) stores the results of the previous decision and determines the next trial bit. This information is then loaded into the DAC after each decision. As the conversion proceeds, the analog input is approximated more closely by comparing it to the combination of the previous DAC bits and a new DAC trial bit. After eight comparison cycles, the eight bits stored in the SAR are latched into the output latches. At the end of the conversion, the $\overline{B U S Y}$ signal goes high, and the data in the output latches is ready for microprocessor ( $\mu \mathrm{P}$ ) access. Furthermore, the DAC is reset to half scale in preparation for the next conversion.

Microprocessor Interface
The $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ logic inputs are used to initiate conversions and to access data from the devices. The MX7575 and MX7576 have two common interface modes: slowmemory interface mode and ROM interface mode. In addition, the MX7576 has an asynchronous conversion mode (MODE pin = low) where continuous conversions
a) $V_{O H} T O H I G H-Z$
NOTE: $D_{-}$
REPRESENTS ANY OF THE DATA OUTPUTS

Figure 2. Load Circuits for Data-Hold Time Test
are performed. In the slow-memory interface mode, $\overline{\mathrm{CS}}$ and $\overline{R D}$ are taken low to start a conversion and they remain low until the conversion ends, at which time the conversion result is latched. This mode is designed for $\mu$ Ps that can be forced into a wait state. In the ROM interface mode, however, the $\mu \mathrm{P}$ is not forced into a wait state. A conversion is started by taking $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ low, and data from the previous conversion is read. At the end of the most recent conversion, the $\mu \mathrm{P}$ executes a read instruction and starts another conversion.
For the MX7575, TP should be hard-wired to VDD to ensure proper operation of the device. Spurious signals may occur on TP, or excessive currents may be drawn from VDD if TP is left open or tied to a voltage other than VD.

Slow-Memory Mode
Figure 3 shows the timing diagram for slow-memory interface mode. This is used with $\mu \mathrm{Ps}$ that have a waitstate capability of at least $10 \mu \mathrm{~s}$ (such as the 8085 A ), where a read instruction is extended to accommodate slow-memory devices. A conversion is started by executing a memory read to the device (taking $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ low). The BUSY signal (which is connected to the $\mu \mathrm{P}$ READY input) then goes low and forces the $\mu \mathrm{P}$ into a wait state. The MX7575 track/hold, which had been tracking the analog input signal, holds the signal on the third falling clock edge after RD goes low (Figure 12). The MX7576, however, samples the analog input eight times during a conversion (once before each comparator decision). At the end of the conversion, BUSY returns high, the output latches and buffers are updated with the new conversion result, and the $\mu \mathrm{P}$ completes the memory read by acquiring this new data.
The fast conversion time of the MX7575/MX7576 ensures that the $\mu \mathrm{P}$ is not forced into a wait state for an excessive amount of time. Faster versions of many $\mu \mathrm{Ps}$,

## CMOS, $\mu$ P-Compatible, $5 \mu \mathrm{~s} / \mathbf{1 0 \mu s}$, 8-Bit ADCs

MX7575/MX7576


Figure 3. Slow-Memory Interface Timing Diagram


Figure 4. MX7575/MX7576 to 8085A-2 Slow-Memory Interface
including the 8085A-2, test the status of the READY input immediately after the start of an instruction cycle. Therefore, if the MX7575/MX7576 are to be effective in placing the $\mu \mathrm{P}$ in a wait state, their BUSY output should go low very early in the cycle. When using the 8085A-2, the earliest possible indication of an upcoming read operation is provided by the SO status signal. Thus, SO, which is low for a read cycle, should be connected to the $\overline{\mathrm{RD}}$ input of the MX7575/MX7576. Figure 4 shows the connection diagram for the 8085A-2 to the MX7575/MX7576 in slow-memory interface mode.

ROM Interface Mode
Figure 5 shows the timing diagram for ROM interface mode. In this mode, the $\mu \mathrm{P}$ does not need to be placed in a wait state. A conversion is started with a read instruction ( $\overline{R D}$ and $\overline{C S}$ go low), and old data is accessed. The BUSY signal then goes low to indicate the start of a conversion. As before, the MX7575 track/hold acquires the signal on the third falling clock edge after $\overline{R D}$ goes low, while the MX7576 samples it eight times during a conversion. At the end of a conversion (BUSY going high), another read instruction always accesses the new data and normally starts a second conversion. However, if $\overline{\mathrm{RD}}$ and $\overline{\mathrm{CS}}$ go low within one


Figure 5. ROM Interface Timing Diagram


Figure 6. MX7575/MX7576 to 6502/6809 ROM Interface
external clock period of $\overline{\mathrm{BUSY}}$ going high, then the second conversion is not started. Furthermore, for correct operation in this mode, RD and CS should not go low before $\overline{B U S Y}$ returns high.
Figures 6 and 7 show the connection diagrams for interfacing the MX7575/MX7576 in the ROM interface mode. Figure 6 shows the connection diagram for the 6502/6809 $\mu \mathrm{Ps}$, and Figure 7 shows the connections for the Z-80.
Due to their fast interface timing, the MX7575/MX7576 will interface to the TMS32010 running at up to 18 MHz . Figure 8 shows the connection diagram for the TMS32010. In this example, the MX7575/MX7576 are mapped as a port address. A conversion is initiated by using an IN A and a PA instruction, and the conversion result is placed in the TMS32010 accumulator.

Asynchronous Conversion Mode (MX7576) Tying the MODE pin low places the MX7576 into a continuous conversion mode. The RD and $\overline{\mathrm{CS}}$ inputs are only used for reading data from the converter. Figure 9 shows the timing diagram for this mode of operation, and Figure 10 shows the connection diagram for the 8085A. In this mode, the MX7576 looks like a ROM to

# CMOS, $\mu$ P-Compatible, 5 $\mu \mathrm{s} / \mathbf{1 0 \mu s}$, 8-Bit ADCs 



Figure 7. MX7575/MX7576 to Z-80 ROM Interface


Figure 8. MX7575/MX7576 to TMS32010 ROM Interface
the $\mu \mathrm{P}$, in that data can be accessed independently of the clock. The output latches are normally updated on the rising edge of BUSY. But if $\overline{C S}$ and RD are low when BUSY goes high, the data latches are not updated until one of these inputs returns high. Additionally, the MX7576 stops converting and BUSY stays high until $\overline{\mathrm{RD}}$ or $\overline{\mathrm{CS}}$ goes high. This mode of operation allows a simple interface to the $\mu \mathrm{P}$.
Processor Interface for Signal Acquisition (MX7575) In many applications, it is necessary to sample the input signal at exactly equal intervals to minimize errors due to sampling uncertainty or jitter. In order to achieve this objective with the previously discussed interfaces, the user must match software delays or count the number of elapsed clock cycles. This becomes difficult in interrupt-driven systems where the uncertainty in interrupt servicing delays is another complicating factor.
The solution is to use a real-time clock to control the start of a conversion. This should be synchronous with


Figure 9. MX7576 Asynchronous Conversion Mode Timing Diagram


* SOMECIRCUITRY OMITTED FOR CLARITY

Figure 10. MX7576 to 8085A Asynchronous Conversion Mode Interface
the CLK input to the ADC (both should be derived from the same source), because the sampling instants occur three clock cycles after $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ go low. Therefore, the sampling instants occur at exactly equal intervals if the conversions are started at equal intervals. In this scheme, the output data is fed into a FIFO latch, which allows the $\mu \mathrm{P}$ to access data at its own rate. This guarantees that data is not read from the ADC in the middle of a conversion. If data is read from the ADC during a conversion, the conversion in progress may be disturbed, but the accessed data that belonged to the previous conversion will be correct.
The track/hold starts holding the input on the third falling edge of the clock after $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ go low. If $\overline{\mathrm{CS}}$ and RD go low within 20ns of a falling clock edge, the ADC may or may not consider this falling edge as the first of the three edges that determine the sampling instant. Therefore, the $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ should not be allowed to go low within this period when sampling accuracy is required.

# CMOS, $\mu$ P-Compatible, $5 \mu \mathrm{~s} / \mathbf{1 0} \mu \mathrm{s}$, 8-Bit ADCs 

The track/hold consists of a sampling capacitor and a switch to capture the input signal. The simplified diagram of this block is shown in Figure 11. At the beginning of the conversion, switch S1 is closed, and the input signal is tracked. The input signal is held (switch S1 opens) on the third falling edge of clock after $\overline{\mathrm{CS}}$ and RD go low (Figure 12). This allows a minimum of two clock cycles for the input capacitor to be charged to the input voltage through the switch resistance. The time required for the hold capacitor to settle to $\pm 1 / 4 \mathrm{LSB}$ is typically 7 ns . Therefore, the input signal is allowed ample time to settle before it is acquired by the track/hold. When a conversion ends, switch S1 closes, and the input signal is tracked.
The track/hold is capable of acquiring signals with slew rates of up to $386 \mathrm{mV} / \mu \mathrm{s}$ (or equivalently a 50 kHz sine wave with $2.46 \mathrm{Vp}-\mathrm{p}$ amplitude). Figure 13 shows the signal-to-noise ratio (SNR) versus input frequency for the ADC. The SNR plot is generated at a sampling rate of 200 kHz using sinusoidal inputs with a peak-to-peak amplitude of 2.46 V . The reconstructed sine wave is passed through a 50 kHz 8th-order Chebychev filter. The improvement in SNR at high frequencies is due to the filter cutoff.
The switching nature of the analog input results in transient currents that charge the input capacitance of the track/hold. Keep the driving source impedance low (below $2 \mathrm{k} \Omega$ ), so that the settling characteristics of the track/hold are not degraded. A low driving impedance also minimizes undesirable noise pickup and reduces DC errors caused by transient currents at the analog input. As with any ADC, it is important to keep external sources of noise to a minimum during a conversion. Therefore, keep the data bus as quiet as possible during a conversion, especially when the track/hold is making the transition to the hold mode.
For conversion times that are significantly longer than $5 \mu \mathrm{~s}$, the device's accuracy may degrade slightly, as shown in Figure 14. This degradation is due to the charge that is lost from the hold capacitor in the presence of small on-chip leakage currents.


Figure 11. Equivalent Input Circuit

MX7576 Analog Input
The MX7576 analog input can also be modeled with the switch and capacitor as shown in Figure 11. However, unlike the MX7575, the MX7576 samples the input voltage eight times during a conversion (once before each comparator decision). Therefore, the precautions that apply to the MX7575 also apply to the MX7576. These include minimizing the analog source impedance and reducing noise coupling from the digital circuitry during a conversion, especially near a sampling instant.

Reference Input
The high speed of this ADC can be partially attributed to the "inverted voltage output" topology of the DAC that it uses. This topology provides low offset and gain errors and fast settling times. The input current to the DAC, however, is not constant. During a conversion, as different DAC codes are tried, the DC impedance of the DAC can vary between $6 \mathrm{k} \Omega$ and $18 \mathrm{k} \Omega$. Furthermore, when the DAC codes change, small amounts of transient current are drawn from the reference input. These characteristics require a low DC and AC driving impedance for the reference circuitry to minimize conversion errors.
Figure 15 shows the reference circuitry recommended to drive the reference input of the $M X 7575 / M X 7576$.


Figure 12. MX7575 Track/Hold (Slow-Memory Interface) Timing Diagrams

## CMOS, $\mu$ P-Compatible, 5 $\mu \mathrm{s} / \mathbf{1 0 \mu s}$, 8-Bit ADCs



Figure 13. MX7575 SNR vs. Input Frequency


Figure 14. MX7575 Accuracy vs. Conversion Time


Figure 15. External Reference Circuit

The decoupling capacitors are necessary to provide a low AC source impedance.

Internal/External Clock
The MX7575/MX7576 can be run with either an externally applied clock or their internal clock. In either case, the signal appearing at the clock pin is internally divided by two to provide an internal clock signal that is relatively insensitive to the input clock duty cycle. Therefore, a single conversion takes 20 input clock cycles, which corresponds to 10 internal clock cycles.

## Internal Clock

The internal oscillator frequency is set by an external capacitor, CCLK, and an external resistor, RCLK, which are connected as shown in Figure 16a. During a conversion, a sawtooth waveform is generated on the CLK pin by charging CCLK through RCLK and discharging it through an internal switch. At the end of a conversion, the internal oscillator is shut down by clamping the CLK pin to $V_{D D}$ through an internal switch. The circuit for the internal oscillator can easily be overdriven with an external clock source.
The internal oscillator provides a convenient clock source for the MX7575. Figure 17 shows typical conversion times versus temperature for the recommended RClK and Cclk combination. Due to process variations, the oscillation frequency for this RCLK/CCLK combination may vary by as much as $\pm 50 \%$ from the nominal value shown in Figure 17. Therefore, an external clock should be used in the following situations:

1) Applications that require the conversion time to be within $50 \%$ of the minimum conversion time for the specified accuracy ( $5 \mu \mathrm{~s}$ MX7575/10 $\mu \mathrm{s}$ MX7576).
2) Applications in which time-related software constraints cannot accommodate conversion-time differences that may occur from unit to unit or over temperature for a given device.

External Clock
The CLK input of the MX7575/MX7576 may be driven directly by a 74 HC or 4000B series buffer (e g., 4049), or by an LS TTL output with a $5.6 \mathrm{k} \Omega$ pull-up resistor. At the end of a conversion, the device ignores the clock input and disables its internal clock signal. Therefore, the external clock may continue to run between conversions without being disabled. The duty cycle of the external clock may vary from $30 \%$ to $70 \%$. As discussed previously, in order to maintain accuracy, clock rates significantly lower than the data sheet limits ( 4 MHz for MX7575 and 2 MHz for MX7576) should not be used.

## CMOS, $\mu$ P-Compatible, $5 \mu \mathrm{~s} / \mathbf{1 0 \mu s}$, 8-Bit ADCs

MX7575/MX7576


Figure 16a. Unipolar Configuration

## Typical Applications

## Unipolar Operation

Figure 16a shows the analog circuit connections for unipolar operation, and Figure 16b shows the nominal transfer characteristic for unipolar operation. Since the offset and full-scale errors of the MX7575/MX7576 are very small, it is not necessary to null these errors in most cases. If calibration is required, follow the steps in the sections below.

Offset Adjust
The offset error can be adjusted by using the offset trim capability of an op amp (when it is used as a voltage follower) to drive the analog input, AIN. The op amp should have a common-mode input range that includes OV . Set its initial input to $4.8 \mathrm{mV}(1 / 2 \mathrm{LSB})$, while varying its offset until the ADC output code flickers between 00000000 and 00000001.

Full-Scale Adjustment Make the full-scale adjustment by forcing the analog input, AIN, to 2.445 V (FS - 3/2LSB). Then vary the reference input voltage until the ADC output code flickers between 11111110 and 11111111.

Bipolar Operation
Figure 18a shows an example of the circuit connection for bipolar operation, and Figure 18 b shows the nominal transfer characteristic for bipolar operation. The output code provided by the MX7575 is offset binary. The analog input range for this circuit is $\pm 2.46 \mathrm{~V}$ ( $1 \mathrm{LSB}=$ 19.22 mV ), even though the voltage appearing at AIN is in the 0 V to 2.46 V range. In most cases, the MX7575 is


Figure 16b. Nominal Transfer Characteristic for Unipolar Operation
accurate enough that calibration will not be necessary. If calibration is not needed, resistors R1-R7 should have a $0.1 \%$ tolerance, with R4 and R5 replaced by one 10k $\Omega$ resistor, and $R 2$ and $R 3$ with one $1 \mathrm{k} \Omega$ resistor. If calibration is required, follow the steps in the sections below.

Offset Adjust
Adjust the offset error by applying an analog input voltage of 2.43 V (+FS $-3 / 2 \mathrm{LSB}$ ). Then adjust resistor R5 until the output code flickers between 11111110 and 11111111.

Full-Scale Adjust
Null the full-scale error by applying an analog input voltage of -2.45 V (-FS $+1 / 2 \mathrm{LSB})$. Then adjust resistor R3 until the output code flickers between 00000000 and 00000001.


Figure 17. Typical Conversion Times vs. Temperature Using Internal Clock

## CMOS, $\mu$ P-Compatible, 5 $\mu \mathrm{s} / \mathbf{1 0 \mu s}$, 8-Bit ADCs



Figure 18a. MX7575 Bipolar Configuration

## Applications Information

## Noise

To minimize noise coupling, keep both the input signal lead to AIN and the signal return lead from AGND as short as possible. If this is not possible, a shielded cable or a twisted-pair transmission line is recommended. Additionally, potential differences between the ADC ground and the signal-source ground should be minimized, since these voltage differences appear as errors superimposed on the input signal. To minimize system noise pickup, keep the driving source resistance below $2 \mathrm{k} \Omega$.

## Proper Layout

For PC board layouts, take care to keep digital lines well separated from any analog lines. Establish a sin-gle-point, analog ground (separate from the digital system ground) near the MX7575/MX7576. This analog ground point should be connected to the digital system ground through a single-track connection only. Any supply or reference bypass capacitors, analog input filter capacitors, or input signal shielding should be returned to the analog ground point.


Figure 18b. Nominal Transfer Characteristic for Bipolar Operation

Functional Diagrams (continued)


# CMOS, $\mu$ P-Compatible, $5 \mu \mathrm{~s} / \mathbf{1 0} \mu \mathrm{s}$, 8-Bit ADCs 

MX7575/MX7576

_Ordering Information (continued)

| PART | TEMP. RANGE | PIN-PACKAGE | INL <br> (LSB) |
| :--- | :--- | :--- | :--- |
| MX7575JEWN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 Wide SO | $\pm 1$ |
| MX7575KEWN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 Wide SO | $\pm 1 / 2$ |
| MX7575JEQP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 PLCC | $\pm 1$ |
| MX7575KEQP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 PLCC | $\pm 1 / 2$ |
| MX7575SQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 18 CERDIP** | $\pm 1$ |
| MX7575TQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 18 CERDIP** | $\pm 1 / 2$ |
| MX7576JN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 18 Plastic DIP | $\pm 1$ |
| MX7576KN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 18 Plastic DIP | $\pm 1 / 2$ |
| MX7576JCWN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 18 Wide SO | $\pm 1$ |
| MX7576KCWN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 18 Wide SO | $\pm 1 / 2$ |
| MX7576JP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 PLCC | $\pm 1$ |
| MX7576KP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 PLCC | $\pm 1 / 2$ |
| MX7576J/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice | $\pm 1$ |
| MX7576AQ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 CERDIP** | $\pm 1$ |
| MX7576BQ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 CERDIP** | $\pm 1 / 2$ |
| MX7576JEWN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 Wide SO | $\pm 1$ |
| MX7576KEWN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 Wide SO | $\pm 1 / 2$ |
| MX7576JEQP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 PLCC | $\pm 1$ |
| MX7576KEQP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 PLCC | $\pm 1 / 2$ |
| MX7576SQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 18 CERDIP** | $\pm 1$ |
| MX7576TQ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 18 CERDIP** | $\pm 1 / 2$ |

* Contact factory for dice specifications.
** Contact factory for availability.
Chip Topographies

*The two AGND pads must both be used (bonded together).
TRANSISTOR COUNT: 768
SUBSTRATE CONNECTED TO VDD

MX7576


* The two AGND pads must both be used (bonded together).

TRANSISTOR COUNT: 768
SUBSTRATE CONNECTED TO VDD

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
12 $\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog to Digital Converters - ADC category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
ADC0804LCD ADC0808 MCP37211-200I/TE MAX15511TGTL+ MCP3202T-CI/MS ADE1201ACCZ ADE1202ACCZ LTC1090CN
LTC1605IG LTC2238IUH LTC1418AIG LTC1605ACG LTC1605AIG LTC2208IUP ADS1282HPW LTC1297DCN8 LTC1741CFW
MCP3422A0-E/MS MCP3426A2-E/MC MCP3426A3-E/MC MCP3427-E/MF TLC0820ACN TLC2543IN TLV2543IDW
NCD9830DBR2G ADS5231IPAG ADS7807U ADS7891IPFBT ADS8328IBPW AMC1204BDWR ADS7959QDBTRQ1
ADS7955QDBTRQ1 ADS7807UB ADS7805UB ADS1220IPWR MCP3426A0-E/MS MCP3422A0-E/MC AD9220AR MAX11212AEUB+
TLV1570CDW TLC3574IDWR TLC1542IDWR TLC0838CDWR AD7914BRUZ-REEL7 AD977ABRZ ADC12130CIWM/NOPB
MCP3426A1-EMC MCP3426A0-EMC AD7192BRUZ-REEL AD7193BRUZ-REEL

