HIGH PERFORMANCE DUART WITH 64-BYTE FIFO



GENERAL DESCRIPTION

The XR16M752/XR68M752¹ (M752) is a high performance dual universal asynchronous receiver and transmitter (UART) with 64 byte TX and RX FIFOs. The M752 operates from 1.62 to 3.63 volts. It is pin-to-pin and software compatible to the TL16C752B and SC16C752B, but with additional features such as a programmable fractional baud rate generator, automatic RS-485 half-duplex direction control, infrared mode and 8X and 4X sampling rate. The standard features include 16 selectable TX and RX FIFO trigger levels, automatic hardware (RTS/ CTS) and software (Xon/Xoff) flow control, and a complete modem interface. Onboard registers provide the user with operational status and data error flags. An internal loopback capability allows system diagnostics. Each channel is independently programmable for data rates up to 16 Mbps at 3.3V with a 4X sampling rate. The XR68M752 has an additional 16/68# pin to select between the Intel and Motorola bus interface. The M752 is available in the 48-pin TQFP, 32-pin QFN and 49-pin STBGA packages.

NOTE: 1 Covered by U.S. Patent #5,649,122


APPLICATIONS

- Portable Appliances
- Telecommunication Network Routers
- Ethernet Network Routers
- Cellular Data Devices
- Factory Automation and Process Controls

FIGURE 1. XR16M752 BLOCK DIAGRAM

FEATURES

- 1.62 to 3.6 Volt Operation
- Pin-to-pin and software compatible to TI's TL16C752B and Philips' SC16C752B in the 48-TQFP package
- Two independent UART channels
 - Data rate of up to **16 Mbps at 3.3 V**
 - Data rate of up to 12.5 Mbps at 2.5 V
 - Data rate of up to 8 Mbps at 1.8 V
 - Fractional Baud Rate Generator
 - Data sampling rates of 16X, 8X and 4X
 - Transmit and Receive FIFOs of 64 bytes
 - Programmable TX and RX FIFO Trigger Levels
 - Automatic Hardware (RTS/CTS) Flow Control
 - Automatic Software (Xon/Xoff) Flow Control
 - Halt and Resume Transmission Control
 - Automatic RS-485 Half-duplex Direction Control Output via RTS#
 - Wireless Infrared (IrDA 1.0) Encoder/Decoder
 - Automatic sleep mode
 - Full modem interface
- Crystal oscillator (up to 24MHz) or external clock (up to 64MHz) input
- 48-TQFP, 32-QFN and 49-STBGA packages




REV. 1.1.1

XR16M752/XR68M752 HIGH PERFORMANCE DUART WITH 64-BYTE FIFO












FIGURE 3. PIN OUT ASSIGNMENT - STBGA PACKAGE

А	1 Corner					
	\searrow	1 2 3 4	567			
	A	0000	000			
	В	0000	000			
	С	0000	000			
	D	0000	000			
	E	0 0 0 0	000			
	F	0000	000			
	G	0 0 0 0	000			
		Transparent	Top View			
NC	D3	D0	RIA#	CTSA#	RS485#	DTRA#
D5	D4	D1	D2	VCC	DSRA#	RESET
D6	D7	RXB	TXRDYA#	CDA#	OP2A#	DTRB#
ТХВ	RXA	TXA	TXRDYB#	RTSA#	INTA	INTB
CSB#	CSA#	OP2B#	RIB#	RXRDYA#	A0	A1
PWRSAVE	IOW#	CDB#	RXRDYB#	DSRB#	CTSB#	ENIR#
XTAL1	XTAL2	GND	IOR#	RTSB#	16/68#	A2

ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE	DEVICE STATUS
XR16M752IL32	32-pin QFN	-40°C to +85°C	Active
XR16M752IM48	48-Lead TQFP	-40°C to +85°C	Active
XR68M752IL32	32-pin QFN	-40°C to +85°C	Active
XR68M752IM48	48-Lead TQFP	-40°C to +85°C	Active
XR68M752IB49	49-pin STBGA	-40°C to +85°C	Active

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO



PIN DESCRIPTIONS

NAME	32-QFN Pin #	48-TQFP Pin #	49-STBGA Pin #	Түре	DESCRIPTION
DATA BUS I	NTERFACE				
A2 A1 A0	18 19 20	26 27 28	G7 E7 E6	I	Address data lines [2:0]. These 3 address lines select one of the internal registers in UART channel A/B during a data bus transaction.
D7 D6 D5 D4 D3 D2 D1 D0	2 1 32 31 30 29 28 27	3 2 1 48 47 46 45 44	C2 C1 B1 B2 A2 B4 B3 A3	I/O	Data bus lines [7:0] (bidirectional).
IOR# (NC)	14	19	G4	I	When 16/68# pin is HIGH, the Intel bus interface is selected and this input becomes read strobe (active low). The falling edge instigates an internal read cycle and retrieves the data byte from an internal register pointed by the address lines [A2:A0], puts the data byte on the data bus to allow the host processor to read it on the rising edge. When 16/68# pin is LOW, the Motorola bus interface is selected and this input is not used.
IOW# (R/W#)	12	15	F2	I	When 16/68# pin is HIGH, it selects Intel bus interface and this input becomes write strobe (active low). The fall- ing edge instigates the internal write cycle and the rising edge transfers the data byte on the data bus to an inter- nal register pointed by the address lines. When 16/68# pin is LOW, the Motorola bus interface is selected and this input becomes read (HIGH) and write (LOW) signal.
CSA# (CS#)	7	10	E2	I	When 16/68# pin is HIGH, this input is chip select A (active low) to enable channel A in the device. When 16/68# pin is LOW, this input becomes the chip select (active low) for the Motorola bus interface.
CSB# (A3)	8	11	E1	Ι	When 16/68# pin is HIGH, this input is chip select B (active low) to enable channel B in the device. When 16/68# pin is LOW, this input becomes address line A3 which is used for channel selection in the Motorola bus interface. Input logic 0 selects channel A and logic 1 selects channel B.



REV. 1.1.1

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

NAME	32-QFN Pin #	48-TQFP Pin #	49-STBGA Pin #	Түре	DESCRIPTION
INTA (IRQ#)	22	30	D6	0	When 16/68# pin is HIGH for Intel bus interface, this out- put becomes channel A interrupt output. The output state is defined by the user through the software setting of MCR[3]. INTA is set to the active mode and OP2A# out- put LOW when MCR[3] is set to a logic 1. INTA is set to the three state mode and OP2A# to HIGH when MCR[3] is set to a logic 0. See MCR[3]. When 16/68# pin is LOW for Motorola bus interface, this output becomes device interrupt output (active low, open drain). An external pull-up resistor is required for proper operation.
INTB (NC)	21	29	D7	0	When 16/68# pin is HIGH for Intel bus interface, this out- put becomes channel B interrupt output. The output state is defined by the user through the software setting of MCR[3]. INTB is set to the active mode and OP2A# out- put to LOW when MCR[3] is set to a logic 1. INTA is set to the three state mode and OP2A# to HIGH when MCR[3] is set to a logic 0. See MCR[3]. When 16/68# pin is LOW for Motorola bus interface, this output is not used.
TXRDYA#	-	43	C4	0	UART channel A Transmitter Ready (active low). The output provides the TX FIFO/THR status for transmit channel A. See Table 3 . If it is not used, leave it unconnected.
RXRDYA#	-	31	E5	0	UART channel A Receiver Ready (active low). This out- put provides the RX FIFO/RHR status for receive channel A. See Table 3 . If it is not used, leave it unconnected.
TXRDYB#	-	6	D4	0	UART channel B Transmitter Ready (active low). The output provides the TX FIFO/THR status for transmit channel B. See Table 4 . If it is not used, leave it unconnected.
RXRDYB#	-	18	F4	0	UART channel B Receiver Ready (active low). This out- put provides the RX FIFO/RHR status for receive channel B. See Table 3 . If it is not used, leave it unconnected.
MODEM OR	SERIAL I/O	NTERFACE			
TXA	5	7	D3	0	UART channel A Transmit Data or infrared encoder data. Standard transmit and receive interface is enabled when MCR[6] = 0. In this mode, the TX signal will be HIGH dur- ing reset or idle (no data). Infrared IrDA transmit and receive interface is enabled when MCR[6] = 1. In the Infrared mode, the inactive state (no data) for the Infrared encoder/decoder interface is LOW. If it is not used, leave it unconnected.

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO



NAME	32-QFN Pin #	48-TQFP Pin #	49-STBGA Pin #	Түре	DESCRIPTION
RXA	4	5	D2	I	UART channel A Receive Data or infrared receive data. Normal receive data input must idle HIGH. The infrared receiver pulses typically idles at LOW but can be inverted by software control prior going in to the decoder, see MCR[6]. If this pin is not used, tie it to VCC or pull it high via a 100k ohm resistor.
RTSA#	23	33	D5	0	UART channel A Request-to-Send (active low) or general purpose output. This output must be asserted prior to using auto RTS flow control, see EFR[6] and IER[6]. For auto RS485 half-duplex direction control, see DLD[6].
CTSA#	25	38	A5	I	UART channel A Clear-to-Send (active low) or general purpose input. It can be used for auto CTS flow control, see EFR[7] and IER[7]. This input should be connected to VCC or GND when not used.
DTRA#	-	34	A7	0	UART channel A Data-Terminal-Ready (active low) or general purpose output. If it is not used, leave it unconnected.
DSRA#	-	39	B6	Ι	UART channel A Data-Set-Ready (active low) or general purpose input. This input should be connected to VCC or GND when not used.
CDA#	-	40	C5	Ι	UART channel A Carrier-Detect (active low) or general purpose input. This input should be connected to VCC or GND when not used.
RIA#	-	41	A4	I	UART channel A Ring-Indicator (active low) or general purpose input. This input should be connected to VCC or GND when not used.
OP2A#	-	32	C6	0	Output Port 2 Channel A - The output state is defined by the user and through the software setting of MCR[3]. INTA is set to the active mode and OP2A# output LOW when MCR[3] is set to a logic 1. INTA is set to the three state mode and OP2A# output HIGH when MCR[3] is set to a logic 0. See MCR[3]. If INTA is used, this output should not be used as a general output else it will disturb the INTA output functionality.
ТХВ	6	8	D1	0	UART channel B Transmit Data or infrared encoder data. Standard transmit and receive interface is enabled when MCR[6] = 0. In this mode, the TX signal will be HIGH dur- ing reset or idle (no data). Infrared IrDA transmit and receive interface is enabled when MCR[6] = 1. In the Infrared mode, the inactive state (no data) for the Infrared encoder/decoder interface is LOW. If it is not used, leave it unconnected.
RXB	3	4	C3	I	UART channel B Receive Data or infrared receive data. Normal receive data input must idle HIGH. The infrared receiver pulses typically idles at logic 0 but can be inverted by software control prior going in to the decoder, see MCR[6]. If this pin is not used, tie it to VCC or pull it high via a 100k ohm resistor.



REV. 1.1.1

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

Nаме	32-QFN Pin #	48-TQFP Pin #	49-STBGA Pin #	Түре	DESCRIPTION
RTSB#	15	22	G5	0	UART channel B Request-to-Send (active low) or general purpose output. This port must be asserted prior to using auto RTS flow control, see EFR[6] and IER[6]. For auto RS485 half-duplex direction control, see DLD[6].
CTSB#	16	23	F6	I	UART channel B Clear-to-Send (active low) or general purpose input. It can be used for auto CTS flow control, see EFR[7] and IER[7]. This input should be connected to VCC or GND when not used.
DTRB#	-	35	C7	0	UART channel B Data-Terminal-Ready (active low) or general purpose output. If it is not used, leave it unconnected.
DSRB#	-	20	F5	I	UART channel B Data-Set-Ready (active low) or general purpose input. This input should be connected to VCC or GND when not used.
CDB#	-	16	F3	I	UART channel B Carrier-Detect (active low) or general purpose input. This input should be connected to VCC or GND when not used.
RIB#	-	21	E4	Ι	UART channel B Ring-Indicator (active low) or general purpose input. This input should be connected to VCC or GND when not used.
OP2B#	-	9	E3	0	Output Port 2 Channel B - The output state is defined by the user and through the software setting of MCR[3]. INTB is set to the active mode and OP2B# output LOW when MCR[3] is set to a logic 1. INTB is set to the three state mode and OP2B# output HIGH when MCR[3] is set to a logic 0. See MCR[3]. If INTB is used, this output should not be used as a general output else it will disturb the INTB output functionality.
ANCILLARY	SIGNALS				
XTAL1	10	13	G1	Ι	Crystal or external clock input.
XTAL2	11	14	G2	0	Crystal or buffered clock output.
PwrSave	-	-	F1	I	PowerSave (active high, internal pull-down resistor). This feature isolates the 752's data bus interface from the host preventing other bus activities that cause higher power drain during sleep mode. See Sleep Mode with Auto Wake-up and PowerSave Feature section for details.
16/68#	17	24	G6	Ι	Intel or Motorola Bus Select (internal pull-up resistor). This pin is not available for the XR16M752. This pin is available for the XR68M752 only. When 16/68# pin is HIGH, 16 or Intel Mode, the device will operate in the Intel bus type of interface. When 16/68# pin is LOW, 68 or Motorola mode, the device will operate in the Motorola bus type of interface.

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO



Pin Description

NAME	32-QFN Pin #	48-TQFP Pin #	49-STBGA Pin #	Түре	DESCRIPTION
RESET (RESET#)	24	36	B7	I	When 16/68# pin is HIGH for Intel bus interface, this input becomes RESET (active high). When 16/68# pin is LOW for Motorola bus interface, this input becomes RESET# (active low). A 40 ns minimum active pulse on this pin will reset the internal registers and all outputs of channel A and B. The UART transmitter output will be held HIGH, the receiver input will be ignored and outputs are reset during reset period (see Table 16).
EN485#	-	-	A6	I	Auto RS-485 half-duplex direction output enable for channel A and B (active low, internal pull-up resistor). Connect this pin to VCC or leave unconnected for normal RTS# A/B function. Connect to GND for auto RS-485 half-duplex direction output via the RTS# A/B pins. The Auto RS-485 half-duplex direction output control feature can be disabled via DLD[6] after power-up. SEE "AUTO RS485 HALF-DUPLEX CONTROL" ON PAGE 18.
ENIR#	_	-	F7	Ι	IR mode enable for channel A and B (active low, internal pull-up resistor). Connect this pin to VCC or leave unconnected for normal TX and RX. Connect to GND for both channel A and B to power up in the IR mode. The IR mode can be disabled via DLD[7] after power-up. SEE "INFRARED MODE" ON PAGE 20.
VCC	26	42	B5	Pwr	1.62V to 3.63V power supply.
GND	13	17	G3	Pwr	Power supply common, ground.
GND	Center Pad	-	-	Pwr	The center pad on the backside of the QFN package is metallic and should be connected to GND on the PCB. The thermal pad size on the PCB should be the approxi- mate size of this center pad and should be solder mask defined. The solder mask opening should be at least 0.0025" inwards from the edge of the PCB thermal pad.
NC	9	12, 25, 37	A1		No Connection.

Pin type: I=Input, O=Output, I/O= Input/output, OD=Output Open Drain.



REV. 1.1.1

XR16M752/XR68M752 HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

1.0 PRODUCT DESCRIPTION

The XR16M752/XR68M752 (M752) integrates the functions of 2 enhanced 16C550 Universal Asynchronous Receiver and Transmitter (UART). Each UART is independently controlled having its own set of device configuration registers. The configuration registers set is 16550 UART compatible for control, status and data transfer. Additionally, each UART channel has 64-bytes of transmit and receive FIFOs, automatic RTS/CTS hardware flow control, automatic Xon/Xoff and special character software flow control, programmable transmit and receive FIFO trigger levels, infrared encoder and decoder (IrDA ver 1.0), programmable fractional baud rate generator with a prescaler of divide by 1 or 4, and data rate up to 16 Mbps with 4X sampling clock rate. The XR16M752 is a 1.62V to 3.63V device. The M752 is fabricated with an advanced CMOS process.

Enhanced Features

The M752 DUART provides a solution that supports 64 bytes of transmit and receive FIFO memory, instead of 16 bytes in the industry standard 16C550. The M752 is designed to work with low supply voltage and high performance data communication systems, that require fast data processing time. Increased performance is realized in the M752 by the larger transmit and receive FIFOs, FIFO trigger level control and automatic flow control mechanism. This allows the external processor to handle more networking tasks within a given time. For example, the 16C550 with a 16 byte FIFO, unloads 16 bytes of receive data in 1.53 ms (This example uses a character length of 11 bits, including start/stop bits at 115.2 Kbps). This means the external CPU will have to service the receive FIFO at 1.53 ms intervals. However with the 64 byte FIFO in the M752, the data buffer will not require unloading/loading for 6.1 ms. This increases the service interval giving the external CPU additional time for other applications and reducing the overall UART interrupt servicing time. In addition, the programmable FIFO level trigger interrupt and automatic hardware/software flow control is uniquely provided for maximum data throughput performance especially when operating in a multi-channel system. The combination of the above greatly reduces the CPU's bandwidth requirement, increases performance, and reduces power consumption.

The M752 supports a half-duplex output direction control signaling pin, RTS# A/B, to enable and disable the external RS-485 transceiver operation. It automatically switches the logic state of the output pin to the receive state after the last stop-bit of the last character has been shifted out of the transmitter. After receiving, the logic state of the output pin switches back to the transmit state when a data byte is loaded in the transmitter. The auto RS-485 direction control pin is not activated after reset. To activate the direction control function, user has to set DLD Bit-6 to "1". This pin is HIGH for receive state and LOW for transmit state.

Data Rate

The M752 is capable of operation up to 16 Mbps at 3.3V with 4X internal sampling clock rate, 8 Mbps at 3.3V with 8X sampling clock rate, and 4 Mbps at 3.3V with 16X internal sampling clock rate. The device can operate with an external 24 MHz crystal on pins XTAL1 and XTAL2, or external clock source of up to 64 MHz on XTAL1 pin. With a typical crystal of 14.7456 MHz and through a software option, the user can set the prescaler bit for data rates of up to 3.68 Mbps.

The rich feature set of the M752 is available through the internal registers. Automatic hardware/software flow control, programmable transmit and receive FIFO trigger levels, programmable TX and RX baud rates, infrared encoder/decoder interface, modem interface controls, and a sleep mode are all standard features.


Following a power on reset or an external reset, the M752 is software compatible with previous generation of UARTs, 16C450, 16C550 and 16C2550.




2.0 FUNCTIONAL DESCRIPTIONS

2.1 CPU Interface

The CPU interface is 8 data bits wide with 3 address lines and control signals to execute data bus read and write transactions. The XR16M752 data interface supports the Intel compatible types of CPUs while the XR68M752 supports both the Intel and Motorola compatible data interfaces. No clock (oscillator nor external clock) is required to operate a data bus transaction. Each bus cycle is asynchronous using CS#, IOR# and IOW# signals. Both UART channels share the same data bus for host operations. The data bus interconnections are shown in Figure 4.







REV. 1.1.1

2.2 Device Reset

The RESET input resets the internal registers and the serial interface outputs in both channels to their default state (see Table 16). An active high pulse of longer than 40 ns duration will be required to activate the reset function in the device.

2.3 Channel A and B Selection

The UART provides the user with the capability to bi-directionally transfer information between an external CPU and an external serial communication device. During Intel Bus Mode (16/68# pin connected to VCC), a logic 0 on chip select pins, CSA# or CSB#, allows the user to select UART channel A or B to configure, send transmit data and/or unload receive data to/from the UART. Selecting both UARTs can be useful during power up initialization to write to the same internal registers, but do not attempt to read from both UARTs simultaneously. Individual channel select functions are shown in Table 1.

CSA#	CSB#	FUNCTION
1	1	UART de-selected
0	1	Channel A selected
1	0	Channel B selected
0	0	Channel A and B selected

TABLE 1: CHANNEL A AND B SELECT IN 16 MODE

During Motorola Bus Mode (16/68# pin connected to GND), the package interface pins are configured for connection with Motorola, and other popular microprocessor bus types. In this mode the M752 decodes an additional address, A3, to select one of the UART ports. The A3 address decode function is used only when in the Motorola Bus Mode. See Table 2.

CS#	A3	FUNCTION
1	N/A	UART de-selected
0	0	Channel A selected
0	1	Channel B selected

TABLE 2: CHANNEL A AND B SELECT IN 68 MODE

2.4 Channel A and B Internal Registers

Each UART channel in the M752 has a set of enhanced registers for control, monitoring and data loading and unloading. The configuration register set is compatible to those already available in the standard single 16C550 and dual ST16C2550. These registers function as data holding registers (THR/RHR), interrupt status and control registers (ISR/IER), a FIFO control register (FCR), receive line status and control registers (LSR/ LCR), modem status and control registers (MSR/MCR), programmable data rate (clock) divisor registers (DLL/ DLM/DLD), and a user accessible Scratchpad Register (SPR).

Beyond the general 16C550 features and capabilities, the M752 offers enhanced feature registers (EFR, Xon/ Xoff 1, Xon/Xoff 2, TCR, TLR and DLD) that provide automatic RTS and CTS hardware flow control, Xon/Xoff software flow control, automatic RS-485 half-duplex direction output enable/disable, and programmable FIFO trigger level control. All the register functions are discussed in full detail later in "Section 3.0, UART Internal Registers" on page 24.



2.5 DMA Mode

The device does not support direct memory access. The DMA Mode (a legacy term) in this document doesn't mean "direct memory access" but refers to data block transfer operation. The DMA mode affects the state of the RXRDY# A/B and TXRDY# A/B output pins. The transmit and receive FIFO trigger levels provide additional flexibility to the user for block mode operation. The LSR bits 5-6 provide an indication when the transmitter is empty or has an empty location(s) for more data. The user can optionally operate the transmit and receive FIFO in the DMA mode (FCR bit-3=1). When the transmit and receive FIFO are enabled and the DMA mode is disabled (FCR bit-3 = 0), the M752 is placed in single-character mode for data transmit or receive operation. When DMA mode is enabled (FCR bit-3 = 1), the user takes advantage of block mode operation by loading or unloading the FIFO in a block sequence determined by the programmed trigger level. In this mode, the M752 sets the TXRDY# pin when the transmit FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes full, and sets

Pins	FCR BIT-0=0 (FIFO DISABLED)	FCR BIT-0=1 (FIFO ENABLED)				
		FCR Bit-3 = 0 (DMA Mode Disabled)	FCR Bit-3 = 1 (DMA Mode Enabled)			
RXRDY# A/B	LOW = 1 byte. HIGH = no data.	LOW = at least 1 byte in FIFO. HIGH = FIFO empty.	HIGH to LOW transition when FIFO reaches the trigger level, or time-out occurs. LOW to HIGH transition when FIFO empties or LSR[7] = 1.			
TXRDY# A/B		LOW = FIFO empty. HIGH = at least 1 byte in FIFO.	LOW = FIFO is below the trigger level. HIGH = FIFO is full.			

TABLE 3: TXRDY# AND RXRDY# OUTPUTS IN FIFO AND DMA MODE

2.6 INTA and INTB Outputs

The INTA and INTB interrupt output changes according to the operating mode and enhanced features setup. Table 4 and 5 summarize the operating behavior for the transmitter and receiver. Also see Figures 20 through 25.

	Auto RS485 Mode	FCR BIT-0 = 0 (FIFO DISABLED)	FCR BIT-0 = 1 (FIFO ENABLED)
INTA/B Pin	NO	LOW = a byte in THR HIGH = THR empty	LOW = FIFO above trigger level HIGH = FIFO below trigger level or FIFO empty
INTA/B Pin	YES	LOW = a byte in THR HIGH = transmitter empty	LOW = FIFO above trigger level HIGH = FIFO below trigger level or transmitter empty

TABLE 4: INTA AND INTB PINS OPERATION FOR TRANSMITTER

TABLE 5: INTA AND INT	B PIN OPERATION FOR RECEIVER
-----------------------	------------------------------

	FCR BIT-0 = 0 (FIFO DISABLED)	FCR BIT-0 = 1 (FIFO ENABLED)			
INTA/B Pin		LOW = FIFO below trigger level HIGH = FIFO above trigger level			




REV. 1.1.1

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

2.7 Crystal Oscillator or External Clock Input

The M752 includes an on-chip oscillator (XTAL1 and XTAL2) to produce a clock for both UART sections in the device. The CPU data bus does not require this clock for bus operation. The crystal oscillator provides a system clock to the Baud Rate Generators (BRG) section found in each of the UART. XTAL1 is the input to the oscillator or external clock buffer input with XTAL2 pin being the output. Please note that the input XTAL1 is not 5V tolerant and so the maximum at the pin should be VCC. For programming details, see ""Section 2.8, Programmable Baud Rate Generator with Fractional Divisor" on page 13."





The on-chip oscillator is designed to use an industry standard microprocessor crystal (parallel resonant, fundamental frequency with 10-22 pF capacitance load, ESR of 20-120 ohms and 100 ppm frequency tolerance) connected externally between the XTAL1 and XTAL2 pins (see Figure 5). The programmable Baud Rate Generator is capable of operating with a crystal oscillator frequency of up to 24 MHz. However, with an external clock input on XTAL1 pin, it can extend its operation up to 64 MHz (16 Mbps serial data rate) at 3.3V with an 4X sampling rate. For further reading on the oscillator circuit please see the Application Note DAN108 on the EXAR web site at http://www.exar.com.

2.8 Programmable Baud Rate Generator with Fractional Divisor

Each UART has its own Baud Rate Generator (BRG) with a prescaler for the transmitter and receiver. The prescaler is controlled by a software bit in the MCR register. The MCR register bit-7 sets the prescaler to divide the input crystal or external clock by 1 or 4. The output of the prescaler clocks to the BRG. The BRG further divides this clock by a programmable divisor between 1 and $(2^{16} - 0.0625)$ in increments of 0.0625 (1/16) to obtain a 16X, 8X or 4X sampling clock of the serial data rate. The sampling clock is used by the transmitter for data bit shifting and receiver for data sampling. The BRG divisor (DLL, DLM and DLD registers) defaults to the value of '1' (DLL = 0x01, DLM = 0x00 and DLD = 0x00) upon reset. Therefore, the BRG must be programmed during initialization to the operating data rate. The DLL and DLM registers provide the integer part of the divisor and the DLD register provides the fractional part of the divisior. The four lower bits of the DLD are used to select a value from 0 (for setting 0000) to 0.9375 or 15/16 (for setting 1111). Programming the Baud Rate Generator Registers DLL, DLM and DLD provides the capability for selecting the operating data rate. Table 6 shows the standard data rates available with a 24MHz crystal or external clock at 16X clock rate. If the pre-scaler is used (MCR bit-7 = 1), the output data rate will be 4 times less than that shown in Table 6. At 8X sampling rate, these data rates would quadruple. Also, when using 8X sampling mode, the bit time will have a jitter of $\pm 1/16$ whenever the DLD is non-zero and is an odd number.



HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

When using 4X sampling mode, the bit time will have a jitter of \pm 1/8 whenever DLD is non-zero, odd and not a multiple of 4. When using a non-standard data rate crystal or external clock, the divisor value can be calculated with the following equation(s):

```
Required Divisor (decimal)=(XTAL1 clock frequency / prescaler) /(serial data rate x 16), with 16X mode, DLD[5:4]='00'
Required Divisor (decimal)= (XTAL1 clock frequency / prescaler / (serial data rate x 8), with 8X mode, DLD[5:4] = '01'
Required Divisor (decimal)= (XTAL1 clock frequency / prescaler / (serial data rate x 4), with 4X mode, DLD[5:4] = '10'
```

The closest divisor that is obtainable in the M752 can be calculated using the following formula:


ROUND((Required Divisor - TRUNC(Required Divisor))*16)/16 + TRUNC(Required Divisor), where DLM = TRUNC(Required Divisor) >> 8 DLL = TRUNC(Required Divisor) & 0xFF DLD = ROUND((Required Divisor-TRUNC(Required Divisor))*16)

In the formulas above, please note that:

TRUNC (N) = Integer Part of N. For example, TRUNC (5.6) = 5.

ROUND (N) = N rounded towards the closest integer. For example, ROUND (7.3) = 7 and ROUND (9.9) = 10. A >> B indicates right shifting the value 'A' by 'B' number of bits. For example, 0x78A3 >> 8 = 0x0078.










TABLE 6: TYPICAL DATA RATES WITH A 24 MHZ CRYSTAL OR EXTERNAL CLOCK AT 16X SAMPLING

Required Output Data Rate	Divisor For 16x Clock (Decimal)	Divisor Obtainable in M752	DLM PROGRAM VALUE (HEX)	DLL PROGRAM VALUE (HEX)	DLD PROGRAM VALUE (HEX)	Data Error Rate (%)
400	3750	3750	E	A6	0	0
2400	625	625	2	71	0	0
4800	312.5	312 8/16	1	38	8	0
9600	156.25	156 4/16	0	9C	4	0
10000	150	150	0	96	0	0
19200	78.125	78 2/16	0	4E	2	0
25000	60	60	0	3C	0	0
28800	52.0833	52 1/16	0	34	1	0.04
38400	39.0625	39 1/16	0	27	1	0
50000	30	30	0	1E	0	0
57600	26.0417	26 1/16	0	1A	1	0.08
75000	20	20	0	14	0	0
100000	15	15	0	F	0	0
115200	13.0208	13	0	D	0	0.16
153600	9.7656	9 12/16	0	9	С	0.16
200000	7.5	7 8/16	0	7	8	0
225000	6.6667	6 11/16	0	6	В	0.31
230400	6.5104	6 8/16	0	6	8	0.16
250000	6	6	0	6	0	0
300000	5	5	0	5	0	0
400000	3.75	3 12/16	0	3	С	0
460800	3.2552	3 4/16	0	3	4	0.16
500000	3	3	0	3	0	0
750000	2	2	0	2	0	0
921600	1.6276	1 10/16	0	1	A	0.16
1000000	1.5	1 8/16	0	1	8	0

2.9 Transmitter

The transmitter section comprises of an 8-bit Transmit Shift Register (TSR) and 64 bytes of FIFO which includes a byte-wide Transmit Holding Register (THR). TSR shifts out every data bit with the 16X/8X/4X internal clock. A bit time is 16 (8 if 8X or 4 if 4X) clock periods (see DLD[5:4]). The transmitter sends the startbit followed by the number of data bits, inserts the proper parity-bit if enabled, and adds the stop-bit(s). The status of the FIFO and TSR are reported in the Line Status Register (LSR[6:5]).



REV. 1.1.1

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO


2.9.1 Transmit Holding Register (THR) - Write Only

The transmit holding register is an 8-bit register providing a data interface to the host processor. The host writes transmit data byte to the THR to be converted into a serial data stream including start-bit, data bits, parity-bit and stop-bit(s). The least-significant-bit (Bit-0) becomes first data bit to go out. The THR is the input register to the transmit FIFO of 64 bytes when FIFO operation is enabled by FCR bit-0. Every time a write operation is made to the THR, the FIFO data pointer is automatically bumped to the next sequential data location.

2.9.2 Transmitter Operation in non-FIFO Mode

The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.






2.9.3 Transmitter Operation in FIFO Mode

The host may fill the transmit FIFO with up to 64 bytes of transmit data. The THR empty flag (LSR bit-5) is set whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the amount of data in the FIFO falls below its programmed trigger level. The transmit empty interrupt is enabled by IER bit-1. The TSR flag (LSR bit-6) is set when TSR/FIFO becomes empty.

FIGURE 8. TRANSMITTER OPERATION IN FIFO AND FLOW CONTROL MODE





XR16M752/XR68M752 HIGH PERFORMANCE DUART WITH 64-BYTE FIFO


2.10 Receiver


The receiver section contains an 8-bit Receive Shift Register (RSR) and 64 bytes of FIFO which includes a byte-wide Receive Holding Register (RHR). The RSR uses the 16X/8X/4X clock (DLD [5:4]) for timing. It verifies and validates every bit on the incoming character in the middle of each data bit. On the falling edge of a start or false start bit, an internal receiver counter starts counting at the 16X/8X/4X clock rate. After 8 clocks (or 4 if 8X or 2 if 4X) the start bit period should be at the center of the start bit. At this time the start bit is sampled and if it is still a logic 0 it is validated. Evaluating the start bit in this manner prevents the receiver from assembling a false character. The rest of the data bits and stop bits are sampled and validated in this same manner to prevent false framing. If there were any error(s), they are reported in the LSR register bits 2-4. Upon unloading the receive data byte from RHR, the receive FIFO pointer is bumped and the error tags are immediately updated to reflect the status of the data byte in RHR register. RHR can generate a receive data ready interrupt upon receiving a character or delay until it reaches the FIFO trigger level. Furthermore, data delivery to the host is guaranteed by a receive data ready time-out interrupt when data is not received for 4 word lengths as defined by LCR[1:0] plus 12 bits time. This is equivalent to 3.7-4.6 character times. The RHR interrupt is enabled by IER bit-0.

2.10.1 Receive Holding Register (RHR) - Read-Only

The Receive Holding Register is an 8-bit register that holds a receive data byte from the Receive Shift Register. It provides the receive data interface to the host processor. The RHR register is part of the receive FIFO of 64 bytes by 11-bits wide, the 3 extra bits are for the 3 error tags to be reported in LSR register. When the FIFO is enabled by FCR bit-0, the RHR contains the first data character received by the FIFO. After the RHR is read, the next character byte is loaded into the RHR and the errors associated with the current data byte are immediately updated in the LSR bits 2-4.







REV. 1.1.1

FIGURE 10. RECEIVER OPERATION IN FIFO AND AUTO RTS FLOW CONTROL MODE

2.11 Auto RTS (Hardware) Flow Control

Automatic RTS hardware flow control is used to prevent data overrun to the local receiver FIFO. The RTS# output is used to request remote unit to suspend/resume data transmission. The auto RTS flow control features is enabled to fit specific application requirement (see Figure 11):

- Enable auto RTS flow control using EFR bit-6.
- The auto RTS function must be started by asserting RTS# output pin (MCR bit-1 to logic 1 after it is enabled).

If using the Auto RTS interrupt:

• Enable RTS interrupt through IER bit-6 (after setting EFR bit-4). The UART issues an interrupt when the RTS# pin makes a transition from low to high: ISR bit-5 will be set to logic 1.

2.12 Auto RTS Halt and Resume

The RTS# pin will not be forced HIGH (RTS off) until the receive FIFO reaches the Halt Level (TCR[3:0]). The RTS# pin will return LOW after the RX FIFO is unloaded to the Resume Level (TCR[7:4]). Under these conditions, the M752 will continue to accept data if the remote UART continues to transmit data. It is the responsibility of the user to ensure that the Halt Level is greater than the Resume Level. If interrupts are used, it is recommended that Halt Level > RX Trigger Level > Resume Level. The Auto RTS function is initiated when the RTS# output pin is asserted LOW (RTS On).

2.13 Auto RS485 Half-duplex Control

The auto RS485 half-duplex direction control changes the behavior of the transmitter when enabled by DLD bit-6. When idle, the auto RS485 half-duplex direction control signal (RTS#) is LOW for receive mode. When data is loaded into the THR for transmission, the RTS# output is automatically asserted HIGH prior to sending the data. After the last stop bit of the last character that has been transmitted, the RTS# signal is automatically de-asserted. This helps in turning around the transceiver to receive the remote station's response. When the host is ready to transmit next polling data packet, it only has to load data bytes to the transmit FIFO. The transmitter automatically re-asserts RTS# (HIGH) output prior to sending the data. In addition to changing the behavior of the RTS# output, this feature also changes the behavior of the transmit empty interrupt (see **Table 4**). In the 49-pin STBGA package, this feature can be enabled by Connecting the EN485# pin to GND. If this feature is enabled by the EN485# pin, it can be disabled by DLD bit-6 after power-up.



REV. 1.1.1

2.14 Auto CTS Flow Control


Automatic CTS flow control is used to prevent data overrun to the remote receiver FIFO. The CTS# input is monitored to suspend/restart the local transmitter. The auto CTS flow control feature is selected to fit specific application requirement (see Figure 11):

• Enable auto CTS flow control using EFR bit-7.

If using the Auto CTS interrupt:

• Enable CTS interrupt through IER bit-7 (after setting EFR bit-4). The UART issues an interrupt when the CTS# pin is de-asserted (HIGH): ISR bit-5 will be set to 1, and UART will suspend transmission as soon as the stop bit of the character in process is shifted out. Transmission is resumed after the CTS# input is re-asserted (LOW), indicating more data may be sent.





next receive FIFO trigger (12). This same event applies to the reverse direction when UARTA sends data to UARTB with RTSB# and CTSA# controlling the data flow.

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO



2.15 Auto Xon/Xoff (Software) Flow Control

When software flow control is enabled (See Table 15), the M752 compares one or two sequential receive data characters with the programmed Xon or Xoff-1,2 character value(s). If receive character(s) (RX) match the programmed values, the M752 will halt transmission (TX) as soon as the current character has completed transmission. When a match occurs, the Xoff (if enabled via IER bit-5) flag will be set and the interrupt output pin will be activated. Following a suspension due to a match of the Xoff character, the M752 will monitor the receive data stream for a match to the Xon-1,2 character. If a match is found, the M752 will resume operation and clear the flags (ISR bit-4).

Reset initially sets the contents of the Xon/Xoff 8-bit flow control registers to 0x00. Following reset the user can write any Xon/Xoff value desired for software flow control. Different conditions can be set to detect Xon/Xoff characters (See Table 15) and suspend/resume transmissions. When double 8-bit Xon/Xoff characters are selected, the M752 compares two consecutive receive characters with two software flow control 8-bit values (Xon1, Xon2, Xoff1, Xoff2) and controls TX transmissions accordingly. Under the above described flow control mechanisms, flow control characters are not placed (stacked) in the user accessible RX data buffer or FIFO.

In the event that the receive buffer is overfilling and flow control needs to be executed, the M752 automatically sends the Xoff-1,2 via the serial TX output to the remote modem when the RX FIFO reaches the Halt Level (TCR[3:0]). To clear this condition, the M752 will transmit the programmed Xon-1,2 characters as soon as RX FIFO falls down to the Resume Level.

2.16 Special Character Detect

A special character detect feature is provided to detect an 8-bit character when bit-5 is set in the Enhanced Feature Register (EFR). When this character (Xoff2) is detected, it will be placed in the FIFO along with normal incoming RX data.

The M752 compares each incoming receive character with Xoff-2 data. If a match exists, the received data will be transferred to FIFO and ISR bit-4 will be set to indicate detection of special character. Although the Internal Register Table shows Xon, Xoff Registers with eight bits of character information, the actual number of bits is dependent on the programmed word length. Line Control Register (LCR) bits 0-1 defines the number of character bits, i.e., either 5 bits, 6 bits, 7 bits, or 8 bits. The word length selected by LCR bits 0-1 also determines the number of bits that will be used for the special character comparison.

2.17 Infrared Mode

The M752 UART includes the infrared encoder and decoder compatible to the IrDA (Infrared Data Association) version 1.0. The IrDA 1.0 standard that stipulates the infrared encoder sends out a 3/16 of a bit wide HIGH-pulse for each "0" bit in the transmit data stream. This signal encoding reduces the on-time of the infrared LED, hence reduces the power consumption. See Figure 12 below.

The infrared encoder and decoder can be enabled by setting DLD register bit-7 to a '1'. When the infrared feature is enabled, the transmit data output, TX, idles LOW. Likewise, the RX input also idles LOW, see **Figure 12**. In the 49-pin STBGA package, this feature can be enabled upon power-up by connecting the ENIR# pin of the STBGA package to GND. If the IR mode is enabled via the ENIR# pin, it can be disabled after power-up via DLD bit-7.

The wireless infrared decoder receives the input pulse from the infrared sensing diode on the RX pin. Each time it senses a light pulse, it returns a logic 1 to the data bit stream.








FIGURE 12. INFRARED TRANSMIT DATA ENCODING AND RECEIVE DATA DECODING

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO



2.18 Sleep Mode with Wake-Up Indicator and PowerSave Feature

The M2751 supports low voltage system designs, hence, a sleep mode with auto wake-up and PowerSave feature is included to reduce power consumption when the device is not actively used.

2.19 Sleep Mode with Auto Wake-Up

The M752 supports low voltage system designs, hence, a sleep mode is included to reduce its power consumption when the chip is not actively used. In addition, there is a PowerSave Feature on the 49-pin STBGA package that eliminates any unnecessary external buffer.

All of these conditions must be satisfied for the M752 to enter sleep mode:

- no interrupts pending for both channels of the M752 (ISR bit-0 = 1)
- sleep mode of both channels are enabled (IER bit-4 = 1)
- modem inputs are not toggling (MSR bits 0-3 = 0)
- RX input pins are idling HIGH

The M752 stops its crystal oscillator to conserve power in the sleep mode. User can check the XTAL2 pin for no clock output as an indication that the device has entered the sleep mode.

The M752 resumes normal operation by any of the following:

- a receive data start bit transition (HIGH to LOW)
- a data byte is loaded to the transmitter, THR or FIFO
- a change of logic state on any of the modem or general purpose serial inputs: CTS#, DSR#, CD#, RI#

If the M752 is awakened by any one of the above conditions, it will return to the sleep mode automatically after all interrupting conditions have been serviced and cleared. If the M752 is awakened by the modem inputs, a read to the MSR is required to reset the modem inputs. In any case, the sleep mode will not be entered while an interrupt is pending from channel A or B. The M752 will stay in the sleep mode of operation until it is disabled by setting IER bit-4 to a logic 0.

If the address lines, data bus lines, IOW#, IOR#, CSA#, CSB#, and modem input lines remain steady when the M752 is in sleep mode, the maximum current will be in the microamp range as specified in the DC Electrical Characteristics on page 40. If the input lines are floating or are toggling while the M752 is in sleep mode, the current can be up to 100 times more. If any of those signals are toggling or floating, then an external buffer would be required to keep the address, data and control lines steady to achieve the low current.

2.19.1 PowerSave Feature (49-pin STBGA pacakge only)

The PowerSave Feature will eliminate the need for an external buffer by internally isolating the address, data and control signals from other bus activities that could cause wasteful power drain. The M752 enters PowerSave mode when pin F1 is connected to VCC and the M752 is in sleep mode (see Sleep Mode section above).

Since PowerSave mode isolates the address, data and control signals, the device will wake-up by:

- a receive data start bit transition (HIGH to LOW)
- a change of logic state on any of the modem or general purpose serial inputs: CTS#, DSR#, CD#, RI#

The M752 will return to the PowerSave mode automatically after a read to the MSR (to reset the modem inputs) and all interrupting conditions have been serviced and cleared. The 2751 will stay in the PowerSave mode of operation until it is disabled by setting IER bit-4 to a logic 0 and/or the PowerSave pin is connected to GND.


A word of caution: owing to the starting up delay of the crystal oscillator after waking up from sleep mode, the first few receive characters may be lost. The number of characters lost during the restart also depends on your operating data rate. More characters are lost when operating at higher data rate. Also, it is important to keep RX A/B inputs idling HIGH or "marking" condition during sleep mode to avoid receiving a "break" condition upon the restart. This may occur when the external interface transceivers (RS-232, RS-485 or another type) are also put to sleep mode and cannot maintain the "marking" condition. To avoid this, the designer can use a 47k-100k ohm pull-up resistor on the RXA and RXB pins.



REV. 1.1.1

2.20 Internal Loopback

The M752 UART provides an internal loopback capability for system diagnostic purposes. The internal loopback mode is enabled by setting MCR register bit-4 to logic 1. All regular UART functions operate normally. **Figure 13** shows how the modem port signals are re-configured. Transmit data from the transmit shift register output is internally routed to the receive shift register input allowing the system to receive the same data that it was sending. The TX, RTS# and DTR# pins are held while the CTS#, DSR# CD# and RI# inputs are ignored. Caution: the RX input pin must be held HIGH during loopback test else upon exiting the loopback test the UART may detect and report a false "break" signal. Also, Auto RTS/CTS flow control is not supported during internal loopback.







Powering Connectivity REV. 1.1.1

3.0 UART INTERNAL REGISTERS

Each of the UART channel in the M752 has its own set of configuration registers selected by address lines A0, A1 and A2 with CSA# or CSB# selecting the channel. The complete register set is shown on Table 7 and Table 8.

Addresses A2 A1 A0	REGISTER	READ/WRITE	Comments
0 0 0	RHR - Receive Holding Register THR - Transmit Holding Register	Read-only Write-only	LCR[7] = 0
0 0 0	DLL - Divisor LSB	Read/Write	LCR[7] = 1, LCR ≠ 0xBF
0 0 1	DLM - Divisor MSB	Read/Write	$LOR[7] = 1, LOR \neq 0.00F$
0 1 0	DLD - Divisor Fractional	Read/Write	LCR[7] = 1, LCR ≠ 0xBF, EFR[4] = 1
0 0 1	IER - Interrupt Enable Register	Read/Write	
0 1 0	ISR - Interrupt Status Register FCR - FIFO Control Register	Read-only Write-only	LCR[7] = 0
0 1 1	LCR - Line Control Register	Read/Write	
1 0 0	MCR - Modem Control Register	Read/Write	LCR ≠ 0xBF
1 0 1	LSR - Line Status Register	Read-only	
1 1 0	MSR - Modem Status Register	Read-only	See Table 13
1 1 1	SPR - Scratch Pad Register	Read/Write	See Table 12
1 1 0	TCR - Transmission Control Register	Read/Write	See Table 13
1 1 1	TLR - Trigger Level Register	Read/Write	See Table 12
1 1 1	FIFO Rdy - FIFO Ready Register	Read-only	See Table 12
	ENHANCED REGISTERS	1	
0 1 0	EFR - Enhanced Function Register	Read/Write	
1 0 0	Xon-1 - Xon Character 1	Read/Write	
1 0 1	Xon-2 - Xon Character 2	Read/Write	LCR = 0xBF
1 1 0	Xoff-1 - Xoff Character 1	Read/Write	
1 1 1	Xoff-2 - Xoff Character 2	Read/Write	

TABLE 7: UART CHANNEL A AND B UART INTERNAL REGISTERS



TABLE 8: INTERNAL REGISTERS DESCRIPTION. SHADED BITS ARE ENABLED WHEN EFR BIT-4=1

Address A2-A0	Reg Name	Read/ Write	Віт-7	Bı⊤-6	Віт-5	Віт-4	Віт-3	Віт-2	Віт-1	Віт-0	Comment
				16	C550 Cor	npatible F	Registers				
000	RHR	RD	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
000	THR	WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
001	IER	RD/WR	0/ CTS Int.	0/ RTS Int.	0/ Xoff Int.	0/ Sleep	Modem Stat. Int.	RX Line Stat. Int.	TX Empty	RX Data Int.	
			Enable	Enable	Enable	Mode Enable	Enable	Enable	Int Enable	Enable	
010	ISR	RD	FIFOs Enabled	FIFOs Enabled	0/ INT	0/ INT	INT Source	INT Source	INT Source	INT Source	LCR[7]=0
					Source Bit-5	Source Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
010	FCR	WR	RXFIFO Trigger	RXFIFO Trigger	0/	0/	DMA Mode	TX FIFO Reset	RX FIFO	FIFOs Enable	
			mggei	mggei	TXFIFO Trigger	TXFIFO Trigger	Enable	Reset	Reset	LIIdble	
011	LCR	RD/WR	Divisor Enable	Set TX Break	Set Par- ity	Even Parity	Parity Enable	Stop Bits	Word Length Bit-1	Word Length Bit-0	
100	MCR	RD/WR	0/	0/	0/	Internal Lopback	OP2#/ INT Out-	FIFO Rdy	RTS# Output	DTR# Output	
			Clock Pres- caler Select	TCR and TLR ENable	XonAny	Enable	put Enable	Enable (OP1#)	Control	Control	LCR≠0xBF
101	LSR	RD	RX FIFO	THR &	THR	RX	RX	RX	RX	RX Data	LCRZUXDF
	LOIX		Global Error	TSR Empty	Empty	Break	Framing Error	Parity Error	Over- run Error	Ready	
110	MSR	RD	CD# Input	RI# Input	DSR# Input	CTS# Input	Delta CD#	Delta RI#	Delta DSR#	Delta CTS#	See Table 13
111	SPR	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	See Table 12
110	TCR	RD/WR	Resume Bit-3	Resume Bit-2	Resume Bit-1	Resume Bit-0	Halt Bit-3	Halt Bit-2	Halt Bit-1	Halt Bit-0	See Table 13
111	TLR	RD/WR	RX Trig Bit-3	RX Trig Bit-2	RX Trig Bit-1	RX Trig Bit-0	TX Trig Bit-3	TX Trig Bit-2	TX Trig Bit-1	TX Trig Bit-0	See Table 12
111	FIFO Rdy	RD	0	0	RX FIFO B Status	RX FIFO A Status	0	0	TX FIFO B Status	TX FIFO A Status	See Table 12



HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

TABLE 8: INTERNAL REGISTERS DESCRIPTION. SHADED BITS ARE ENABLED WHEN EFR BIT-4=1

Address A2-A0	Reg Name	Read/ Write	Віт-7	Віт-6	Віт-5	Віт-4	Віт-3	Віт-2	Віт-1	Віт-0	Comment
				В	aud Rate	Generator	Divisor				
000	DLL	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	LCR[7]=1
001	DLM	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	LCR≠0xBF
010	DLD	RD/WR	IR Mode	Auto RS485 Direction Control	4X Mode	8X Mode	Bit-3	Bit-2	Bit-1	Bit-0	LCR[7]=1 LCR≠0xBF EFR[4]=1
					Enhan	ced Regis	ters				
010	EFR	RD/WR	Auto CTS Enable	Auto RTS Enable	Special Char Select	Enable IER [7:4], ISR [5:4], FCR[5:4], MCR[7:5], DLD	Soft- ware Flow Cntl Bit-3	Soft- ware Flow Cntl Bit-2	Soft- ware Flow Cntl Bit-1	Soft- ware Flow Cntl Bit-0	
100	XON1	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	LCR=0xBF
101	XON2	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
110	XOFF 1	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
111	XOFF 2	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	

4.0 INTERNAL REGISTER DESCRIPTIONS

4.1 Receive Holding Register (RHR) - Read- Only

SEE "RECEIVER" ON PAGE 17.

4.2 Transmit Holding Register (THR) - Write-Only

SEE "TRANSMITTER" ON PAGE 15.

4.3 Interrupt Enable Register (IER) - Read/Write

The Interrupt Enable Register (IER) masks the interrupts from receive data ready, transmit empty, line status and modem status registers. These interrupts are reported in the Interrupt Status Register (ISR).

4.3.1 IER versus Receive FIFO Interrupt Mode Operation

When the receive FIFO (FCR BIT-0 = 1) and receive interrupts (IER BIT-0 = 1) are enabled, the RHR interrupts (see ISR bits 2 and 3) status will reflect the following:

- **A.** The receive data available interrupts are issued to the host when the FIFO has reached the programmed trigger level. It will be cleared when the FIFO drops below the programmed trigger level.
- **B.** FIFO level will be reflected in the ISR register when the FIFO trigger level is reached. Both the ISR register status bit and the interrupt will be cleared when the FIFO drops below the trigger level.
- **C.** The receive data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to the receive FIFO. It is reset when the FIFO is empty.



REV. 1.1.1

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

4.3.2 IER versus Receive/Transmit FIFO Polled Mode Operation

When FCR BIT-0 equals a logic 1 for FIFO enable; resetting IER bits 0-3 enables the XR16M752 in the FIFO polled mode of operation. Since the receiver and transmitter have separate bits in the LSR either or both can be used in the polled mode by selecting respective transmit or receive control bit(s).

- A. LSR BIT-0 indicates there is data in RHR or RX FIFO.
- B. LSR BIT-1 indicates an overrun error has occurred and that data in the FIFO may not be valid.
- C. LSR BIT 2-4 provides the type of receive data errors encountered for the data byte in RHR, if any.
- D. LSR BIT-5 indicates THR is empty.
- E. LSR BIT-6 indicates when both the transmit FIFO and TSR are empty.
- F. LSR BIT-7 indicates a data error in at least one character in the RX FIFO.

IER[0]: RHR Interrupt Enable

The receive data ready interrupt will be issued when RHR has a data character in the non-FIFO mode or when the receive FIFO has reached the programmed trigger level in the FIFO mode.

- Logic 0 = Disable the receive data ready interrupt (default).
- Logic 1 = Enable the receiver data ready interrupt.

IER[1]: THR Interrupt Enable

This bit enables the Transmit Ready interrupt which is issued whenever the THR becomes empty in the non-FIFO mode or when spaces in the FIFO is above the programmed trigger level in the FIFO mode. If the THR is empty when this bit is enabled, an interrupt will be generated.

- Logic 0 = Disable Transmit Ready interrupt (default).
- Logic 1 = Enable Transmit Ready interrupt.

IER[2]: Receive Line Status Interrupt Enable

If any of the LSR register bits 1, 2, 3, 4 or 7 is a logic 1, it will generate an interrupt to inform the host controller about the error status of the current data byte in FIFO. LSR bit-1 generates an interrupt immediately when the character has been received. LSR bit-7 is set if any character in the RX FIFO has a parity or framing error, or is a break character. LSR[4:2] always show the error status for the received character available for reading from the RX FIFO. If IER[2] = 1, an LSR interrupt will be generated as long as LSR[7] = 1, ie. the RX FIFO contains at lease one character with an error.

- Logic 0 = Disable the receiver line status interrupt (default).
- Logic 1 = Enable the receiver line status interrupt.

IER[3]: Modem Status Interrupt Enable

- Logic 0 = Disable the modem status register interrupt (default).
- Logic 1 = Enable the modem status register interrupt.

IER[4]: Sleep Mode Enable (requires EFR bit-4 = 1)

- Logic 0 = Disable Sleep Mode (default).
- Logic 1 = Enable Sleep Mode. See Sleep Mode section for further details.

IER[5]: Xoff Interrupt Enable (requires EFR bit-4=1)

- Logic 0 = Disable the software flow control, receive Xoff interrupt (default).
- Logic 1 = Enable the receive Xoff interrupt. See Software Flow Control section for details.

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO



IER[6]: RTS# Output Interrupt Enable (requires EFR bit-4=1)

- Logic 0 = Disable the RTS# interrupt (default).
- Logic 1 = Enable the RTS# interrupt. The UART issues an interrupt when the RTS# pin makes a transition from low to high.

IER[7]: CTS# Input Interrupt Enable (requires EFR bit-4=1)

- Logic 0 = Disable the CTS# interrupt (default).
- Logic 1 = Enable the CTS# interrupt. The UART issues an interrupt when CTS# pin makes a transition from low to high.

4.4 Interrupt Status Register (ISR) - Read-Only

The UART provides multiple levels of prioritized interrupts to minimize external software interaction. The Interrupt Status Register (ISR) provides the user with six interrupt status bits. Performing a read cycle on the ISR will give the user the current highest pending interrupt level to be serviced, others are queued up to be serviced next. No other interrupts are acknowledged until the pending interrupt is serviced. The Interrupt Source Table, Table 9, shows the data values (bit 0-5) for the interrupt priority levels and the interrupt sources associated with each of these interrupt levels.

4.4.1 Interrupt Generation:

- LSR is by any of the LSR bits 1, 2, 3, 4 and 7.
- RXRDY is by RX trigger level.
- RXRDY Time-out is by a 4-char plus 12 bits delay timer.
- TXRDY is by TX trigger level or TX FIFO empty (or transmitter empty in auto RS-485 control).
- MSR is by any of the MSR bits 0, 1, 2 and 3.
- Receive Xoff/Special character is by detection of a Xoff or Special character.
- CTS# is when its transmitter toggles the input pin (from LOW to HIGH) during auto CTS flow control.
- RTS# is when its receiver toggles the output pin (from LOW to HIGH) during auto RTS flow control.

4.4.2 Interrupt Clearing:

- LSR interrupt is cleared by reading all characters with errors out of the RX FIFO.
- RXRDY interrupt is cleared by reading data until FIFO falls below the trigger level.
- RXRDY Time-out interrupt is cleared by reading RHR.
- TXRDY interrupt is cleared by a read to the ISR register or writing to THR.
- MSR interrupt is cleared by a read to the MSR register.
- Xoff interrupt is cleared when Xon character(s) is received.
- Special character interrupt is cleared by a read to ISR.
- RTS# and CTS# flow control interrupts are cleared by a read to the MSR register.

REV. 1.1.1

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

PRIORITY		ISI	R REGISTI	ER STATU	s Bits	SOURCE OF INTERRUPT	
LEVEL	Віт-5	Віт-4	Віт-3	Віт-2	Віт-1	Віт-0	
1	0	0	0	1	1	0	LSR (Receiver Line Status Register)
2	0	0	1	1	0	0	RXRDY (Receive Data Time-out)
3	0	0	0	1	0	0	RXRDY (Received Data Ready)
4	0	0	0	0	1	0	TXRDY (Transmit Ready)
5	0	0	0	0	0	0	MSR (Modem Status Register)
6	0	1	0	0	0	0	RXRDY (Received Xoff or Special character)
7	1	0	0	0	0	0	CTS#, RTS# change of state
-	0	0	0	0	0	1	None (default)

TABLE 9: INTERRUPT SOURCE AND PRIORITY LEVEL

ISR[0]: Interrupt Status

- Logic 0 = An interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine.
- Logic 1 = No interrupt pending (default condition).

ISR[3:1]: Interrupt Status

These bits indicate the source for a pending interrupt at interrupt priority levels (See Interrupt Source Table 9).

ISR[4]: Xoff/Xon or Special Character Interrupt Status

This bit is set when EFR[4] = 1 and IER[5] = 1. ISR bit-4 indicates that the receiver detected a data match of the Xoff character(s). If this is an Xoff interrupt, it is cleared when XON is received. If it is a special character interrupt, it is cleared by reading ISR.

ISR[5]: RTS#/CTS# Interrupt Status

This bit is enabled when EFR[4] = 1. ISR bit-5 indicates that the CTS# or RTS# has been de-asserted.

ISR[7:6]: FIFO Enable Status

These bits are set to a logic 0 when the FIFOs are disabled. They are set to a logic 1 when the FIFOs are enabled.

4.5 FIFO Control Register (FCR) - Write-Only

This register is used to enable the FIFOs, clear the FIFOs, set the transmit/receive FIFO trigger levels, and select the DMA mode. The DMA, and FIFO modes are defined as follows:

FCR[0]: TX and RX FIFO Enable

- Logic 0 = Disable the transmit and receive FIFO (default).
- Logic 1 = Enable the transmit and receive FIFOs. This bit must be set to logic 1 when other FCR bits are written or they will not be programmed.

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO



FCR[1]: RX FIFO Reset

This bit is only active when FCR bit-0 is a '1'.

- Logic 0 = No receive FIFO reset (default)
- Logic 1 = Reset the receive FIFO pointers and FIFO level counter logic (the receive shift register is not cleared or altered). This bit will return to a logic 0 after resetting the FIFO.

FCR[2]: TX FIFO Reset

This bit is only active when FCR bit-0 is a '1'.

- Logic 0 = No transmit FIFO reset (default).
- Logic 1 = Reset the transmit FIFO pointers and FIFO level counter logic (the transmit shift register is not cleared or altered). This bit will return to a logic 0 after resetting the FIFO.

FCR[3]: DMA Mode Select

Controls the behavior of the TXRDY# and RXRDY# pins. See DMA operation section for details.

- Logic 0 = Normal Operation (default).
- Logic 1 = DMA Mode.

FCR[5:4]: Transmit FIFO Trigger Select (requires EFR bit-4=1)

(logic 0 = default, TX trigger level = 8)

These 2 bits set the trigger level for the transmit FIFO. The UART will issue a transmit interrupt when the number of spaces in the FIFO is above the selected trigger level, or when it gets empty in case that the FIFO did not get filled over the trigger level on last re-load. Table 10 shows the selections. The UART will issue a transmit interrupt when the number of available spaces in the FIFO is less than the transmit trigger level. Table 10 shows the selections.

FCR[7:6]: Receive FIFO Trigger Select

(logic 0 = default, RX trigger level = 8)

These 2 bits are used to set the trigger level for the receive FIFO. The UART will issue a receive interrupt when the number of the characters in the FIFO is greater than the receive trigger level or when a receive data timeout occurs (see "Section 2.10, Receiver" on page 17).

FCR BIT-7	FCR Bit-6	FCR Bit-5	FCR BIT-4	RECEIVE TRIGGER LEVEL (CHARACTERS)	Transmit Trigger Level (spaces)
		0	0		8
		0	1		16
		1	0		32
		1	1		56
0	0			8	
0	1			16	
1	0			56	
1	1			60	

TABLE 10: TRANSMIT AND RECEIVE FIFO TRIGGER LEVEL SELECTION



REV. 1.1.1

4.6 Line Control Register (LCR) - Read/Write

The Line Control Register is used to specify the asynchronous data communication format. The word or character length, the number of stop bits, and the parity are selected by writing the appropriate bits in this register.

LCR[1:0]: TX and RX Word Length Select

These two bits specify the word length to be transmitted or received.

BIT-1	BIT-0	WORD LENGTH
0	0	5
0	1	6 (default)
1	0	7
1	1	8

LCR[2]: TX and RX Stop-bit Length Select

The length of stop bit is specified by this bit in conjunction with the programmed word length.

BIT-2	WORD LENGTH	STOP BIT LENGTH (BIT TIME(S))
0	5,6,7,8	1
1	5	1-1/2
1	6,7,8	2 (default)

LCR[3]: TX and RX Parity Select

Parity or no parity can be selected via this bit. The parity bit is a simple way used in communications for data integrity check. See Table 11 for parity selection summary below.

- Logic 0 = No parity.
- Logic 1 = A parity bit is generated during the transmission while the receiver checks for parity error of the data character received.

LCR[4]: TX and RX Parity Select

If the parity bit is enabled with LCR bit-3 set to a logic 1, LCR bit-4 selects the even or odd parity format.

- Logic 0 = ODD Parity is generated by forcing an odd number of logic 1's in the transmitted character. The receiver must be programmed to check the same format.
- Logic 1 = EVEN Parity is generated by forcing an even number of logic 1's in the transmitted character. The receiver must be programmed to check the same format.

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

Powering Connectivity REV. 1.1.1

LCR[5]: TX and RX Parity Select

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

- LCR BIT-5 = logic 0, parity is not forced (default).
- LCR BIT-5 = logic 1 and LCR BIT-4 = logic 0, parity bit is forced to a logical 1 for the transmit and receive data.
- LCR BIT-5 = logic 1 and LCR BIT-4 = logic 1, parity bit is forced to a logical 0 for the transmit and receive data.

LCR BIT-5	LCR BIT-4	LCR BIT-3	PARITY SELECTION
Х	Х	0	No parity
0	0	1	Odd parity
0	1	1	Even parity
1	0	1	Force parity to mark, "1"
1	1	1	Forced parity to space, "0"

TABLE 11: PARITY SELECTION

LCR[6]: Transmit Break Enable

When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a "space", LOW state). This condition remains, until disabled by setting LCR bit-6 to a logic 0.

- Logic 0 = No TX break condition (default).
- Logic 1 = Forces the transmitter output (TX) to a "space", LOW, for alerting the remote receiver of a line break condition.

LCR[7]: Baud Rate Divisors Enable

Baud rate generator divisor (DLL, DLM and DLD) enable.

- Logic 0 = Data registers are selected (default).
- Logic 1 = Divisor latch registers are selected.

4.7 Modem Control Register (MCR) or General Purpose Outputs Control - Read/Write

The MCR register is used for controlling the serial/modem interface signals or general purpose inputs/outputs.

MCR[0]: DTR# Output

The DTR# pin is a modem control output. If the modem interface is not used, this output may be used as a general purpose output.

- Logic 0 = Force DTR# output HIGH (default).
- Logic 1 = Force DTR# output LOW.

MCR[1]: RTS# Output

The RTS# pin is a modem control output and may be used for automatic hardware flow control by enabled by EFR bit-6. The RTS# pin can also be used for Auto RS485 Half-Duplex direction control enabled by FCTR bit-3. If the modem interface is not used, this output may be used as a general purpose output.

- Logic 0 = Force RTS# HIGH (default).
- Logic 1 = Force RTS# LOW.



REV. 1.1.1

MCR[2]: OP1# / FIFO Rdy Enable

OP1# is not available as an output pin on the M752. But it is available for use during Internal Loopback Mode (MCR[4] = 1). In the Internal Loopback Mode, this bit is used to write the state of the modem RI# interface signal.

This bit is also used to select between the SPR, TLR and FIFO Rdy registers. All of these registers are accessible at address offset 0x7 when LCR \neq 0xBF. However, LCR = 0xBF is required to access EFR.

EFR[4]	MCR[6]	MCR[4, 2]	Register at Address Offset 0x7
0	Х	≠'01'	Scratchpad Register (SPR)
1	0	≠'01'	Scratchpad Register (SPR)
1	1	≠'01'	Trigger Level Register (TLR)
Х	Х	='01'	FIFO Ready Register (FIFO Rdy)

TABLE 12: REGISTER AT ADDRESS OFFSET 0x7

MCR[3]: OP2# Output / INT Output Enable

This bit enables or disables the operation of INT, interrupt output. If INT output is not used, OP2# can be used as a general purpose output.

- Logic 0 = INT (A-B) outputs disabled (three state mode) and OP2# output set HIGH(default).
- Logic 1 = INT (A-B) outputs enabled (active mode) and OP2# output set LOW.

MCR[4]: Internal Loopback Enable

- Logic 0 = Disable loopback mode (default).
- Logic 1 = Enable local loopback mode, see loopback section and Figure 13.

MCR[5]: Xon-Any Enable (requires EFR bit-4=1 to write to this bit)

- Logic 0 = Disable Xon-Any function (default).
- Logic 1 = Enable Xon-Any function. In this mode, any RX character received will resume transmit operation. The RX character will be loaded into the RX FIFO, unless the RX character is an Xon or Xoff character and the M752 is programmed to use the Xon/Xoff flow control.

MCR[6]: TCR and TLR Enable (requires EFR bit-4=1 to write to this bit)

This bit enables the TCR and TLR registers at address offset 0x6 and 0x7, respectively. See Table 12 above for the correct register setting to access the TLR register. See Table 13 below for the setting to access the TCR register.

- Logic 0 = Reserved (default).
- Logic 1 = Enable access to the TCR and TLR registers.

EFR[4]	MCR[6]	Register at Address Offset 0x6
0	Х	Modem Status Register (MSR)
1	0	Modem Status Register (MSR)
1	1	Trigger Control Register (TCR)

TABLE 13: REGISTER AT ADDRESS OFFSET 0x6

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO



MCR[7]: Clock Prescaler Select (requires EFR bit-4=1 to write to this bit)

- Logic 0 = Divide by one. The input clock from the crystal or external clock is fed directly to the Programmable Baud Rate Generator without further modification, i.e., divide by one (default).
- Logic 1 = Divide by four. The prescaler divides the input clock from the crystal or external clock by four and feeds it to the Programmable Baud Rate Generator, hence, data rates become one forth.

4.8 Line Status Register (LSR) - Read Only

This register provides the status of data transfers between the UART and the host.

LSR[0]: Receive Data Ready Indicator

- Logic 0 = No data in receive holding register or FIFO (default).
- Logic 1 = Data has been received and is saved in the receive holding register or FIFO.

LSR[1]: Receiver Overrun Error Flag

- Logic 0 = No overrun error (default).
- Logic 1 = Overrun error. A data overrun error condition occurred in the receive shift register. This happens when additional data arrives while the FIFO is full. In this case the previous data in the receive shift register is overwritten. Note that under this condition the data byte in the receive shift register is not transferred into the FIFO, therefore the data in the FIFO is not corrupted by the error.

LSR[2]: Receive Data Parity Error Tag

- Logic 0 = No parity error (default).
- Logic 1 = Parity error. The receive character in RHR does not have correct parity information and is suspect. This error is associated with the character available for reading in RHR.

LSR[3]: Receive Data Framing Error Tag

- Logic 0 = No framing error (default).
- Logic 1 = Framing error. The receive character did not have a valid stop bit(s). This error is associated with the character available for reading in RHR.

LSR[4]: Receive Break Error Tag

- Logic 0 = No break condition (default).
- Logic 1 = The receiver received a break signal (RX was LOW for at least one character frame time). In the FIFO mode, only one break character is loaded into the FIFO.

LSR[5]: Transmit Holding Register Empty Flag

This bit is the Transmit Holding Register Empty indicator. The THR bit is set to a logic 1 when the last data byte is transferred from the transmit holding register to the transmit shift register. The bit is reset to logic 0 concurrently with the data loading to the transmit holding register by the host. In the FIFO mode this bit is set when the transmit FIFO is empty, it is cleared when the transmit FIFO contains at least 1 byte.

LSR[6]: THR and TSR Empty Flag


This bit is set to a logic 1 whenever the transmitter goes idle. It is set to logic 0 whenever either the THR or TSR contains a data character. In the FIFO mode this bit is set to a logic 1 whenever the transmit FIFO and transmit shift register are both empty.

LSR[7]: Receive FIFO Data Error Flag

- Logic 0 = No FIFO error (default).
- Logic 1 = A global indicator for the sum of all error bits in the RX FIFO. At least one parity error, framing error or break indication is in the FIFO data. This bit clears when there is no more error(s) in any of the bytes in the RX FIFO.

4.9 Modem Status Register (MSR) - Read Only

This register provides the current state of the modem interface input signals. Lower four bits of this register are used to indicate the changed information. These bits are set to a logic 1 whenever a signal from the modem





changes state. These bits may be used for general purpose inputs when they are not used with modem signals.

MSR[0]: Delta CTS# Input Flag

- Logic 0 = No change on CTS# input (default).
- Logic 1 = The CTS# input has changed state since the last time it was monitored. A modem status interrupt will be generated if MSR interrupt is enabled (IER bit-3).

MSR[1]: Delta DSR# Input Flag

- Logic 0 = No change on DSR# input (default).
- Logic 1 = The DSR# input has changed state since the last time it was monitored. A modem status interrupt will be generated if MSR interrupt is enabled (IER bit-3).

MSR[2]: Delta RI# Input Flag

- Logic 0 = No change on RI# input (default).
- Logic 1 = The RI# input has changed from a LOW to HIGH, ending of the ringing signal. A modem status interrupt will be generated if MSR interrupt is enabled (IER bit-3).

MSR[3]: Delta CD# Input Flag

- Logic 0 = No change on CD# input (default).
- Logic 1 = Indicates that the CD# input has changed state since the last time it was monitored. A modem status interrupt will be generated if MSR interrupt is enabled (IER bit-3).

MSR[4]: CTS Input Status

CTS# pin may function as automatic hardware flow control signal input if it is enabled and selected by Auto CTS (EFR bit-7). Auto CTS flow control allows starting and stopping of local data transmissions based on the modem CTS# signal. A HIGH on the CTS# pin will stop UART transmitter as soon as the current character has finished transmission, and a LOW will resume data transmission. Normally MSR bit-4 bit is the complement of the CTS# input. However in the loopback mode, this bit is equivalent to the RTS# bit in the MCR register. The CTS# input may be used as a general purpose input when the modem interface is not used.

MSR[5]: DSR Input Status

Normally this bit is the complement of the DSR# input. In the loopback mode, this bit is equivalent to the DTR# bit in the MCR register. The DSR# input may be used as a general purpose input when the modem interface is not used.

MSR[6]: RI Input Status

Normally this bit is the complement of the RI# input. In the loopback mode this bit is equivalent to bit-2 in the MCR register. The RI# input may be used as a general purpose input when the modem interface is not used.

MSR[7]: CD Input Status

Normally this bit is the complement of the CD# input. In the loopback mode this bit is equivalent to bit-3 in the MCR register. The CD# input may be used as a general purpose input when the modem interface is not used.



4.10 Scratch Pad Register (SPR) - Read/Write

This is a 8-bit general purpose register for the user to store temporary data. The content of this register is preserved during sleep mode but becomes 0xFF (default) after a reset or a power off-on cycle. There are also two other registers (TLR and FIFO Rdy) that share the same address location as the Scratch Pad Register. See Table 12.

4.11 Transmission Control Register (TCR) - Read/Write (requires EFR bit-4 = 1)

This register replaces MSR and is accessible only when MCR[6] = 1. This 8-bit register is used to store the RX FIFO threshold levels to halt/resume transmission during hardware or software flow control.

TCR[3:0]: RX FIFO Halt Level

A value of 0-60 (decimal value of TCR[3:0] multiplied by 4) can be selected as the Halt Level. When the RX FIFO is greater than or equal to this value, the RTS# output will be de-asserted if Auto RTS flow control is used or the XOFF character(s) will be transmitted if Auto XON/XOFF flow control is used. It is recommended that this value is greater than the RX Trigger Level.

TCR[7:4]: RX FIFO Resume Level

A value of 0-60 (decimal value of TCR[7:4] multiplied by 4) can be selected as the Resume Level. When the RX FIFO is less than or equal to this value, the RTS# output will be re-asserted if Auto RTS flow control is used or the XON character(s) will be transmitted if Auto XON/XOFF flow control is used. It is recommended that this value is less than the RX Trigger Level.

4.12 Trigger Level Register (TLR) - Read/Write (requires EFR bit-4 = 1)

This register replaces SPR and is accessible under the conditions listed in Table 12. This 8-bit register is used to store the RX and TX FIFO trigger levels used for interrupts.

TLR[3:0]: TX FIFO Trigger Level

A value of 4-60 (decimal value of TCR[3:0] multiplied by 4) can be selected as the TX FIFO Trigger Level. When the number of available spaces in the TX FIFO is greater than or equal to this value, a Transmit Ready interrupt is generated. For any non-zero value, TCR[3:0] will be used as the TX FIFO Trigger Level. If TCR[3:0] = 0x0, then the TX FIFO Trigger Level is the value selected by FCR[5:4]. See Table 10.

TLR[7:4]: RX FIFO Trigger Level

A value of 4-60 (decimal value of TCR[7:4] multiplied by 4) can be selected as the RX FIFO Trigger Level. When the number of characters received in the RX FIFO is greater than or equal to this value, a Receive Data Ready interrupt is generated (a Receive Data Timeout interrupt is independent of the RX FIFO Trigger Level and can be generated any time there is at least 1 byte in the RX FIFO and the RX input has been idle for the timeout period described in "Section 2.10, Receiver" on page 17). For any non-zero value, TCR[7:4] will be used as the RX FIFO Trigger Level. If TCR[7:4] = 0x0, then the RX FIFO Trigger Level is the value selected by FCR[7:6]. See Table 10.

4.13 Baud Rate Generator Registers (DLL, DLM and DLD[3:0]) - Read/Write

These registers make-up the value of the baud rate divisor. The concatenation of the contents of DLM and DLL is a 16-bit value is then added to DLD[3:0]/16 to achieve the fractional baud rate divisor. DLD must be enabled via EFR bit-4 before it can be accessed. SEE "PROGRAMMABLE BAUD RATE GENERATOR WITH FRACTIONAL DIVISOR" ON PAGE 13.

DLD[5:4]: Sampling Rate Select

These bits select the data sampling rate. By default, the data sampling rate is 16X. The maximum data rate will double if the 8X mode is selected and will quadruple if the 4X mode is selected. See Table 14 below.

DLD[5]	DLD[4]	SAMPLING RATE
0	0	16X

TABLE 14: SAMPLING RATE SELECT



TABLE 14: SAMPLING RATE SELECT

DLD[5]	DLD[4]	SAMPLING RATE
0	1	8X
1	Х	4X

DLD[6]: Auto RS-485 Direction Control

- Logic 0 = Standard ST16C550 mode. Transmitter generates an interrupt when transmit holding register becomes empty and transmit shift register is shifting data out. The RTS# output can be used as a general purpose output or for Auto RTS flow control.
- Logic 1 = Enable Auto RS485 Direction Control function. The direction control signal, RTS# pin, changes its output logic state from HIGH to LOW one bit time after the last stop bit of the last character is shifted out. Also, the Transmit interrupt generation is delayed until the transmitter shift register becomes empty. The RTS# output pin will automatically return to a HIGH when a data byte is loaded into the TX FIFO. See "Section 2.13, Auto RS485 Half-duplex Control" on page 18.

DLD[7]: Infrared Encoder/Decoder Enable

- Logic 0 = Enable the standard modem receive and transmit input/output interface (default).
- Logic 1 = Enable infrared IrDA receive and transmit inputs/outputs. The TX/RX output/input are routed to the infrared encoder/decoder. The data input and output levels conform to the IrDA infrared interface requirement. While in this mode, the infrared TX output will be idling LOW. SEE "INFRARED MODE" ON PAGE 20.

4.14 Enhanced Feature Register (EFR)

Enhanced features are enabled or disabled using this register. Bit 0-3 provide single or dual consecutive character software flow control selection (see Table 15). When the Xon1 and Xon2 and Xoff1 and Xoff2 modes are selected, the double 8-bit words are concatenated into two sequential characters. Caution: note that whenever changing the TX or RX flow control bits, always reset all bits back to logic 0 (disable) before programming a new setting.

EFR[3:0]: Software Flow Control Select

Single character and dual sequential characters software flow control is supported. Combinations of software flow control can be selected by programming these bits.

EFR BIT-3 CONT-3	EFR BIT-2 Cont-2	EFR BIT-1 CONT-1	EFR BIT-0 Cont-0	TRANSMIT AND RECEIVE SOFTWARE FLOW CONTROL
0	0	0	0	No TX and RX flow control (default and reset)
0	0	Х	Х	No transmit flow control
1	0	Х	Х	Transmit Xon1, Xoff1
0	1	Х	Х	Transmit Xon2, Xoff2
1	1	Х	Х	Transmit Xon1 and Xon2, Xoff1 and Xoff2
Х	Х	0	0	No receive flow control
Х	Х	1	0	Receiver compares Xon1, Xoff1
Х	Х	0	1	Receiver compares Xon2, Xoff2
1	0	1	1	Transmit Xon1, Xoff1 Receiver compares Xon1 and Xon2, Xoff1 and Xoff2

TABLE 15: SOFTWARE FLOW CONTROL FUNCTIONS





TABLE 15: SOFTWARE FLOW CONTROL FUNCTIONS

EFR BIT-3 Cont-3	EFR BIT-2 Cont-2	EFR BIT-1 CONT-1	EFR BIT-0 CONT-0	TRANSMIT AND RECEIVE SOFTWARE FLOW CONTROL
0	1	1	1	Transmit Xon2, Xoff2 Receiver compares Xon1 and Xon2, Xoff1 and Xoff2
1	1	1	1	Transmit Xon1 and Xon2, Xoff1 and Xoff2, Receiver compares Xon1 and Xon2, Xoff1 and Xoff2
0	0	1	1	No transmit flow control, Receiver compares Xon1 and Xon2, Xoff1 and Xoff2

EFR[4]: Enhanced Function Bits Enable

Enhanced function control bit. This bit enables IER bits 4-7, ISR bits 4-5, FCR bits 4-5, MCR bits 5-7, TCR, TLR and DLD to be modified. After modifying any enhanced bits, EFR bit-4 can be set to a logic 0 to latch the new values. This feature prevents legacy software from altering or overwriting the enhanced functions once set. Normally, it is recommended to leave it enabled, logic 1.

- Logic 0 = modification disable/latch enhanced features. IER bits 4-7, ISR bits 4-5, FCR bits 4-5, MCR bits 5-7, and DLD are saved to retain the user settings. After a reset, the IER bits 4-7, ISR bits 4-5, FCR bits 4-5, MCR bits 5-7, and DLD are set to a logic 0 to be compatible with ST16C550 mode (default).
- Logic 1 = Enables the above-mentioned register bits to be modified by the user.

EFR[5]: Special Character Detect Enable

- Logic 0 = Special Character Detect Disabled (default).
- Logic 1 = Special Character Detect Enabled. The UART compares each incoming receive character with data in Xoff-2 register. If a match exists, the receive data will be transferred to FIFO and ISR bit-4 will be set to indicate detection of the special character. Bit-0 corresponds with the LSB bit of the receive character. If flow control is set for comparing Xon1, Xoff1 (EFR [1:0]= '10') then flow control <u>and</u> special character work normally. However, if flow control is set for comparing Xon2, Xoff2 (EFR[1:0]= '01') then flow control works normally, but Xoff2 will <u>not</u> go to the FIFO, and will generate an Xoff interrupt <u>and</u> a special character interrupt, if enabled via IER bit-5.

EFR[6]: Auto RTS Flow Control Enable

RTS# output may be used for hardware flow control by setting EFR bit-6 to logic 1. When Auto RTS is selected, an interrupt will be generated when the receive FIFO is filled to the programmed trigger level and RTS de-asserts HIGH at the programmed HALT level. RTS# will return LOW when FIFO data falls below the programmed RESUME level. The RTS# output must be asserted (LOW) before the auto RTS can take effect. RTS# pin will function as a general purpose output when hardware flow control is disabled.

- Logic 0 = Automatic RTS flow control is disabled (default).
- Logic 1 = Enable Automatic RTS flow control.

EFR[7]: Auto CTS Flow Control Enable

Automatic CTS Flow Control.

- Logic 0 = Automatic CTS flow control is disabled (default).
- Logic 1 = Enable Automatic CTS flow control. Data transmission stops when CTS# input de-asserts HIGH. Data transmission resumes when CTS# returns LOW.

4.14.1 Software Flow Control Registers (XOFF1, XOFF2, XON1, XON2) - Read/Write

These registers are used as the programmable software flow control characters xoff1, xoff2, xon1, and xon2. For more details, see Table 8.



TABLE 16: UART RESET CONDITIONS FOR CHANNEL A AND B

REGISTERS	RESET STATE
DLM, DLL	DLM = 0x00 and DLL = 0x01. Only resets to these values during a power up. They do not reset when the Reset Pin is asserted.
DLD	Bits 7-0 = 0x00
RHR	Bits 7-0 = 0xXX
THR	Bits 7-0 = 0xXX
IER	Bits 7-0 = 0x00
FCR	Bits 7-0 = 0x00
ISR	Bits 7-0 = 0x01
LCR	Bits 7-0 = 0x1D
MCR	Bits 7-0 = 0x00
LSR	Bits 7-0 = 0x60
MSR	Bits 3-0 = Logic 0 Bits 7-4 = Logic levels of the inputs inverted
SPR	Bits 7-0 = 0xFF. Only resets to these values during a power up. They do not reset when the Reset Pin is asserted.
TCR	Bits 7-0 = 0x0F
TLR	Bits 7-0 = 0x00
FIFO Rdy	Bits 7-0 = 0x03
EFR	Bits 7-0 = 0x00
XON1	Bits 7-0 = $0x00$. Only resets to these values during a power up. They do not reset when the Reset Pin is asserted.
XON2	Bits 7-0 = $0x00$. Only resets to these values during a power up. They do not reset when the Reset Pin is asserted.
XOFF1	Bits 7-0 = $0x00$. Only resets to these values during a power up. They do not reset when the Reset Pin is asserted.
XOFF2	Bits 7-0 = $0x00$. Only resets to these values during a power up. They do not reset when the Reset Pin is asserted.
I/O SIGNALS	RESET STATE
ТХ	HIGH
OP2#	HIGH
RTS#	HIGH
DTR#	HIGH
RXRDY#	HIGH
TXRDY#	LOW
INT	Three-State Condition



5.0 ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Power Supply Range	4 Volts
Voltage at Any Pin	GND-0.3V to 4V
Operating Temperature	-40° to +85°C
Storage Temperature	-65 ^o to +150 ^o C
Package Dissipation	500 mW

TYPICAL PACKAGE THERMAL RESISTANCE DATA (MARGIN OF ERROR: ± 15%)

Thermal Resistance (48-TQFP)

Thermal Resistance (32-QFN)

theta-ja = 59° C/W, theta-jc = 16° C/W theta-ja = 33° C/W, theta-jc = 22° C/W

DC ELECTRICAL CHARACTERISTICS

 $TA = -40^{\circ} \text{ to } +85^{\circ}C$, Vcc is 1.62V to 3.63V

SYMBOL	Parameter		NITS BV		nits 5V	LIMITS 3.3V		-		UNITS	CONDITIONS
		MIN	MAX	MIN	MAX	MIN	MAX				
V _{ILCK}	Clock Input Low Level	-0.3	0.3	-0.3	0.6	-0.3	0.6	V			
V _{IHCK}	Clock Input High Level	1.4	VCC	1.8	VCC	2.4	VCC	V			
V _{IL}	Input Low Voltage	-0.3	0.2	-0.3	0.5	-0.3	0.8	V			
V _{IH}	Input High Voltage	1.4	VCC	1.8	VCC	2.0	VCC	V			
V _{OL}	Output Low Voltage		0.4		0.4		0.4	V V	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 2 \text{ mA}$ $I_{OL} = 1.5 \text{ mA}$		
V _{OH}	Output High Voltage	1.4		1.8		2.0		V V	I _{OH} = -1 mA I _{OH} = -400 uA I _{OH} = -200 uA		
I _{IL}	Input Low Leakage Current		±10		±10		±10	uA			
I _{IH}	Input High Leakage Current		±10		±10		±10	uA			
C _{IN}	Input Pin Capacitance		5		5		5	pF			
I _{CC}	Power Supply Current		0.5		1		2	mA	XTAL1 = 2 MHz		
I _{SLEEP}	Sleep Current (16 Mode)		3		10		15	uA	See Test 1		
I _{SLEEP}	Sleep Current (68 Mode)		50		75		100	uA	See Test 1		

Test 1: The following inputs must remain steady at VCC or GND state to minimize Sleep current: A0-A2, D0-D7, IOR#, IOW#, CSA# (CS# in 68 Mode), CSB# and all modem inputs. Also, RXA and RXB inputs must idle HIGH while asleep. Floating inputs will result in sleep currents in the mA range.



AC ELECTRICAL CHARACTERISTICS

Unless otherwise noted: TA=-40° to +85°C, Vcc=1.62 - 3.63V, 70 pF load where applicable

	Biolitzer		MITS	LIMITS 2.5V ± 10%		Lімітs 3.3V ± 10%		Linux
SYMBOL	PARAMETER	1.8V : Min	± 10% Max	2.5V : Min	± 10% Max	3.3V Min	± 10% Max	Unit
XTAL1	UART Crystal Oscillator		24		24		24	MHz
ECLK	External Clock		32		50		64	MHz
T _{ECLK}	External Clock Time Period	15		10		7		ns
T _{AS}	Address Setup Time (16 mode)	5		5		5		ns
T _{AH}	Address Hold Time (16 mode)	0		0		0		ns
T _{CS}	Chip Select Width (16 mode)	60		30		30		ns
T _{RD}	IOR# Strobe Width (16 mode)	60		30		30		ns
T _{DY}	Read Cycle Delay (16 mode)	60		30		30		ns
T _{RDV}	Data Access Time (16 mode)		55		25		25	ns
T _{DD}	Data Disable Time (16 mode)	0	20	0	20	0	10	ns
T _{WR}	IOW# Strobe Width (16 mode)	60		30		30		ns
T _{DY}	Write Cycle Delay (16 mode)	60		30		30		ns
T _{DS}	Data Setup Time (16 mode)	15		10		10		ns
T _{DH}	Data Hold Time (16 mode)	5		5		5		ns
T _{ADS}	Address Setup (68 Mode)	5		5		5		ns
T _{ADH}	Address Hold (68 Mode)	0		0		0		ns
T _{RWS}	R/W# Setup to CS# (68 Mode)	5		5		5		ns
T _{RDA}	Read Data Access (68 mode)		55		25		25	ns
T _{RDH}	Read Data Disable (68 mode)		20		20		10	ns
T _{WDS}	Write Data Setup (68 mode)	15		10		10		ns
T _{WDH}	Write Data Hold (68 Mode)	5		5		5		ns
T _{RWH}	CS# De-asserted to R/W# De-asserted (68 Mode)	5		5		5		ns
T _{CSL}	CS# Width (68 Mode)	60		30		30		ns
T _{CSD}	CS# Cycle Delay (68 Mode)	60		30		30		ns
T _{WDO}	Delay From IOW# To Output		50		50		50	ns
T _{MOD}	Delay To Set Interrupt From MODEM Input		50		50		50	ns
T _{RSI}	Delay To Reset Interrupt From IOR#		50		50		50	ns
T _{SSI}	Delay From Stop To Set Interrupt		1		1		1	Bclk


HIGH PERFORMANCE DUART WITH 64-BYTE FIFO



AC ELECTRICAL CHARACTERISTICS

Symbol	Symbol Parameter		LIMITS 1.8V ± 10%		LIMITS 2.5V ± 10%		LIMITS 3.3V ± 10%	
		MIN	Мах	ΜιΝ	Мах	MIN	Max	
T _{RRI}	Delay From IOR# To Reset Interrupt		45		45		45	ns
T _{SI}	Delay From Stop To Interrupt		45		45		45	ns
T _{INT}	Delay From Initial INT Reset To Transmit Start	8	24	8	24	8	24	Bclk
T _{WRI}	Delay From IOW# To Reset Interrupt		45		45		45	ns
T _{SSR}	Delay From Stop To Set RXRDY#		1		1		1	Bclk
T _{RR}	Delay From IOR# To Reset RXRDY#		45		45		45	ns
T _{WT}	Delay From IOW# To Set TXRDY#		45		45		45	ns
T _{SRT}	Delay From Center of Start To Reset TXRDY#		8		8		8	Bclk
T _{RST}	Reset Pulse Width	40		40		40		ns
Bclk	Baud Clock		16X c	or 8X or 4	4X of dat	a rate	1	Hz

FIGURE 14. CLOCK TIMING





REV. 1.1.1

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

FIGURE 15. MODEM INPUT/OUTPUT TIMING FOR CHANNELS A & B





FIGURE 16. 16 MODE (INTEL) DATA BUS READ TIMING



XR16M752/XR68M752 HIGH PERFORMANCE DUART WITH 64-BYTE FIFO









FIGURE 18. 68 MODE (MOTOROLA) DATA BUS READ TIMING





REV. 1.1.1

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO

FIGURE 19. 68 MODE (MOTOROLA) DATA BUS WRITE TIMING





FIGURE 20. RECEIVE READY & INTERRUPT TIMING [NON-FIFO MODE] FOR CHANNELS A & B







FIGURE 21. TRANSMIT READY & INTERRUPT TIMING [NON-FIFO MODE] FOR CHANNELS A & B







REV. 1.1.1









FIGURE 24. TRANSMIT READY & INTERRUPT TIMING [FIFO MODE, DMA MODE DISABLED] FOR CHANNELS A & B






Stop Bit Start Last Data Byte Bit Transmitted $\overline{\downarrow}$ J ТΧ D0:D7 T S D0:D7 D0:D7 D0:D7 D0:D7 D0:D7 D0:D7 T s s т s т s lт S (Unloading) IER[1] enabled ISR Read ISR Read T_{sı} T_{SRT} INT* L <u>بر</u> -4 TX FIFO fills up TX FIFO drops to trigger level below trigger level T_{WRI} At least 1 TX FIFQ empty location in FIFO TXRDY# Full ${\rm T}_{\rm WT}$ --IOW# (Loading data into FIFO) *INT cleared when the ISR is read or when TX FIFO fills up to trigger level. TXDMA

FIGURE 25. TRANSMIT READY & INTERRUPT TIMING [FIFO MODE, DMA MODE ENABLED] FOR CHANNELS A & B



PACKAGE DIMENSIONS (48 PIN TQFP - 7 X 7 X 1 mm)




Note: The control dimension is the millimeter column

	INC	HES	MILLIN	IMETERS		
SYMBOL	MIN	MAX	MIN	MAX		
Α	0.039	0.047	1.00	1.20		
A ₁	0.002	0.006	0.05	0.15		
A ₂	0.037	0.041	0.95	1.05		
В	0.007	0.011	0.17	0.27		
С	0.004	0.008	0.09	0.20		
D	0.346	0.362	8.80	9.20		
D ₁	0.272	0.280	6.90	7.10		
е	0.020) BSC	0.50	BSC		
L	0.018	0.030	0.45	0.75		
а	0°	7 °	0°	7 °		

HIGH PERFORMANCE DUART WITH 64-BYTE FIFO



PACKAGE DIMENSIONS (32 PIN QFN - 5 X 5 X 0.9 mm)




Note: The control dimension is in millimeter.

	INC	HES	MILLIN	IETERS	
SYMBOL	MIN	ΜΑΧ	MIN	MAX	
А	0.031	0.039	0.80	1.00	
A1	0.000	0.002	0.00	0.05	
A3	0.006	0.010	0.15	0.25	
D	0.193	0.201	4.90	5.10	
D2	0.138	0.150	3.50	3.80	
b	0.007	0.012	0.18	0.30	
е	0.019	7 BSC	0.50	BSC	
L	0.012	0.020	0.35	0.45	
k	0.008	-	0.20	-	



PACKAGE DIMENSIONS (49 PIN SHRINK THIN BALL GRID ARRAY - 4 X 4mm)



Note: The control dimension is in millimeter.

	INC	HES	MILLIN	IETERS
SYMBOL	MIN	MAX	MIN	MAX
Α	0.035	0.046	0.88	1.18
A1	0.007	0.011	0.18	0.28
A2	0.028	0.035	0.70	0.90
D	0.154	0.161	3.90	4.10
D1	0.118	BSC	3.00	BSC
b	0.010	0.014	0.26	0.36
е	0.020) BSC	0.50	BSC



REVISION HISTORY

DATE	REVISION	DESCRIPTION
July 2006	P1.0.0	Preliminary Datasheet.
September 2006	1.0.0	Final Datasheet. Updated AC Electrical Characteristics.
May 2007	1.0.1	Corrected pin names pin out assignment for 48-pin TQFP package for XR68M752 in Motorola mode. Added GND center pad for QFN package to pin description. Added Motorola mode Read/Write timing waveforms. Updated QFN package dimensions drawing to show minimum "k" parameter.
May 2007	1.0.2	Updated pin description table, correct pin # of RXA in QFN-32 package.
December 2007	1.1.0	Added 49-pin STBGA package with these additional pins - PwrSave, ENIR# and EN485#.
June 2009	1.1.1	Corrected page 30 FCR[7:6] and FCR[5:4] default trigger levels.

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2008 EXAR Corporation

Datasheet June 2009.

Send your UART technical inquiry with technical details to hotline: uarttechsupport@exar.com.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.



TABLE OF CONTENTS

GENERAL DESCRIPTION	1
Applications	1
Features	. 1
FIGURE 1. XR16M752 BLOCK DIAGRAM	
FIGURE 2. PIN OUT ASSIGNMENT - TQFP AND QFN PACKAGES	
FIGURE 3. PIN OUT ASSIGNMENT - STBGA PACKAGE	
ORDERING INFORMATION	. 3
PIN DESCRIPTIONS	4
1.0 PRODUCT DESCRIPTION	. 9
2.0 FUNCTIONAL DESCRIPTIONS	
2.1 CPU INTERFACE	
Figure 4. XR16M752/XR68M752 Data Bus Interconnections	
2.2 DEVICE RESET	
2.3 CHANNEL A AND B SELECTION	11
TABLE 1: CHANNEL A AND B SELECT IN 16 MODE	
TABLE 2: CHANNEL A AND B SELECT IN 68 MODE	
2.4 CHANNEL A AND B INTERNAL REGISTERS	11
2.5 DMA MODE	
TABLE 3: TXRDY# AND RXRDY# OUTPUTS IN FIFO AND DMA MODE	
2.6 INTA AND INTB OUTPUTS	
TABLE 4: INTA AND INTB PINS OPERATION FOR TRANSMITTER	
TABLE 5: INTA AND INTB PIN OPERATION FOR RECEIVER	
2.7 CRYSTAL OSCILLATOR OR EXTERNAL CLOCK INPUT	
FIGURE 5. TYPICAL OSCILLATOR CONNECTIONS	
2.8 PROGRAMMABLE BAUD RATE GENERATOR WITH FRACTIONAL DIVISOR	
Figure 6. Baud Rate Generator Table 6: Typical data rates with a 24 MHz crystal or external clock at 16X Sampling	14 15
TABLE 0. TYPICAL DATA RATES WITH A 24 MIDZ CRYSTAL OR EXTERNAL CLOCK AT TOX SAMPLING 2.9 TRANSMITTER	
2.9 1 TRANSMITTER	
2.9.2 TRANSMITTER OPERATION IN NON-FIFO MODE	
Figure 7. Transmitter Operation in Non-FIFO Mode	
2.9.3 TRANSMITTER OPERATION IN FIFO MODE	
FIGURE 8. TRANSMITTER OPERATION IN FIFO AND FLOW CONTROL MODE	
2.10 RECEIVER	
2.10.1 RECEIVE HOLDING REGISTER (RHR) - READ-ONLY	
FIGURE 9. RECEIVER OPERATION IN NON-FIFO MODE	17
FIGURE 10. RECEIVER OPERATION IN FIFO AND AUTO RTS FLOW CONTROL MODE	
2.11 AUTO RTS (HARDWARE) FLOW CONTROL	
2.12 AUTO RTS HALT AND RESUME	
2.13 AUTO RS485 HALF-DUPLEX CONTROL	
2.14 AUTO CTS FLOW CONTROL	
FIGURE 11. AUTO RTS AND CTS FLOW CONTROL OPERATION	
2.15 AUTO XON/XOFF (SOFTWARE) FLOW CONTROL	
2.16 SPECIAL CHARACTER DETECT	
2.17 INFRARED MODE FIGURE 12. INFRARED TRANSMIT DATA ENCODING AND RECEIVE DATA DECODING	
FIGURE 12. INFRARED TRANSMIT DATA ENCODING AND RECEIVE DATA DECODING	
2.18 SLEEP MODE WITH WARE-OP INDICATOR AND POWERSAVE FEATURE	
2.19 SLEEP MODE WITH AUTO WAKE-OP 2.19.1 POWERSAVE FEATURE (49-PIN STBGA PACAKGE ONLY)	22
2.20 INTERNAL LOOPBACK	
Figure 13. Internal LOOP Back in Channel A and B	
3.0 UART INTERNAL REGISTERS	
TABLE 7: UART CHANNEL A AND B UART INTERNAL REGISTERS	
TABLE 7: OART CHANNEL A AND D OART INTERNAL REGISTERS TABLE 8: INTERNAL REGISTERS DESCRIPTION. SHADED BITS ARE ENABLED WHEN EFR BIT-4=1	
4.0 INTERNAL REGISTER DESCRIPTIONS	
4.1 RECEIVE HOLDING REGISTER (RHR) - READ- ONLY	
4.2 TRANSMIT HOLDING REGISTER (THR) - WRITE-ONLY	
4.3 INTERRUPT ENABLE REGISTER (IER) - READ/WRITE	
4.3.1 IER VERSUS RECEIVE FIFO INTERRUPT MODE OPERATION	



4.3.2 IER VERSUS RECEIVE/TRANSMIT FIFO POLLED MODE OPERATION	. 27
4.4 INTERRUPT STATUS REGISTER (ISR) - READ-ONLY	
4.4.1 INTERRUPT GENERATION:	
4.4.2 INTERRUPT CLEARING:	
Table 9: Interrupt Source and Priority Level	
4.5 FIFO CONTROL REGISTER (FCR) - WRITE-ONLY	
TABLE 10: TRANSMIT AND RECEIVE FIFO TRIGGER LEVEL SELECTION A CLUME CONTROL DECIDED (LOD)	
4.6 LINE CONTROL REGISTER (LCR) - READ/WRITE TABLE 11: PARITY SELECTION	
4.7 MODEM CONTROL REGISTER (MCR) OR GENERAL PURPOSE OUTPUTS CONTROL - READ/WRITE	
TABLE 12: REGISTER AT ADDRESS OFFSET 0X7	
TABLE 12: REGISTER AT ADDRESS OFFSET 0x7 TABLE 13: REGISTER AT ADDRESS OFFSET 0x6	
4.8 LINE STATUS REGISTER (LSR) - READ ONLY	
4.9 MODEM STATUS REGISTER (MSR) - READ ONLY	
4.10 SCRATCH PAD REGISTER (SPR) - READ/WRITE	
4.11 TRANSMISSION CONTROL REGISTER (TCR) - READ/WRITE (REQUIRES EFR BIT-4 = 1)	
4.12 TRIGGER LEVEL REGISTER (TLR) - READ/WRITE (REQUIRES EFR BIT-4 = 1)	
4.13 BAUD RATE GENERATOR REGISTERS (DLL, DLM AND DLD[3:0]) - READ/WRITE	
TABLE 14: SAMPLING RATE SELECT	
4.14 ENHANCED FEATURE REGISTER (EFR)	
Table 15: Software Flow Control Functions	. 37
4.14.1 SOFTWARE FLOW CONTROL REGISTERS (XOFF1, XOFF2, XON1, XON2) - READ/WRITE	. 38
TABLE 16: UART RESET CONDITIONS FOR CHANNEL A AND B	
5.0 ELECTRICAL CHARACTERISTICS	
Absolute Maximum Ratings	
Typical Package Thermal Resistance Data (Margin of error: ± 15%)	
DC ELECTRICAL CHARACTERISTICS	
AC ELECTRICAL CHARACTERISTICS	
FIGURE 14. CLOCK TIMING	
Figure 15. Modem Input/Output Timing For Channels A & B	
Figure 16. 16 Mode (Intel) Data Bus Read Timing Figure 17. 16 Mode (Intel) Data Bus Write Timing	
FIGURE 17. TO MODE (INTEL) DATA BUS WRITE TIMING FIGURE 18. 68 MODE (MOTOROLA) DATA BUS READ TIMING	
FIGURE 20. RECEIVE READY & INTERRUPT TIMING [NON-FIFO MODE] FOR CHANNELS A & B	. 45
Figure 19. 68 Mode (Motorola) Data Bus Write Timing	45
FIGURE 21. TRANSMIT READY & INTERRUPT TIMING [NON-FIFO MODE] FOR CHANNELS A & B	. 46
FIGURE 22. RECEIVE READY & INTERRUPT TIMING [FIFO MODE, DMA DISABLED] FOR CHANNELS A & B	
FIGURE 23. RECEIVE READY & INTERRUPT TIMING [FIFO MODE, DMA ENABLED] FOR CHANNELS A & B	
FIGURE 24. TRANSMIT READY & INTERRUPT TIMING [FIFO MODE, DMA MODE DISABLED] FOR CHANNELS A & B	47
FIGURE 25. TRANSMIT READY & INTERRUPT TIMING [FIFO MODE, DMA MODE ENABLED] FOR CHANNELS A & B	
PACKAGE DIMENSIONS (48 PIN TQFP - 7 X 7 X 1 mm)	
PACKAGE DIMENSIONS (32 PIN QFN - 5 x 5 x 0.9 mm)	
PACKAGE DIMENSIONS (49 PIN SHRINK THIN BALL GRID ARRAY - 4 X 4mm)	
REVISION HISTORY	52

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for UART Interface IC category:

Click to view products by MaxLinear manufacturer:

Other Similar products are found below :

 753167B
 ST16C654DCQ64
 ST16C654CJ68-F
 ST16C654CJ68TR-F
 ST68C554IJ68-F
 TL28L92IFR
 MIC2013-0.5YML TR
 MAX3109ETJ+

 XR82C684CJ/44-F
 SCN8031HCCN40
 ST16C554DIQ64TR-F
 XR88C681CJ-F
 XR17D154IV-F
 ST16C450CJ44-F
 XR68C681CJ-F

 ST16C554DCQ64-F
 IS82C52Z
 MAX3100CEE+
 MAX3100CPD+
 MAX3100EE+
 MAX3100EPD+
 MAX3107EAG+
 MAX3107EAG+T

 MAX17851AUP/V+
 XR16L2750CM-F
 XR16C854IQ-F
 XR17V352IB113-F
 XR17V354IB176-F
 XR20M1172IG28TR-F
 XR20M1170IG16

 F
 ST16C2550IQ48TR-F
 SC16C654DBIB64,151
 SC16C550BIB48,151
 SC16IS750IPW,112
 SC16IS752IPW,112
 SC16IS752IPW,112

 SC16IS752IPW,128
 SC16IS762IPW,112
 PI7C9X7952BFDE
 2746391
 XR20M1170IL16-F
 XR16L2550IM-F
 ST16C550CQ48-F
 CS82C52Z

 XR20M1172IL32TR-F
 SCC68070CDA84
 XR17D158IV-F
 TL16C550CPTRG4
 TL16C2552FNG4
 NS16C2552TVA/NOPB