XR76121

## 20A Synchronous Step-Down COT Regulators

## Description

The XR76121 is a synchronous step-down regulator combining the controller, drivers, bootstrap diode and MOSFETs in a single package for point-of-load supplies. The XR76121 has a load current rating of 20 A . A wide 5 V to 22 V input voltage range allows for single supply operation from industry standard $5 \mathrm{~V}, 12 \mathrm{~V}$ and 19.6 V rails.
With a proprietary emulated current mode constant on-time (COT) control scheme, the XR76121 provides extremely fast line and load transient response using ceramic output capacitors. They require no loop compensation, simplifying circuit implementation and reducing overall component count. The control loop also provides $0.1 \%$ load and $0.1 \%$ line regulation and maintains constant operating frequency. A selectable power saving mode, allows the user to operate in discontinuous mode (DCM) at light current loads thereby significantly increasing the converter efficiency.
A host of protection features, including overcurrent, over temperature, overvoltage, short-circuit, open feedback detect and UVLO, helps achieve safe operation under abnormal operating conditions.
The XR76121 is available in a RoHS compliant, green/halogen-free space-saving $5 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN package.

## Typical Application



Figure 1. Typical Application

## FEATURES

- 20A step-down regulator
- 4.5 V to 5.5 V low $\mathrm{V}_{\mathrm{IN}}$ operation
- 5 V to 22 V wide single input voltage
- 3 V to 22 V operation with external 5 V bias
- $\geq 0.6 \mathrm{~V}$ adjustable output voltage
- Proprietary constant on-time control
- No loop compensation required
- Ceramic output capacitor stable operation
- Programmable 70 ns -1 $\mu \mathrm{s}$ on-time
- Constant $200 \mathrm{kHz}-1 \mathrm{MHz}$ frequency
- Selectable CCM or CCM/DCM operation
- Power-good flag with low impedance when power removed
- Precision enable
- Programmable soft-start
- $5 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN package


## APPLICATIONS

- Servers
- Distributed power architecture
- Point-of-load converters
- FPGA, DSP and processor supplies
- Base stations, switches/routers


Figure 2. Efficiency

## Absolute Maximum Ratings

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to any absolute maximum rating condition for extended periods may affect device reliability and lifetime.

PVIN, $\mathrm{V}_{\mathrm{IN}}$ -0.3 V to 25 V
$V_{C C}$ -0.3V to 6.0V
BST. -0.3 V to $31 \mathrm{~V}^{(1)}$

BST-SW . -0.3 V to 6 V
SW, ILIM...................................................... -1V to 25V ${ }^{(1)(2)}$
All other pins -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Storage temperature................................... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Junction temperature................................................. $150^{\circ} \mathrm{C}$
Power dissipation ....................................... Internally limited
Lead temperature (soldering, 10 second) $\qquad$ $300^{\circ} \mathrm{C}$
ESD rating (HBM - human body model) ....................... 2 kV
ESD rating (CDM - charged device model) .................. 1kV
ESD rating (MM - machine model) ............................. 200V

## Operating Conditions

$P V_{\text {IN }}$. ..... 3 V to 22 V
$\mathrm{V}_{\mathrm{IN}}$. ..... 4 .5 V to 22 V
$\mathrm{V}_{\mathrm{CC}}$ ..... 4.5 V to 5.5 V
SW, ILIM ..... -1 V to $22 \mathrm{~V}^{(2)}$
PGOOD, TON, SS, EN -0.3 V to $5.5 \mathrm{~V}^{(2)}$
Switching frequency $200 \mathrm{kHz}-1 \mathrm{MHz}^{(3)}$
Junction temperature range ( $\mathrm{T}_{\mathrm{J}}$ ) ..... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Package power dissipation max at $25^{\circ} \mathrm{C}$ ..... 4.1W
Package thermal resistance $\theta_{\mathrm{JA}}$ ..... $24^{\circ} \mathrm{C} / \mathrm{W}^{(4)}$
notes:

1. No external voltage applied.2. SW pin's $D C$ range is -1 V , transient is -5 V for less than 50 ns .3. Recommended.4. Measured on MaxLinear evaluation board.

## Electrical Characteristics

Specifications are for operating junction temperature of $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ only; limits applying over the full operating junction temperature range are denoted by a $\cdot$. Typical values represent the most likely parametric norm at $T_{J}=25^{\circ} \mathrm{C}$, and are provided for reference purposes only. Unless otherwise indicated, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{SW}=\mathrm{AGND}=\mathrm{PGND}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{VCC}}=4.7 \mathrm{uF}$.

| Symbol | Parameter | Conditions | $\bullet$ | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Characteristics |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range | $\mathrm{V}_{\mathrm{CC}}$ regulating | - | 5 | 12 | 22 | V |
|  |  | $\mathrm{V}_{\text {CC }}$ tied to $\mathrm{V}_{\text {IN }}$ |  | 4.5 | 5.0 | 5.5 |  |
| $I_{\text {VIN }}$ | $\mathrm{V}_{\text {IN }}$ supply current | Not switching, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0.7 \mathrm{~V}$ | - |  | 0.8 | 1.3 | mA |
| Ivcc | $\mathrm{V}_{\mathrm{CC}}$ quiescent current | Not switching, $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{FB}}=0.7 \mathrm{~V}$ | - |  | 0.8 | 1.3 | mA |
| IVIN | $\mathrm{V}_{\text {IN }}$ supply current | $\begin{aligned} & \mathrm{f}=600 \mathrm{kHz}, \mathrm{R}_{\mathrm{ON}}=49.9 \mathrm{k}, \\ & \mathrm{~V}_{\mathrm{FB}}=0.58 \mathrm{~V} \end{aligned}$ |  |  | 17 |  | mA |
| Ioff | Shutdown current | Enable $=0 \mathrm{~V}, \mathrm{PV}$ IN $=\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ |  |  | 1 |  | $\mu \mathrm{A}$ |
| Enable and Undervoltage Lock-Out UVLO |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IH_EN }}$ | EN pin rising threshold |  | - | 1.8 | 1.9 | 2.0 | V |
| $\mathrm{V}_{\text {EN_HYS }}$ | EN pin hysteresis |  |  |  | 60 |  | mV |
|  | $\mathrm{V}_{\text {CC }}$ UVLO start threshold, rising edge |  | - | 4.00 | 4.25 | 4.40 | V |
|  | $\mathrm{V}_{\text {CC }}$ UVLO hysteresis |  | - | 100 | 170 |  | mV |

## Electrical Characteristics (Continued)

Specifications are for operating junction temperature of $T_{J}=25^{\circ} \mathrm{C}$ only; limits applying over the full operating junction temperature range are denoted by a $\bullet$. Typical values represent the most likely parametric norm at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, and are provided for reference purposes only. Unless otherwise indicated, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{SW}=\mathrm{AGND}=\mathrm{PGND}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{Vcc}}=4.7 \mathrm{uF}$.

| Symbol | Parameter | Conditions | - | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage |  |  |  |  |  |  |  |
| $V_{\text {REF }}$ | Reference voltage | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}-22 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ regulating |  | 0.597 | 0.600 | 0.603 | V |
|  |  | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ tied to $\mathrm{V}_{\text {IN }}$ |  | 0.596 | 0.600 | 0.604 | V |
|  |  | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}-22 \mathrm{~V}, \mathrm{~V}_{\text {CC }}$ regulating <br> $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}$ tied to $\mathrm{V}_{\text {IN }}$ | - | 0.594 | 0.600 | 0.606 | V |
|  | DC load regulation | CCM operation, closed loop, applies to any Cout |  |  | $\pm 0.1$ |  | \% |
|  | DC line regulation |  |  |  | $\pm 0.1$ |  | \% |
| Programmable Constant On-Time |  |  |  |  |  |  |  |
|  | On-time 1 | $\mathrm{R}_{\text {ON }}=5.90 \mathrm{k} \Omega, \mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ | - | 170 | 200 | 230 | ns |
|  | f corresponding to on-time 1 | $\mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}$ |  | 360 | 415 | 490 | kHz |
|  | On-time 2 | $\mathrm{R}_{\text {ON }}=16.2 \mathrm{k} \Omega, \mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ | - | 425 | 500 | 575 | ns |
|  | f corresponding to on-time 2 | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  | 478 | 550 | 647 | kHz |
|  | On-time 3 | $\mathrm{R}_{\text {ON }}=3.01 \mathrm{k} \Omega, \mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ | - | 90 | 110 | 135 | ns |
|  | Minimum off-time |  | - |  | 250 | 350 | ns |
| Diode Emulation Mode |  |  |  |  |  |  |  |
|  | Zero crossing threshold | DC value measured during test |  |  | -2 |  | mV |
| Soft-Start |  |  |  |  |  |  |  |
| Iss_Charge | Charge current |  | - | -14 | -10 | -6 | $\mu \mathrm{A}$ |
| ISS_DISCHARGE | Discharge current | Fault present | - | 1 | 3 |  | mA |
| $\mathrm{V}_{\text {CC }}$ Linear Regulator |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}$ | Output voltage | $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}$ to 22V, $\mathrm{I}_{\text {LOAD }}=0$ to 30 mA | - | 4.8 | 5.0 | 5.2 | V |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{N}}=16.2 \mathrm{k} \Omega, \\ & \mathrm{f}_{\mathrm{SW}}=678 \mathrm{kHz} \end{aligned}$ | - | 4.6 | 4.8 |  |  |
| Power Good Output |  |  |  |  |  |  |  |
|  | Power good threshold |  |  | -10 | -7.5 | -5 | \% |
|  | Power good hysteresis |  |  |  | 1 | 4 | \% |
|  | Power good | Minimum $\mathrm{I}_{\text {SINK }}=1 \mathrm{~mA}$ |  |  |  | 0.2 | V |
|  | Power good, unpowered | $\mathrm{I}_{\text {SINK }}=1 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Power good assertion delay, FB rising |  |  |  | 2 |  | ms |
|  | Power good de-assertion delay, FB falling |  |  |  | 65 |  | $\mu \mathrm{s}$ |

## Electrical Characteristics (Continued)

Specifications are for operating junction temperature of $T_{J}=25^{\circ} \mathrm{C}$ only; limits applying over the full operating junction temperature range are denoted by a $\bullet$. Typical values represent the most likely parametric norm at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, and are provided for reference purposes only. Unless otherwise indicated, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{SW}=\mathrm{AGND}=\mathrm{PGND}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{Vcc}}=4.7 \mathrm{uF}$.

| Symbol | Parameter | Conditions | - | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode Control (FCCM) |  |  |  |  |  |  |  |
|  | FCCM mode logic high threshold | FCCM rising | - | 2.4 |  |  | V |
|  | FCCM mode logic low threshold | FCCM falling | - |  |  | 0.4 | V |
|  | Input leakage current |  |  |  | 100 |  | nA |
| Open Feedback/OVP Detect (VSNS) |  |  |  |  |  |  |  |
|  | OVP trip high threshold | VSNS rising. Specified as \% of $\mathrm{V}_{\text {REF }}$ | - | 115 | 120 | 125 | \% |
|  | OVP trip low threshold | VSNS falling. Specified as \% of $\mathrm{V}_{\text {REF }}$ | - |  | 115 |  | \% |
|  | OVP comparator delay | VSNS rising | - | 0.5 | 1 | 3.5 | $\mu \mathrm{s}$ |
|  | Delay to turn off power stage from an overvoltage event | VSNS rising | - |  |  | 3.5 | $\mu \mathrm{s}$ |
| Protection: OCP, OTP, Short-Circuit |  |  |  |  |  |  |  |
|  | Hiccup timeout |  |  |  | 110 |  | ms |
|  | $\mathrm{ILIM} / \mathrm{R}_{\text {DS }}$ |  |  | 14.5 | 16.2 | 18.0 | $\mu \mathrm{A} / \mathrm{m} \Omega$ |
|  | LIIM current temperature coefficient |  |  |  | 0.4 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
|  | ILIM comparator offset |  |  | -4.7 | 0 | 4.7 | mV |
|  | ILIM comparator offset |  | - | -8.0 | 0 | 8.0 | mV |
|  | Current limit blanking |  |  |  | 100 |  | ns |
|  | Thermal shutdown threshold | Rising temperature |  |  | 138 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Thermal hysteresis |  |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Feedback pin short-circuit threshold | Percent of $\mathrm{V}_{\text {REF }}$, short circuit is active. After PGOOD asserts high. | - | 50 | 60 | 70 | \% |
| Output Power Stage |  |  |  |  |  |  |  |
|  | High-side MOSFET $\mathrm{R}_{\text {DS(ON) }}$ | l DS $=2 \mathrm{~A}$ |  |  | 7.7 | 10 | $\mathrm{m} \Omega$ |
|  | Low-side MOSFET $\mathrm{R}_{\text {DS(ON) }}$ | $\mathrm{I}_{\mathrm{DS}}=2 \mathrm{~A}$ |  |  | 3.1 | 3.5 | $\mathrm{m} \Omega$ |
|  | Maximum output current |  | - | 20 |  |  | A |

## Pin Configuration



## Pin Functions

| Pin Number | Pin Name | Type | Description |
| :---: | :---: | :---: | :---: |
| 1 | FB | A | Feedback input to feedback comparator. |
| 2 | FCCM | 1 | Forcing this pin logic level high forces CCM operation. |
| 3 |  |  |  |
| 4 |  |  |  |
| 5 | TON | A | Constant on-time programming pin. Connect with a resistor to AGND. |
| 6 | ILIM | A | Overcurrent protection programming. Connect with a resistor to SW. |
| 7 | PGOOD | OD | Power-good output. Open drain to AGND. Low Z when IC unpowered. |
| 8 | VSNS | A | Sense pin for output OVP and open FB. |
| 9 | VIN | A | Supply input for the regulator's LDO. Normally connected to $\mathrm{PV}_{\text {IN }}$. |
| 10 | VCC | A | The output of regulators LDO. It requires a $4.7 \mu \mathrm{~F} \mathrm{~V}_{\mathrm{CC}}$ bypass capacitor. For operation using a 5 V rail, VCC should be tied to VIN. |
| 11 | PGND | PWR | Ground of the power stage. Internally connected to source of the low-side MOSFET. |
| 12 | SW | PWR | Switch node. Internally it connects source of the high-side MOSFET to drain of the Iow-side MOSFET. |
| 13 | PVIN | PWR | Input voltage for power stage. Internally connected to drain of the high-side MOSFET. |
| 14 | BST | A | High-side driver supply pin. Connect a $0.1 \mu \mathrm{~F}$ bootstrap capacitor between BST and SW. |
| 15 | EN | I | Precision enable pin. Pulling this pin above 2 V will enable the regulator. |
| 16 | SS | A | Soft-start pin. Connect an external capacitor between SS and AGND to program the softstart rate based on the $10 \mu \mathrm{~A}$ internal source current. |
| 17 | AGND PAD | A | Signal ground for control circuitry. |

## NOTE:

$A=$ Analog, $I=$ Input, $O=$ Output, $O D=$ Open Drain, $P W R=$ Power.

## Typical Performance Characteristics

Efficiency and Package Thermal Derating
Unless otherwise specified: $\mathrm{T}_{\text {AMBIENT }}=25^{\circ} \mathrm{C}$, no airflow, $\mathrm{f}=800 \mathrm{kHz}$. Efficiency data includes inductor losses, schematic from the Application Information section of this datasheet.


Figure 3. Efficiency, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$


Figure 5. Maximum $\mathrm{T}_{\text {AMBIENT }}$ vs. IOUt, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, No Airflow


Figure 4. Efficiency, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~L}=0.4 \mu \mathrm{H}$


Figure 6. Maximum $\mathrm{T}_{\text {Ambient }}$ vs. Iout, $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, No Airflow

## Typical Performance Characteristics (Continued)

All data taken at $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{f}=800 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, no airflow, forced CCM . (Unless otherwise specified). Schematic from the Applications Information section of this datasheet.


Figure 7. Steady State, IOUT $=20 \mathrm{~A}$


Figure 9. Power-Up, IOUT $=20 \mathrm{~A}$


Figure 11. Load Transient, Forced CCM, 0A-10A-0A


Figure 8. Steady State, DCM, IOUT $=0 \mathrm{~A}$


Figure 10. Power-Up, IOUT $=0 \mathrm{~A}$


Figure 12. Load Transient, DCM,
1.8A-11.8A-1.8A

## Typical Performance Characteristics (Continued)

All data taken at $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{f}=800 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, no airflow, forced CCM . (Unless otherwise specified). Schematic from the Applications Information section of this datasheet.


Figure 13. Load Transient, DCM or Forced CCM, 10A-20A-10A


Figure 15. Power-Up with Pre-Bias Voltage, $\mathrm{I}_{\text {OUT }}=0 \mathrm{~A}$


Figure 14. Enable Functionality, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$


Figure 16. Short-Circuit Recovery, lout $=20 \mathrm{~A}$

## Typical Performance Characteristics (Continued)

All data taken at $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{f}=800 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, no airflow, forced CCM . (Unless otherwise specified). Schematic from the Applications Information section of this datasheet.


Figure 17. Load Regulation


Figure 19. $\mathrm{t}_{\mathrm{ON}}$ vs. RoN


Figure 21. Frequency vs. Iout


Figure 18. Line Regulation


Figure 20. $\mathrm{t}_{\mathrm{ON}} \mathrm{vs} . \mathrm{V}_{\mathrm{IN}}, \mathrm{R}_{\mathrm{ON}}=5.9 \mathrm{k} \Omega$


Figure 22. Frequency vs. $\mathrm{V}_{\mathrm{IN}}$

## Typical Performance Characteristics (Continued)

All data taken at $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{f}=800 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, no airflow, forced CCM. (Unless otherwise specified). Schematic from the Applications Information section of this datasheet.


Figure 23. locP vs. R $\mathrm{R}_{\mathrm{LIM}}$


Figure 25. $\mathrm{t}_{\mathrm{ON}}$ vs. Temperature, $\mathrm{R}_{\mathrm{ON}}=5.9 \mathrm{k}$


Figure 24. $\mathrm{V}_{\text {REF }}$ vs. Temperature

## Functional Block Diagram



Figure 26. Functional Block Diagram

## Applications Information

## Detailed Operation

The XR76121 uses a synchronous step-down proprietary emulated current-mode Constant On-Time (COT) control scheme. The on-time, which is programmed via $R_{O N}$, is inversely proportional to $\mathrm{V}_{\mathbb{I}}$ and maintains a nearly constant frequency. The emulated current-mode control allows the use of ceramic output capacitors.
Each switching cycle begins with the high-side (switching) FET turning on for a preprogrammed time. At the end of the on-time, the high-side FET is turned off and the low-side (synchronous) FET is turned on for a preset minimum time ( 250 ns nominal). This parameter is termed the minimum off-time. After the minimum off-time the voltage at the feedback pin FB is compared to an internal voltage ramp at the feedback comparator. When $\mathrm{V}_{\mathrm{FB}}$ drops below the ramp voltage, the high-side FET is turned on and the cycle repeats. This voltage ramp constitutes an emulated current ramp and allows for the use of ceramic capacitors, in addition to other capacitor types, for output filtering.

## Enable

The enable input provides precise control for startup. Where bus voltage is well regulated, the enable input can be derived from this voltage with a suitable resistor divider. This ensures that XR76121 does not turn on until bus voltage reaches the desired level. Therefore the enable feature allows implementation of undervoltage lockout for the bus voltage $\mathrm{PV}_{\mathrm{IN}}$. Simple sequencing can be implemented by using the PGOOD signal as the enable input of a succeeding XR76121. Sequencing can also be achieved by using an external signal to control the enable pin.

## Selecting the Forced CCM Mode

A voltage higher than 2.4 V at the FCCM pin forces the XR76121 to operate in continuous conduction mode (CCM). Note that discontinuous conduction mode (DCM) is always on during soft-start. DCM will persist following soft-start until a sufficient load is applied to transition the regulator to CCM. Magnitude of the load required to transition to CCM is $\Delta I_{\mathrm{L}} / 2$, where $\Delta I_{\mathrm{L}}$ is peak-to-peak inductor current ripple. Once the regulator transitions to CCM it will continue operating in CCM regardless of the load magnitude.

## Selecting the DCM/CCM Mode

The DCM will always be available if a voltage less than 0.4 V is applied to the FCCM pin. XR76121 will operate in either DCM or CCM depending on the load magnitude. At light loads DCM significantly increases efficiency as seen in Figures 3 and 4. A preload of 10 mA is recommended for DCM operation. This helps improve voltage regulation when external load is less then 10 mA and may reduce voltage ripple.

Programming the On-Time
The on-time ton is programmed via resistor $\mathrm{R}_{\mathrm{ON}}$ according to following equation:

$$
\text { RON }=\frac{\mathrm{V}_{\mathrm{IN}} \times\left[\mathrm{t} \mathrm{ON}-\left(2.5 \times 10^{-8}\right)\right]}{3.45 \times 10^{-10}}
$$

A graph of ton versus Ron, using the above equation, is compared to typical test data in Figure 19. The graph shows that calculated data matches typical test data within $3 \%$.

The ton corresponding to a particular set of operating conditions can be calculated based on empirical data from:

$$
\mathrm{t}_{\mathrm{ON}}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }} \times 1.06 \times \mathrm{fxEff}}
$$

Where:

- $f$ is the desired switching frequency at nominal lout.
- Eff. is the converter efficiency corresponding to nominal lout.
Substituting for $\mathrm{t}_{\mathrm{N}}$ in the first equation we get:

$$
R_{O N}=\frac{\left(\frac{V_{\text {OUT }}}{1.06 \times f \times \mathrm{Eff} .}\right)-\left[\left(2.5 \times 10^{-8}\right) \times \mathrm{V}_{\text {IN }}\right]}{\left(3.45 \times 10^{-10}\right)}
$$

Now $\mathrm{R}_{\mathrm{ON}}$ can be calculated in terms of operating conditions $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$, $f$ and efficiency using the above equation.

At $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{f}=800 \mathrm{kHz}, \mathrm{l}_{\text {OUT }}=20 \mathrm{~A}$ and using the efficiency numbers from Figure 3 we get the following R RoN:

| V OUT $^{\text {(V) }}$ | Eff. (\%) | $f(\mathrm{kHz})$ | $\mathrm{R}_{\text {ON }}(\mathrm{k} \Omega)$ |
| :---: | :---: | :---: | :---: |
| 5.0 | 0.95 | 600 | 23.12 |
| 3.3 | 0.93 | 600 | 15.30 |
| 2.5 | 0.91 | 800 | 8.52 |
| 1.8 | 0.89 | 800 | 6.04 |
| 1.5 | 0.87 | 800 | 5.02 |
| 1.2 | 0.84 | 800 | 4.01 |
| 1.0 | 0.81 | 800 | 3.35 |

XR76121 Ron for common output voltages,
$\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=20 \mathrm{~A}$

## Applications Information (Continued)

## Overcurrent Protection (OCP)

If the load current exceeds the programmed overcurrent threshold locp for four consecutive switching cycles, the regulator enters the hiccup mode of operation. In hiccup mode the MOSFET gates are turned off for 110 ms (hiccup timeout). Following the hiccup timeout a soft-start is attempted. If OCP persists, hiccup timeout will repeat. The regulator will remain in hiccup mode until load current is reduced below the programmed locp. In order to program overcurrent protection use the following equation:

$$
\text { RLIM }=\left[\frac{(\mathrm{lOCP}+(0.5 \times \Delta \mathrm{IL}))}{\left(\frac{\mathrm{lLIM}}{\mathrm{RDS}}\right)}\right]+0.16 \mathrm{k} \Omega
$$

Where:

- $\mathrm{R}_{\text {LIM }}$ is resistor value in $\mathrm{k} \Omega$ for programming locP
- locp is the overcurrent value to be programmed
- $\Delta I_{L}$ is the peak-to-peak inductor current ripple
- $\mathrm{I}_{\mathrm{LIM}} / \mathrm{R}_{\mathrm{DS}}$ is the minimum value of the parameter specified in the tabulated data
- $\mathrm{ILIM} / \mathrm{R}_{\mathrm{DS}}=14.5 \mathrm{uA} / \mathrm{m} \Omega$
- $0.16 \mathrm{k} \Omega$ accounts for OCP comparator offset

The above equation is for worst-case analysis and safeguards against premature OCP. Typical value of locp, for a given $\mathrm{R}_{\mathrm{LIM}}$, will be higher than that predicted by the above equation. Graph of calculated IOCP vs. $R_{\text {LIM }}$ is compared to typical locp in Figures 23.

## Short-Circuit Protection (SCP)

If the output voltage drops below $60 \%$ of its programmed value (i.e., FB drops below 0.36 V ), the regulator will enter hiccup mode. Hiccup mode will persist until short-circuit is removed. The SCP circuit becomes active at the end of soft-start. Hiccup mode and short-circuit recovery waveform is shown in Figure 16.

## Over Temperature Protection (OTP)

OTP triggers at a nominal controller temperature of $138^{\circ} \mathrm{C}$. The gates of the switching FET and the synchronous FET are turned off. When controller temperature cools down to $123^{\circ} \mathrm{C}$, soft-start is initiated and regular operation resumes.

## Overvoltage Protection (OVP)

The output OVP function detects an overvoltage condition on $\mathrm{V}_{\text {OUt }}$ of the regulator. OVP is achieved by comparing the voltage at VSNS pin to an OVP threshold voltage set at $1.2 \times V_{\text {REF }}$. When VSNS voltage exceeds the OVP threshold, an internal overvoltage signal asserts after 1us (typical). This OVP signal latches off the high-side FET, turns on the low-side FET and also asserts PGOOD low. The low-side FET remains on to discharge the output capacitor until VSNS voltage drops below $1.15 \times V_{\text {REF }}$. Then low-side FET turns off to prevent complete discharge of $\mathrm{V}_{\text {OUt }}$. The high-side and low-side FETs remain latched off until $\mathrm{V}_{\text {IN }}$ or EN is recycled. In order to use this feature, connect VSNS to $\mathrm{V}_{\text {OUT }}$ with a resistor divider as shown in the application circuit. Use the same resistor divider value that was used for programming $\mathrm{V}_{\text {OUT }}$.

Programming the Output Voltage
Use a voltage divider as shown in Figure 1 to program the output voltage $\mathrm{V}_{\text {OUT }}$.

$$
\mathrm{R} 1=\mathrm{R} 2 \times\left(\frac{\mathrm{V}_{\text {OUT }}}{0.6}-1\right)
$$

The recommended value for R 2 is $2 \mathrm{k} \Omega$.

## Programming the Soft-Start

Place a capacitor $\mathrm{C}_{\mathrm{SS}}$ between the SS and AGND pins to program the soft-start. In order to program a soft-start time of $\mathrm{t}_{\mathrm{SS}}$, calculate the required capacitance $\mathrm{C}_{\mathrm{SS}}$ from the following equation:

$$
\mathrm{CSS}=\operatorname{tsS} \times \frac{10 \mu \mathrm{~A}}{0.6 \mathrm{~V}}
$$

## Pre-Bias Startup

XR76121 has the capability to startup into a pre-charged output. Typical pre-bias startup waveforms are shown in Figure 15.

Maximum Allowable Voltage Ripple at FB Pin The steady-state voltage ripple at feedback pin FB ( $\mathrm{V}_{\mathrm{FB}, \mathrm{RIPPLE}}$ ) must not exceed 50 mV in order for the regulator to function correctly. If $\mathrm{V}_{\mathrm{FB}, \mathrm{RIPPLE}}$ is larger than 50 mV then Cout and/or L should be increased as necessary in order to keep the $\mathrm{V}_{\text {FB, RIPple }}$ below 50 mV .

## Applications Information (Continued)

## Feed-Forward Capacitor (CFF)

The feed-forward capacitor $\mathrm{C}_{\mathrm{FF}}$ is used to set the necessary phase margin when using ceramic output capacitors. Calculate CFF from the following equation:

$$
C_{\text {FF }}=\frac{1}{2 \times \pi \times R 1 \times 5 \times f L C}
$$

Where $f_{\text {LC }}$, the output filter double-pole frequency is calculated from:

$$
\mathrm{fLC}=\frac{1}{2 \times \pi \times \sqrt{\text { LxCOUT }}}
$$

You must use manufacturer's DC derating curves to determine the effective capacitance corresponding to $\mathrm{V}_{\text {OUT }}$. A load step test (and/or a loop frequency response test) should be performed and if necessary $\mathrm{C}_{\text {FF }}$ can be adjusted in order to get a critically damped transient load response.
In applications where output voltage ripple is less than about 3 mV , such as when a large number of ceramic Cout are paralleled, it is necessary to use ripple injection from across the inductor. The circuit and corresponding calculations are explained in the MaxLinear design note.

Feed-Forward Resistor ( $\mathrm{R}_{\mathrm{FF}}$ )
$R_{F F}$ is required when $C_{F F}$ is used. $R_{F F}$, in conjunction with $\mathrm{C}_{\mathrm{FF}}$, functions similar to a high frequency pole and adds gain margin to the frequency response. Calculate $R_{\text {FF }}$ from:

$$
\mathrm{R}_{\mathrm{FF}}=\frac{1}{2 \times \pi \times f \times \mathrm{C}_{\mathrm{FF}}}
$$

Where $f$ is the switching frequency.
If $R_{F F}$ is greater than $0.1 \times R 1$, then instead of $C_{F F} / R_{F F}$, use ripple injection circuit as described in MaxLinear's design note.

## Thermal Design

Proper thermal design is critical in controlling device temperatures and in achieving robust designs. There are a number of factors that affect the thermal performance. One key factor is the temperature rise of the devices in the package, which is a function of the thermal resistances of the devices inside the package and the power being dissipated.
The thermal resistance of the XR76121 is specified in the Operating Ratings section of this datasheet. The $\theta_{\mathrm{JA}}$ thermal resistance specification is based on the XR76121 evaluation board operating without forced airflow. Since the actual board design in the final application will be different, the thermal resistances in the final design may be different from those specified.
The package thermal derating curves for the XR76121 are shown in Figures 5 and 6. These correspond to input voltage of 12 V and 5 V , respectively. The package thermal derating curves for the XR76121 are shown in Figures 9 and 10.

## Applications Information



Figure 27. Application Circuit Schematic

## Mechanical Dimensions



TERMINAL DETAILS
NロTE : ALL DIMENSians ARE IN milLimeters, ANGLES ARE IN DEGREES,

Drawing No.: POD-00000071
Revision: D

Figure 28. Mechanical Dimensions

## Recommended Land Pattern and Stencil



TYPICAL RECOMMENDED STENCIL

NUTE: ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES,

Drawing No.: POD-00000071
Revision: D

Figure 29. Recommended Land Pattern and Stencil

## Ordering Information ${ }^{(1)}$

| Part Number | Operating Temperature Range | Lead-Free | Package | Packaging <br> Method |
| :--- | :---: | :---: | :---: | :---: |
| XR76121EL-F | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq 125^{\circ} \mathrm{C}$ | Yes ${ }^{(2)}$ | $5 \mathrm{~mm} \times 6 \mathrm{~mm}$ QFN | Bulk |
| XR76121ELTR-F |  |  |  |  |
| XR76121EVB |  |  |  |  |

## NOTE:

1. Refer to www.exar.com/XR76121 for most up-to-date Ordering Information.
2. Visit www.exar.com for additional information on Environmental Rating.

## Revision History

| Revision | Date | Description |
| :---: | :---: | :--- |
| 1A | July 2016 | Initial Release |
| 1B | November 2017 | Added MaxLinear logo. Updated format and Ordering Information table. Changed name of <br> Package Description section to Mechanical Dimensions and Recommended Land Pattern and <br> Stencil per updated format. Corrected typo in Package Description / Mechanical Dimensions. |
| 1C | May 2018 | Updated Land Pattern and Stencil. |
| 1D | February 2019 | Package dimension A updated to align with JEDEC. Update Ordering Information. |

Corporate Headquarters:
5966 La Place Court
Suite 100
Carlsbad, CA 92008
Tel.:+1 (760) 692-0711
Fax: +1 (760) 444-8598
www.maxlinear.com

[^0]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Voltage Regulators category:
Click to view products by MaxLinear manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB MIC45116-1YMP-
T1 KE177614 MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 LTM8064IY LT8315EFE\#TRPBF NCV1077CSTBT3G DA9121-B0V76 LTC3644IY\#PBF LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3803ES6\#TR LTC3803ES6\#TRM LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G ISL95338IRTZ MP3416GJ-P BD9S201NUXCE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MCP1642B-18IMC MCP1642D-ADJIMC MCP1642D-18IMC MCP1642D-30IMC MCP1665T-E/MRA MIC2876-4.75YMT-T5 TPS566250DDA


[^0]:    
    
     mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.
    
     risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.
     license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.
    
     © 2016-2019 MaxLinear, Inc. All rights reserved

