## 0.4~3.8GHz 3xSPST Antenna Tuning Switch

## Description

The MXD8533B is a CMOS silicon-on-insulator (SOI), three single-pole, single-throw (3xSPST) switch. The high linearity and ruggedness performance and extremely low $R_{\text {ON }}$ and $C_{\text {OFF }}$ makes the device an ideal choice for GSM/WCDMA/LTE handset antenna tuning application.

The MXD8533B 3xSPST switch is provided in a compact $1.75 \mathrm{~mm} \times 1.66 \mathrm{~mm} \times 0.37 \mathrm{~mm}$ package. A functional block diagram, the pin configuration and package are shown in Figure 1. Signal pin assignments and functional pin descriptions are provided in Table 1.

## Applications

- GSM/WCDMA/LTE band and mode switching
- Antenna tuning switching


## Features

- Broadband frequency range: 0.4 to 3.8 GHz
- Input 0.1 dB Compression Point: 48 dBm
- RFFE serial control interface
- No DC blocking capacitors required

■ Ultra small package, LGA 11-pin (1.75mm $\times 1.66 \mathrm{~mm} \times$ $0.37 \mathrm{~mm})$, MSL1


Figure 1 Functional Block Diagram

## Function Characteristics



Figure 2 Application Circuit

Table 1 Pin Descriptions

| NO. | Name | Description | NO. | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | RF1 | RF Port1 | B5 | GNDF | RF Ground |
| A3 | RF2 | RF Port2 | C1 | VDD | DC Supply Voltage |
| A5 | RF3 | RF Port3 | C2 | VIO | Supply Voltage for MIPI |
| B1 | GNDA | Analog Ground | C4 | SCL | MIPI Clock |
| B2 | USID | Unique Salve ID | C5 | SDA | MIPI Data Input/output |
| B4 | GNDF | RF Ground |  |  |  |

Table 2 Register_0[7:0] (MIPI Data) for RF Operating Mode

| State | Mode | Register_0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 1 | All On | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 2 | RF1 On | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 3 | RF2 On | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 4 | RF3 On | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 5 | RF1+RF2 On | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 6 | RF1+RF3 On | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 7 | RF2+RF3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 8 | All Off | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Electrical Characteristics

Table 3 Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| DC Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | 3.6 | V |
| Supply Voltage for MIPI | $\mathrm{V}_{10}$ | -0.3 | +2.5 |  |
| MIPI Control Voltage(SDA, SCL) | $\mathrm{V}_{1}$ | -0.3 | +2.5 |  |
| RF Input Peak Power(VSWR 1:1,20\% DC) | $\mathrm{P}_{\text {IN }}$ |  | +48.5 | dBm |
| Device Operating Temperature | Top | -40 | +90 | ${ }^{\circ} \mathrm{C}$ |
| Device Storage Temperature | $\mathrm{T}_{\text {STG }}$ | -55 | +150 |  |
| Electrostatic Discharge |  |  |  |  |
| Human Body Model (HBM), Class 1C | $\mathrm{V}_{\text {ESD(HBM) }}$ | 1000 |  |  |
| Charged Device Model (CDM), Class III | $\mathrm{V}_{\text {ESD }}$ (CDM) | 500 |  |  |

## Notice

Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal value. Exceeding any of the limits listed here may result in permanent damage to the device.

Table 4 Recommended Operating Conditions

| Parameter | Symbol | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Frequency | $\mathrm{F}_{0}$ | 0.4 |  | 3.8 | GHz |
| DC Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 1.7 | 2.8 | 3.3 | V |
| Power Supply for MIPI | $V_{10}$ | 1.62 | 1.8 | 1.98 |  |
| MIPI Control Voltage(SDA, SCL) High | $\mathrm{V}_{\mathrm{IH}}$ | 0.8*VIO | VIO | VIO |  |
| MIPI Control Voltage(SDA, SCL) Low | $\mathrm{V}_{\mathrm{IL}}$ | 0 | 0 | 0.3 |  |



Table 5 Nominal Operating Parameters

| Parameter | Symbol | Specification |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |  |
| Normal Condition | $\mathrm{V}_{\mathrm{DD}}=2.8 \mathrm{~V}, \mathrm{~V}_{10}=1.8 \mathrm{~V}, \mathrm{~V}_{1 H}=1.8 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{LL}}=0 \mathrm{~V}, \mathrm{P}_{\text {IN }}=0 \mathrm{dBm}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Stated |  |  |  |  |  |
| DC Performances |  |  |  |  |  |  |
| DC Supply Current | $\mathrm{I}_{\mathrm{DD}}$ |  | 100 | 200 | $\mu \mathrm{A}$ |  |
| Current on VIO | $\mathrm{I}_{10}$ |  | 5 | 10 | $\mu \mathrm{A}$ |  |
| Timing Performances |  |  |  |  |  |  |
| Switching Speed | $\mathrm{T}_{\text {sw }}$ |  | 15 | 25 | $\mu \mathrm{s}$ | End of MIPI Command to $90 \% / 10 \%$ RF |
| Startup Time | Ton |  | 30 |  | $\mu \mathrm{s}$ | MIPI Low Power State to any RF |
| RF Performances |  |  |  |  |  |  |
| Isolation <br> (All off mode, RFx to RFy) | ISO | 40 <br> 35 <br> 33 <br> 29 | 45 <br> 38 <br> 36 <br> 32 |  | dB | $\begin{aligned} & F_{0}=0.8 \text { to } 1.0 \mathrm{GHz} \\ & \mathrm{~F}_{0}=1.0 \text { to } 2.2 \mathrm{GHz} \\ & \mathrm{~F}_{0}=2.2 \text { to } 3.0 \mathrm{GHz} \\ & \mathrm{~F}_{0}=3.4 \text { to } 3.8 \mathrm{GHz} \end{aligned}$ |
| On Resistance | $\mathrm{R}_{\text {ON }}$ |  | 1.9 | 2.0 | $\boldsymbol{\Omega}$ | Switch on Path @DC |
| OFF Capacitance | CofF |  | 100 | 120 | fF | Switch off Path @ 500 MHz |
| Input 0.1 dB Compression Point | $\mathrm{P}_{0.1 \mathrm{~dB}}$ |  | +48 |  | dBm | $\mathrm{F}_{0}=950 \mathrm{MHz}, 20 \% \mathrm{DC}$ |
| Peak RF Operating Voltage | $\mathrm{V}_{\mathrm{RF}}$ |  | 80 |  | V | $\mathrm{F}_{0}=950 \mathrm{MHz}$, until $3 \mathrm{~F}_{0}$ Nonlinear Isolation Mode |
| LTE TX Harmonic | $2 \mathrm{~F}_{0}$ | -70 | -85 |  | dBm | $\mathrm{F}_{0}=700$ to $2700 \mathrm{MHz} @+26 \mathrm{dBm}$ |
|  | $3 \mathrm{~F}_{0}$ | -70 | -85 |  | dBm |  |
| GSM LB Harmonic | $2 \mathrm{~F}_{0}$ | -55 | -65 |  | dBm | $\mathrm{F}_{0}=824$ to $915 \mathrm{MHz} @+35 \mathrm{dBm}$ |
|  | $3 \mathrm{~F}_{0}$ | -55 | -65 |  | dBm |  |
| GSM HB Harmonic | $2 \mathrm{~F}_{0}$ | -55 | -65 |  | dBm | $\mathrm{F}_{0}=1710$ to $2690 \mathrm{MHz} @+33 \mathrm{dBm}$ |
|  | $3 \mathrm{~F}_{0}$ | -55 | -65 |  | dBm |  |
| 2nd Order Intermodulation | IMD2 | -105 | -115 |  | dBm | Reference to Table 6 |
| 3rd Order Intermodulation | IMD3 | -105 | -115 |  | dBm | Reference to Table 7 |

Table 6 IMD2 Test Conditions

| Band | In-band Frequency |  | CW Carrier | CW Interferer |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MHz | MHz | dBm | MHz | dBm |
| 1 Low | 2140 | 1950 | +20 | 190 | -15 |
| 1 High | 2140 | 1950 | +20 | 4090 | -15 |
| 5 Low | 881.5 | 836.5 | +20 | 45 | -15 |
| 5 High | 881.5 | 836.5 | +20 | 1718 | -15 |

Table 7 IMD3 Test Conditions

| Band | In-band FrequencyMHz | CW Carrier |  | CW Interferer |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MHz | dBm | MHz | dBm |
| 1 LOW | 2140 | 1950 | +20 | 1760 | -15 |
| 5 HIGH | 881.5 | 836.5 | +20 | 791.5 | -15 |

## MIPI Read and Write Timing

MIPI supports the following Command Sequences:

- Register Write
- Register Read
- Register_0 Write

Figure 3 and Figure 4 illustrate the timing diagrams for register write command sequence and read command sequence, respectively. Figure 5 describes the Register_0 write command sequence.

Other information such as MIPI USID programming sequences, MIPI bus specifications, etc. can be referred to the MIPI Alliance Specification for RF Front-End Control Interface (RFFE), V1.10 (26 July 2011) and the subsequent versions.

In the below timing figures, $S A[3: 0]$ is the slave address. $A[4: 0]$ denotes the register address. $\mathrm{D}[7: 0]$ means the data. " P " is a parity bit.


Figure 3 Register Write Command Sequence


Figure 4 Register Read Command Sequence

## Register_0 Write Command Sequence

Figure 5 shows the Register_0 Write Command Sequence. The Command Sequence starts with an SSC, followed by the Register 0 Write Command Frame containing the Slave address, a logic ' 1 ' (to denote the command type and address), and a 7-bit word to be written into Register 0. The Command Sequence ends with a Bus Park Cycle


Figure 5 Register_0 Write Command Sequence

## Register Definition

Table 8 Register definition table

| Register <br> Address | Register <br> Name | Data <br> Bits | R/W | Function | Description | Default |  | Trigger <br> support |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 0000$ | REGISTER_0 | 7:0 | R/W | RF Control | Register_0 truth Table: Table 2 | $0 \times 00$ | No | Yes |
| 0x001A | RFFE_STATU <br> S | 7 | R/W | SOFTWARE RESET | 0 : Normal operation <br> 1: Software reset <br> Note: On software reset, this register and all configurable registers are reset except for USID, GSID, and PM_TRIG. | Ob0 | No | No |
|  |  | 6 | R/W | COMMAND_FR AME_PARITY_ ERR | Command Frame with parity error | Ob0 | No | No |
|  |  | 5 | R/W | COMMAND_LE NGTH_ERR | Command Sequence with incorrect length | ObO | No | No |
|  |  | 4 | R/W | ADDRESS_FRA <br> ME_PARITY_E <br> RR | Address Frame with parity error | Ob0 | No | No |
|  |  | 3 | R/W | DATA_FRAME_ PARITY_ERR | Data Frame with parity error | Ob0 | No | No |
|  |  | 2 | R/W | READ_UNUSE D_REG | Read Command Sequence to an invalid address | Ob0 | No | No |
|  |  | 1 | R/W | WRITE_UNUSE <br> D_REG | Write Command Sequence to an invalid address | ObO | No | No |
|  |  | 0 | R/W | BID_GID_ERR | Read Command Sequence with a BSID or GSID Note: Reading this register resets this register. | Ob0 | No | No |
| 0x001B | GROUP_SID | 7:4 | R | RESERVED |  | 0x0 | No | No |
|  |  | 3:0 | R/W | GSID | Group Slave ID | 0x0 | No | No |
| 0x001C | PM_TRIG | 7:6 | R/W | PWR_MODE | 00: Normal Operation (ACTIVE) <br> 01: Reset all registers to default settings <br> (STARTUP) <br> 10: Low power (LOW POWER) <br> 11: Reserved <br> Note: Write PWR_MODE[1:0]=0b01 will reset all register, and then automatically put the device into ACTIVE state. | Ob00 | Yes | No |
|  |  | 5 | R/W | Trigger_Mask_ <br> 2 | If this bit is set, trigger 2 is disabled | Ob0 | No | No |


| Register <br> Address | Register <br> Name | Data <br> Bits | R/W | Function | Description | Default |  | Trigger <br> support |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 4 | R/W | Trigger_Mask_ 1 | If this bit is set, trigger 1 is disabled | ObO | No | No |
|  |  | 3 | R/W | $\begin{gathered} \text { Trigger_Mask_ } \\ 0 \end{gathered}$ | If this bit is set, trigger 0 is disabled Note: When all triggers are disabled, writing to a register that is associated with trigger 0,1 , or 2 , causes the data to go directly to the destination register. | ObO | No | No |
|  |  | 2 | W | Trigger_2 | A write of a one to this bit loads trigger 2's registers | Obo | Yes | No |
|  |  | 1 | W | Trigger_1 | A write of a one to this bit loads trigger 1's registers | ObO | Yes | No |
|  |  | 0 | W | Trigger_0 | A write of a one to this bit loads trigger 0's registers <br> Note: Trigger processed immediately then cleared. Trigger 0, 1, and 2 will always read as 0 . | Ob0 | Yes | No |
| 0x001D | PRODUCT_ID | 7:0 | R | PRODUCT_ID | Product Number | 0x34 | No | No |
| 0x001E | MANUFACTU RER_ID | 7:0 | R | MANUFACTUR ER_ID[7:0] | Lower eight bits of MIPI registered Manufacturer ID | 0x81 | No | No |
| 0x001F | MAN_USID | 7:6 | R | RESERVED |  | Ob00 | No | No |
|  |  | 5:4 | R | MANUFACTUR ER_ID[9:8] | Upper two bits of MIPI registered Manufacturer ID | Ob11 | No | No |
|  |  | 3:0 | R/W | USID | User Identification, with USID tied to GND | 0x6 | No | No |
|  |  |  |  |  | User Identification, with USID floated | 0x7 | No | No |
|  |  |  |  |  | User Identification, with USID tied to VIO | 0x9 | No | No |

## Power On and Off Sequence

Here is the recommendation for power-on and power-off sequence in order to avoid damaging to the device.

## Power On

1) Apply voltage supply - VDD
2) Apply logic supply - VIO
3) Wait $30 \mu$ s or longer and then apply MIPI bus signals - SCL and SDA
4) Wait $25 \mu$ s or longer after MIPI bus goes idle and then apply the RF Signal

## Power Off

1) Remove the RF Signal
2) Remove MIPI bus - SCL and SDA
3) Remove logic supply - VIO
4) Remove voltage supply - VDD


Figure 6 Power On and Off Sequence

## Notice

- VIO can also be applied to the device before VDD or removed after VDD.
- It is important not to send any SDA until a 10us or longer waiting time following the VDD and VIO startup to ensure corrective data transmission.
- Operations of SDA or SCL are strictly prohibited during RF On period so as to prevent the device being damaged.
- The minimum time between a power up and power down sequence (and vice versa) shall be 100 us or longer.


## Package Outline Dimensions



Figure 7 Package Outline Dimensions

## Marking Specification



Figure 8 Marking Specification (Top View)

Tape and Reel Dimensions


Figure 9 Tape and Reel Dimensions

## Reflow Chart



Figure 10 Recommended Lead-Free Reflow Profile

Table 9 Reflow Chart Parameters

| Reflow Profile | Parameter |
| :---: | :---: |
| Preheat Temperature( $\mathrm{TS}_{\text {MIN }}$ to $\mathrm{TS}_{\text {MAX }}$ ) | $150^{\circ} \mathrm{C}$ to $200^{\circ} \mathrm{C}$ |
| Preheat Time(ts) | 60 to 180 Seconds |
| Ramp-Up Rate( $\mathrm{TS}_{\text {MAX }}$ to $\mathrm{T}_{\mathrm{P}}$ ) | $3^{\circ} \mathrm{C} / \mathrm{s}$ MAX |
| Time Above $\mathrm{T}_{\mathrm{L}} \mathbf{2 1 7}{ }^{\circ} \mathrm{C}\left(\mathrm{t}_{\mathrm{L}}\right)$ | 60 to 150 Seconds |
| Peak Temperature ( $\mathrm{T}_{\mathrm{P}}$ ) | $260^{\circ} \mathrm{C}$ |
| Time within $5^{\circ} \mathrm{C}$ of Peak Temperature( $\mathrm{t}_{\mathrm{P}}$ ) | 20 to 40 Seconds |
| Ramp-Down Rate( $\mathrm{TS}_{\text {max }}$ to $\mathrm{T}_{\mathrm{P}}$ ) | $6^{\circ} \mathrm{C} / \mathrm{s}$ MAX |
| Time for $25^{\circ} \mathrm{C}$ to Peak Temperature( $\mathrm{t}_{25-\mathrm{TP}}$ ) | 8 Minutes MAX |

## ESD Sensitivity

Integrated circuits are ESD sensitive and can be damaged by static electric charge. Proper ESD protection techniques should be applied when devices are operated.

## RoHS Compliant

This product does not contain lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB) and polybrominated diphenyl ethers (PBDE), and are considered RoHS compliant.
maxscend

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Switch ICs category:
Click to view products by Maxscend manufacturer:
Other Similar products are found below :
MASW-007921-002SMB BGSA142GN12E6327XTSA1 BGSA142MN12E6327XTSA1 BGSA142M2N12E6327XTSA1 MASW-00410011930W MASW-008853-TR3000 BGS13SN8E6327XTSA1 BGSF18DM20E6327XUMA1 BGSX210MA18E6327XTSA1 BGSX212MA18E6327XTSA1 SKY13446-374LF SW-227-PIN PE42524A-X CG2185X2 CG2415M6 MA4AGSW1A MA4AGSW2 MA4AGSW3 MA4AGSW5 MA4SW210B-1 MA4SW410 MASW-002102-13580G BGS 12PL6 E6327 BGS1414MN20E6327XTSA1 BGS1515MN20E6327XTSA1 BGSA11GN10E6327XTSA1 BGSX28MA18E6327XTSA1 HMC199AMS8 HMC595AETR HMC986A SKY13374-397LF SKY13453-385LF CG2430X1-C2 TGS4304 UPG2162T5N-A CG2415M6-C2 AS222-92LF SW-314-PIN UPG2162T5N-E2-A BGS18GA14E6327XTSA1 MASWSS0204TR-3000 MASWSS0201TR MASWSS0181TR-3000 MASW-007588TR3000 MASW-007075-000100 MASW-004103-13655P MASW-003102-13590G MASWSS0202TR-3000 MASW-008543-TR3000 MA4SW310B-1

