## maxscend?

## MXD85A0F

## SP10T TRX Switch with MIPI

This document contains information that is confidential and proprietary to Maxscend Microelectronics Company Limited (Maxscend) and may not be reproduced in any form without express written consent of Maxscend. No transfer or licensing of technology is implied by this document.

## General Description

The MXD85A0F is a low loss, high isolation SP10T switch for antenna TRX application.
The MXD85A0F is compatible with MIPI control, which is a key requirement for many cellular transceivers. This part is packaged in a compact $2.4 \mathrm{~mm} \times 2.4 \mathrm{~mm}, 20-\mathrm{pin}$, QFN package which allows for a small solution size with no need for external DC blocking capacitors (when no external DC is applied to the device ports).

## Features

- Excellent insertion loss
- 0.75 dB Insertion Loss at 2.7 GHz
- P0.1dB @ 35dBm
- Multi-Band operation 400 MHz to 3000 MHz
- RFFE serial control interface
- Compact $2.4 \mathrm{~mm} \times 2.4 \mathrm{~mm}$ in QFN-20 package
- No DC blocking capacitors required (unless external DC is applied to the RF ports)


## Applications

- $2 \mathrm{G} / 3 \mathrm{G} / 4 \mathrm{G}$ antenna diversity
- Cellular modems and USB Devices


## Functional Block Diagram and Pin Function



Figure 1 Functional Block Diagram and Pinout (Top View)

## Application Circuit



Figure 2 Evaluation Board Schematic
Table 1. Pin Description

| Pin No. | Name | Description | Pin No. | Name | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | NC | Not Connect | 11 | RF5 | RF port5 |
| 2 | RF10 | RF port10 | 12 | RF4 | RF port4 |
| 3 | RF9 | RF port9 | 13 | RF3 | RF port3 |
| 4 | RF8 | RF port8 | 14 | RF2 | RF port2 |
| 5 | RF7 | RF port7 | 15 | RF1 | RF port1 |
| 6 | RF6 | RF port6 | 16 | GND | Ground |
| 7 | GND | Ground | 17 | VDD | Power supply |
| 8 | GND | Ground | 18 | VIO | Supply voltage for MIPI |
| 9 | ANT | Antenna port | 19 | SDATA | MIPI data input/output |
| 10 | GND | Ground | 20 | SCLK | MIPI clock |
| Ground <br> Paddle | GND | Ground |  |  |  |

Note: Bottom ground paddles must be connected to ground.

MXD85A0F - SP10T TRX Switch with MIPI

## Truth Table

Table 2.

| State | Mode | Register_0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 1 | ISO | x | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 | RF1 on | x | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 3 | RF2 on | x | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 4 | RF3 on | x | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 5 | RF4 on | x | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 6 | RF5 on | X | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 7 | RF6 on | x | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 8 | RF7 on | x | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 9 | RF8 on | X | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 10 | RF9 on | X | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 11 | RF10 on | X | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

## Recommended Operation Range

Table 3. Recommended Operation Condition

| Parameters | Symbol | Min | Typ | Max | Units |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Operation Frequency | f 1 | 0.7 | - | 3.0 | GHz |
| Power supply | $\mathrm{V}_{\mathrm{DD}}$ | 2.5 | 2.8 | 3.0 | V |
| Power supply for MIPI | $\mathrm{V}_{I}$ | 1.65 | 1.8 | 1.95 | V |
| MIPI Control Voltage High | $\mathrm{V}_{\mathrm{H}}$ | $0.8^{*} \mathrm{VIO}$ | 1.8 | 1.95 | V |
| MIPI Control Voltage Low | V | 0 | 0 | 0.3 | V |

## Specifications

Table 4. Electrical Specifications

| Parameter | Symbol | Test Condition | Min | Typical | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Specifications |  |  |  |  |  |  |
| Supply voltage | VDD |  | 2.5 | 2.8 | 3.0 | V |
| Supply current | IdD |  |  | 55 | 80 | uA |
| $\mathrm{V}_{10}$ supply voltage | VIO |  | 1.65 | 1.8 | 1.95 | V |
| $\mathrm{V}_{10}$ Supply current | Iı |  |  | 4 | 10 | uA |
| SDATA, SCLK control voltage: High Low | Vctl_h <br> Vctl_L |  | $\begin{gathered} 0.8^{*} \mathrm{~V}_{10} \\ 0 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{V}_{10} \\ 0 \end{gathered}$ | $\begin{gathered} 1.95 \\ 0.3 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Switching Speed, one RF to another |  | 10\% to 90\% RF |  | 1 | 2 | uS |
| RF Specifications |  |  |  |  |  |  |
| Insertion loss (ANT pin to RF1/2/3/4/5/6/7/8/9/10 pins) | IL | $\begin{aligned} & 0.1 \text { to } 1.0 \mathrm{GHz} \\ & 1.0 \text { to } 2.0 \mathrm{GHz} \\ & 2.0 \text { to } 2.7 \mathrm{GHz} \end{aligned}$ |  | $\begin{aligned} & \hline 0.50 \\ & 0.65 \\ & 0.75 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation (ANT pin to RF1/2/3/4/5/6/7/8/9/10 pins) | Iso | $\begin{aligned} & 0.1 \text { to } 1.0 \mathrm{GHz} \\ & 1.0 \text { to } 2.0 \mathrm{GHz} \\ & 2.0 \text { to } 2.7 \mathrm{GHz} \end{aligned}$ | $\begin{aligned} & 35 \\ & 25 \\ & 18 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 30 \\ & 20 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
| Input return loss (ANT pin to RF1/2/3/4/5/6/7/8/9/10 pins) | RL | $\begin{aligned} & 0.1 \text { to } 1.0 \mathrm{GHz} \\ & 1.0 \text { to } 2.0 \mathrm{GHz} \\ & 2.0 \text { to } 2.7 \mathrm{GHz} \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \\ & 12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 20 \\ & 15 \\ & \hline \end{aligned}$ |  | dB dB dB |
| 0.1 dB Compression Point (ANT pin to RF1/2/3/4/5/6/7/8/9/10 pins) | P0.1dB | 0.7 GHz to 3.0 GHz |  | +35 |  | dBm |

## MIPI Read and Write Timing

MIPI supports the following Command Sequences:

- Register Write
- Register_0 Write
- Register Read

Figures 3 and 4 provide the timing diagrams for register write commands and read commands, respectively. Figure 5 shows the Register 0 Write Command Sequence. Refer to the MIPI Alliance Specification for RF Front-End Control Interface (RFFE), v1.10 (26 July 2011) for additional information on MIPI USID programming sequences and MIPI bus specifications.


Figure 3 Register Write Command Sequence


Figure 4 Register Read Command Sequence

In the timing figures, $\mathrm{SA}[3: 0]$ is slave address. $\mathrm{A}[4: 0]$ is register address. $\mathrm{D}[7: 0]$ is data. " P " is odd parity bit.

## Register 0 Write Command Sequence

Figure shows the Register 0 Write Command Sequence. The Command Sequence starts with an SSC, followed by the Register 0 Write Command Frame containing the Slave address, a logic one, and a seven bit word to be written to Register 0. The Command Sequence ends with a Bus Park Cycle.


Signal driven by Master
Signal not driven, pull down only
For reference only

Figure 5 Register 0 Write Command Sequence

## Register definition

Table 5. Register definition table

| Register Address | Register Name | Data Bits | R/W | Function | Description | Default | BROADC AST_ID support | Trigger support |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0×00 | REGISTER_0 | 7:0 | R/W | RF Control | Register_0 truth Table: Table 2 | 0x00 | No | Yes |
| 0x001B | GROUP_SID | 7:4 | R | RESERVED |  | 0x0 | No | No |
|  |  | 3:0 | R/W | GSID | Group Slave ID | 0x0 | No | No |
| 0x001C | PM_TRIG | 7:6 | R/W | PWR_MODE | 00: Normal Operation (ACTIVE) <br> 01: Reset all registers to default settings (STARTUP) <br> 10: Low power (LOW POWER) <br> 11: Reserved <br> Note: Write PWR_MODE=2'h1 will reset all register, and puts the device into STARTUP state. | Ob10 | Yes | No |
|  |  | 5 | R/W | Trigger_Mask_2 | If this bit is set, trigger 2 is disabled | 0 | No | No |
|  |  | 4 | R/W | Trigger_Mask_1 | If this bit is set, trigger 1 is disabled | 0 | No | No |
|  |  | 3 | R/W | Trigger_Mask_0 | If this bit is set, trigger 0 is disabled Note: When all triggers are disabled, writing to a register that is associated with trigger 0 , 1 , or 2, causes the data to go directly to the destination register. | 0 | No | No |
|  |  | 2 | W | Trigger_2 | A write of a one to this bit loads trigger 2's registers | 0 | Yes | No |
|  |  | 1 | W | Trigger_1 | A write of a one to this bit loads trigger 1's registers | 0 | Yes | No |
|  |  | 0 | W | Trigger_0 | A write of a one to this bit loads trigger 0's registers <br> Note: Trigger processed immediately then cleared. Trigger 0,1 , and 2 will always read as 0 . | 0 | Yes | No |
| 0x001D | PRODUCT_ID | 7:0 | R | PRODUCT_ID | Product Number | 0x01 | No | No |
| 0x001E | $\begin{aligned} & \text { MANUFACTU } \\ & \text { RER_ID } \end{aligned}$ | 7:0 | R | $\begin{aligned} & \text { MANUFACTUR } \\ & \text { ER_ID[7:0] } \end{aligned}$ | Lower eight bits of MIPI registered Manufacturer ID | 0x81 | No | No |
| 0x001F | MAN_USID | 7:6 | R | RESERVED |  | Ob00 | No | No |
|  |  | 5:4 | R | MANUFACTUR <br> ER_ID[9:8] | Upper two bits of MIPI registered Manufacturer ID | 0b11 | No | No |
|  |  | 3:0 | R/W | USID | USID of the device. | 0xa | No | No |

## Absolute Maximum Ratings

## Table 6. Maximum ratings

| Parameters | Symbol | Minimum | Maximum | Units |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\text {DD }}$ | +2.0 | +3.3 | V |
| Supply voltage for MIPI | $\mathrm{V}_{\text {IO }}$ | +1.0 | +2.0 | V |
| MIPI Control voltage <br> (SDATA, SCLK) | VCTL | 0 | +2.0 | V |
| RF input power <br> (RF1/2/3/4/5/6/7/8/9/10) | PIN |  | +36 | dBm |
| Operating temperature | TOP | -20 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | TSTG | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic Discharge <br> Human body model <br> (HBM), Class 1C <br> Machine Model (MM), <br> Class A <br> Charged device model <br> (CDM), Class III | ESD_HBM | ESD_MM |  | 1000 |

Note: Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal value. Exceeding any of the limits listed here may result in permanent damage to the device

## Power ON and OFF sequence

Here is the recommendation about power-on/off sequence in order to avoid damaging the device.

## Power ON

1) Apply voltage supply - V $V_{D D}$
2) Apply logic supply - $V_{10}$
3) Wait $10 \mu$ s or greater and then apply MIPI bus signals - SCLK and SDATA
4) Wait $5 \mu$ s or greater after MIPI bus goes idle and then apply the RF Signal

## Power OFF

1) Remove the RF Signal
2) Remove MIPI bus - SCLK and SDATA
3) Remove logic supply - V
4) Remove voltage supply - VDD

| VDD | VIO | MIPI | RF | RF | VIO | VDD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ON | ON | Trigger | ON | OFF | OFF | OFF |
|  |  |  |  |  |  |  |



Note: VIO can be applied to the device before VDD or removed after VDD.
It is important to wait $10 \mu$ s after VIO \& VDD are applied before sending SDATA to ensure correction data transmission.
The minimum time between a power up and power down sequence (and vice versa) is $\geq 100$ us.

Package Outline Dimension


SIDE VIEW

Figure 6 package outline dimension

Reflow Chart


Figure 7 Recommended Lead-Free Reflow Profile
Table 7. Reflow condition

| Profile Parameter | Lead-Free Assembly, Convection, IR/Convection |
| :--- | :--- |
| Ramp-up rate $\left(\mathrm{TS}_{\text {max }}\right.$ to $\left.\mathrm{T}_{\mathrm{p}}\right)$ | $3{ }^{\circ} \mathrm{C} /$ second max. |
| Preheat temperature $\left(\mathrm{TS}_{\min }\right.$ to $\left.\mathrm{TS}_{\max }\right)$ | $150^{\circ} \mathrm{C}$ to $200^{\circ} \mathrm{C}$ |
| Preheat time $\left(\mathrm{t}_{\mathrm{s}}\right)$ | $60-180$ seconds |
| Time above $\mathrm{TL}, 217^{\circ} \mathrm{C}(\mathrm{tL})$ | $60-150$ seconds |
| Peak temperature $\left(\mathrm{T}_{\mathrm{p}}\right)$ | $260^{\circ} \mathrm{C}$ |
| Time within $5^{\circ} \mathrm{C}$ of peak temperature $\left(\mathrm{t}_{\mathrm{p}}\right)$ | $20-40$ seconds |
| Ramp-down rate | $6{ }^{\circ} \mathrm{C} /$ second max. |
| Time $25^{\circ} \mathrm{C}$ to peak temperature | 8 minutes max. |

## ESD Sensitivity

Integrated circuits are ESD sensitive and can be damaged by static electric charge. Proper ESD protection techniques should be used when handling these devices.

## RoHS Compliant

This product does not contain lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB) and polybrominated diphenyl ethers (PBDE), and are considered RoHS compliant.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Switch ICs category:
Click to view products by Maxscend manufacturer:
Other Similar products are found below :
MASW-007921-002SMB BGSA142GN12E6327XTSA1 BGSA142MN12E6327XTSA1 BGSA142M2N12E6327XTSA1 MASW-00410011930W MASW-008853-TR3000 BGS13SN8E6327XTSA1 BGSF18DM20E6327XUMA1 BGSX210MA18E6327XTSA1 BGSX212MA18E6327XTSA1 SKY13446-374LF SW-227-PIN PE42524A-X CG2185X2 CG2415M6 MA4AGSW1A MA4AGSW2 MA4AGSW3 MA4AGSW5 MA4SW210B-1 MA4SW410 MASW-002102-13580G BGS 12PL6 E6327 BGS1414MN20E6327XTSA1 BGS1515MN20E6327XTSA1 BGSA11GN10E6327XTSA1 BGSX28MA18E6327XTSA1 HMC199AMS8 HMC595AETR HMC986A SKY13374-397LF SKY13453-385LF CG2430X1-C2 TGS4304 UPG2162T5N-A CG2415M6-C2 AS222-92LF SW-314-PIN UPG2162T5N-E2-A BGS18GA14E6327XTSA1 MASWSS0204TR-3000 MASWSS0201TR MASWSS0181TR-3000 MASW-007588TR3000 MASW-007075-000100 MASW-004103-13655P MASW-003102-13590G MASWSS0202TR-3000 MASW-008543-TR3000 MA4SW310B-1

