## 16-Channel SPWM Constant Current LED Driver with Low Knee Voltage

## Features

- 16 constant-current output channels
- 16-bit color depth PWM control
- Scrambled-PWM technology to improve refresh rate
- Compulsory open circuit detection to detect individual LED errors -Full panel, data independent -Silent error detection with 0.1 mA

Shrink SOP


GP: SSOP24L-150-0.64

- 6-bit programmable output current gain
- Constant output current range: $2 \sim 45 \mathrm{~mA}$
$-2 \sim 45 \mathrm{~mA}$ at 5.0 V supply voltage
$-2 \sim 30 \mathrm{~mA}$ at 3.3 V supply voltage
- Output current accuracy:
-Between channels: < $\pm 3 \%$ (typ.), and
-Between ICs: $< \pm 3 \%$ (typ.)
- Staggered delay of output, preventing from current surge
- Maximum data clock frequency: 30 MHz
- Schmitt trigger input
- 3.0V-5.5V supply voltage


## Product Description

MBI5045 is designed for LED video applications using internal Pulse Width Modulation (PWM) control with 16-bit color depth which features a 16 -bit shift register to convert serial input data into each pixel gray scale of output port. Also, the function is a 16 -channel constant current LED driver with $\mathrm{V}_{\mathrm{DS}}=0.2 \mathrm{~V} @ \mathrm{I}_{\mathrm{OUT}}=20 \mathrm{~mA}$, which is excellent compared to the conventional design. MBI5045 is dedicated to lowering power consumption in LED video display application. The low knee voltage (LKV) design makes MBI5045 work at a constant output current with low $\mathrm{V}_{\mathrm{DS}}$ and still guarantee PrecisionDrive ${ }^{\text {TM }}$ feature. The output current can be preset through an external resistor. Moreover, the preset current of MBI5045 can be further programmed to 64 gain steps for LED global brightness adjustment.

With Scrambled-PWM (S-PWM) technology, MBI5045 enhances Pulse Width Modulation by scrambling the "on" time into several "on" periods. The enhancement equivalently increases the visual refresh rate. When building a 16 -bit color depth video, S-PWM reduces the flickers and improves the fidelity. MBI5045 offloads the signal timing generation of the host controller which just needs to feed data into drivers. MBI5045 drives the corresponding brightness of LEDs by specifying image data. With MBI5045, all output channels can be built with 16 -bit color depth ( 65,536 gray scales). Each LED's brightness can be calibrated with the compensated gamma correction or LED deviation information inside the 16 -bit image data.

MBI5045 provides a silent error detection which detects LED open circuit error and the execution won't be observed.

## Block Diagram



## Pin Configuration

| GND | 1 |  | 24 | VDD |
| ---: | :--- | :--- | :--- | :--- |
| SDI | 2 |  | 23 | R-EXT |
| DCLK | 3 | 22 | SDO |  |
| LE | 4 | 21 | GCLK |  |
| OUT0 | 5 | 20 | $\overline{\text { OUT15 }}$ |  |
| OUT1 | 6 | 19 | $\overline{\text { OUT14 }}$ |  |
| $\overline{\text { OUT2 }}$ | 7 | 18 | $\overline{\text { OUT13 }}$ |  |
| OUT3 | 8 | 17 | $\overline{\text { OUT12 }}$ |  |
| OUT4 | 9 | 16 | $\overline{\text { OUT11 }}$ |  |
| OUT5 | 10 | 15 | $\overline{\text { OUT10 }}$ |  |
| OUT6 | 11 | 14 | $\overline{\text { OUT9 }}$ |  |
| OUT7 | 12 | 13 | $\overline{\text { OUT8 }}$ |  |

MBI5045GP

## Terminal Description

| Pin Name | Function |
| :---: | :--- |
| GND | Ground terminal for control logic and current sink |
| SDI | Serial-data input to the shift register |
| DCLK | Clock input terminal used to shift data on rising edge and carries <br> command information when LE is asserted. |
| LE | Data strobe terminal and controlling command with DCLK |
| $\overline{\text { OUT0 } \sim \overline{O U T 15}}$ | Constant current output terminals |
| GCLK | Gray scale clock terminal <br> Clock input for gray scale. The gray scale display is counted by gray <br> scale clock comparing with input data. |
| SDO | Serial-data output to the receiver-end SDI of next driver IC |
| R-EXT | Input terminal used to connect an external resistor for setting up output <br> current for all output channels |
| VDD | 3.3V/5V supply voltage terminal |

## Equivalent Circuits of Inputs and Outputs

GCLK, DCLK, SDI terminal


## LE terminal



## SDO terminal



## Maximum Rating

| Characteristic |  |  | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  |  | $V_{\text {DD }}$ | 7 | V |
| Input Pin Voltage (SDI) |  |  | $\mathrm{V}_{\text {IN }}$ | $-0.4 \sim V_{\text {DD }}+0.4$ | V |
| Output Current |  |  | lout | +45 | mA |
| Sustaining Voltage at OUT Port |  |  | $V_{\text {DS }}$ | 17 | V |
| GND Terminal Current |  |  | $\mathrm{I}_{\text {GND }}$ | +720 | mA |
| Power Dissipation (On PCB, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )* |  | GPType | $P_{\text {D }}$ | 1.95 | W |
| Thermal Resistance (On PCB, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )* |  | GP Type | $\mathrm{R}_{\text {th( }(-a)}$ | 69.50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction Temperature |  |  | $\mathrm{T}_{\mathrm{j}, \text { max }}$ | 150** | ${ }^{\circ} \mathrm{C}$ |
| Operating Ambient Temperature |  |  | $\mathrm{T}_{\text {opr }}$ | $-40 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature |  |  | $\mathrm{T}_{\text {stg }}$ | $-55 \sim+150$ | ${ }^{\circ} \mathrm{C}$ |
| ESD Rating | Human Body Mode (MIL-STD-883G Method 3015.7) |  | HBM | $\begin{gathered} \hline \text { Class 3A } \\ (4000 \mathrm{~V} \sim 7999 \mathrm{~V}) \\ \hline \end{gathered}$ | - |
|  | Machine Mode (JEDEC EIA/JESD22-A115) |  | MM | $\begin{aligned} & \text { Class C } \\ & (\geqq 400 \mathrm{~V}) \end{aligned}$ | - |

*The PCB size is $76.2 \mathrm{~mm} * 114.3 \mathrm{~mm}$ in simulation. Please refer to JEDEC JESD51.
** Operation at the maximum rating for extended periods may reduce the device reliability; therefore, the suggested junction temperature of the device is under $125^{\circ} \mathrm{C}$.
Note: The performance of thermal dissipation is strongly related to the size of thermal pad, thickness and layer numbers of the PCB. The empirical thermal resistance may be different from simulative value. Users should plan for expected thermal dissipation performance by selecting package and arranging layout of the PCB to maximize the capability.

## Electrical Characteristics ( $\mathbf{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ )

| Characteristics |  | Symbol |  | ition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage |  | $V_{D D}$ | - |  | 4.5 | 5.0 | 5.5 | V |
| Sustaining Voltage at OUT Ports |  | $V_{\text {DS }}$ | OUT0 ~ $\overline{\text { OUT15 }}$ |  | - | - | 17.0 | V |
| Output Current |  | Iout | Refer to "Test Circuit for Electrical Characteristics" |  | 2 | - | 45 | mA |
|  |  | $\mathrm{I}_{\mathrm{OH}}$ | SDO |  | - | - | -1.0 | mA |
|  |  | $\mathrm{l}_{\mathrm{OL}}$ | SDO |  |  |  | 1.0 | mA |
| Input Voltage | "H" level | $\mathrm{V}_{\mathrm{H}}$ | Ta=-40~85C |  | $0.7 \mathrm{x} \mathrm{V}_{\text {DD }}$ | - | $V_{D D}$ | V |
|  | "L" level | $\mathrm{V}_{\text {IL }}$ | Ta=-40~85${ }^{\circ} \mathrm{C}$ |  | GND | - | $0.3 x \mathrm{~V}_{\mathrm{DD}}$ | V |
| Output Leakage Current |  | $\mathrm{I}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DS}}=17.0 \mathrm{~V}$ |  | - | - | 0.5 | $\mu \mathrm{A}$ |
| Output Voltage | SDO | $\mathrm{V}_{\text {OL }}$ | $\mathrm{l}_{\mathrm{oL}}=+1.0 \mathrm{~mA}$ |  | - | - | 0.4 | V |
|  |  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  | $\mathrm{V}_{\mathrm{DD}}-0.4$ | - | - | V |
| Current Skew (Channel) |  | dlout | $\begin{aligned} & \mathrm{I}_{\text {out }}=20 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DS}}=0.2 \mathrm{~V} \end{aligned}$ | $\mathrm{R}_{\text {ext }}=680 \Omega$ | - | $\pm 3.0$ | $\pm 4.0$ | \% |
| Current Skew (IC) |  | dlout2 | $\begin{aligned} & \text { lout }=20 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DS}}=0.2 \mathrm{~V} \end{aligned}$ | $\mathrm{R}_{\text {ext }}=680 \Omega$ | - | $\pm 3.0$ | $\pm 6.0$ | \% |
| Output Current vs. Output Voltage Regulation* |  | \%/dV VS | $\begin{aligned} & \mathrm{V}_{\text {Ds }} \text { within } 0.25 \mathrm{~V} \text { and } 1.5 \mathrm{~V} \text {, } \\ & \mathrm{R}_{\text {ext }}=680 \Omega @ 20 \mathrm{~mA} \end{aligned}$ |  | - | $\pm 0.2$ | $\pm 0.5$ | \% / V |
| Output Current vs. Supply Voltage Regulation* |  | \%/dV ${ }_{\text {DD }}$ | $\mathrm{V}_{\text {DD }}$ within 4.5 V and 5.5 V |  | - | $\pm 1.0$ | $\pm 2.0$ | \% / V |
| LED Open Error Detection Threshold |  | $\mathrm{V}_{\text {DS,TH }}$ | - |  | - | 0.15 | 0.20 | V |
| Pull-down Resistor |  | $\mathrm{R}_{\text {IN }}$ (down) | LE |  | 250 | 450 | 800 | K $\Omega$ |
| Supply Current | "Off" | $\mathrm{I}_{\mathrm{DD}}$ (off) 1 | $\mathrm{R}_{\text {ext }}=$ Open, | $\sim \overline{\text { OUT15 }}=\mathrm{Off}$ | - | 5.5 | 9.5 | mA |
|  |  | $\mathrm{IDD}_{\text {(off) } 2}$ | $\mathrm{R}_{\text {ext }}=6 \mathrm{~K} \Omega$, | $\sim \overline{\text { OUT15 }}=\mathrm{Off}$ | - | 6.5 | 8.5 |  |
|  |  | $\mathrm{I}_{\mathrm{D} \text { (off) } 3}$ | $\mathrm{R}_{\text {ext }}=680 \Omega$, | $\sim \overline{\text { OUT15 }}=\mathrm{Off}$ | - | 8.0 | 11.0 |  |
|  |  | $\mathrm{IDD}_{\text {(off) }} 4$ | $\mathrm{R}_{\text {ext }}=348 \Omega$, o | $\sim \overline{\text { OUT15 }}=$ Off | - | 10.0 | 13.0 |  |
|  | "On" | $\mathrm{IDD}_{\text {(on) }} 1$ | $\mathrm{R}_{\text {ext }}=6 \mathrm{~K} \Omega$, $\quad 0$ | $\sim \overline{\text { OUT15 }}=$ On | - | 6.5 | 9.0 |  |
|  |  | $\mathrm{I}_{\mathrm{DD}}$ (on) 2 | $\mathrm{R}_{\text {ext }}=680 \Omega$, | $\sim \overline{\text { OUT15 }}=$ On | - | 8.0 | 11.5 |  |
|  |  | $\mathrm{IDD}_{\text {(on) }} 3$ | $\mathrm{R}_{\text {ext }}=348 \Omega$, | $\sim \overline{\text { OUT15 }}=$ On |  | 10.0 | 13.5 |  |

[^0]
## Electrical Characteristics ( $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ )



## *One channel on.

## Test Circuit for Electrical Characteristics



## Switching Characteristics ( $\mathbf{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ )

(Test condition: $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Characteristics |  | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Setup Time | SDI - DCLK $\uparrow$ | $\mathrm{t}_{\text {suo }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{HH}}=\mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{LL}}=\mathrm{GND} \\ & \mathrm{Rexit}^{2}=680 \Omega \\ & \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{C}_{\mathrm{L}}=10 \mathrm{PF} \\ & \mathrm{lout}_{\mathrm{out}}=20 \mathrm{~mA} \\ & \mathrm{C} 1=10 \mathrm{nF} \\ & \mathrm{C} 2=22 \mathrm{uF} \\ & \mathrm{C}_{\mathrm{SDO}}=10 \mathrm{PF} \\ & \mathrm{~V}_{\mathrm{L}}=3.3 \mathrm{~V} \end{aligned}$ | 7 | - | - | ns |
|  | LE $\uparrow$ - DCLK $\uparrow$ | $\mathrm{t}_{\text {su } 1}$ |  | 7 | - | - | ns |
|  | LE $\downarrow$ - DCLK $\uparrow$ | $\mathrm{t}_{\text {su2 }}$ |  | 7 | - | - | ns |
| Hold Time | DCLK $\uparrow$ - SDI | $\mathrm{t}_{\mathrm{H}}$ |  | 7 | - | - | ns |
|  | DCLK $\uparrow$ - LE $\downarrow$ | $\mathrm{t}_{\mathrm{H} 1}$ |  | 7 | - | - | ns |
| Propagation Delay Time | DCLK - SDO | tPDO |  | - | 25 | 30 | ns |
|  | GCLK- $\overline{\text { OUT } 2 \mathrm{n}}{ }^{\text {* }}$ | tPD 1 |  | - | 50 | 80 | ns |
|  | LE-SDO** | $\mathrm{t}_{\text {PD2 }}$ |  | - | 40 | 50 | ns |
| Staggered Delay of Output | $\overline{\text { OUT2n- }}$ OUT2n+1 ${ }^{\text {* }}$ | $t_{\text {DL }}$ |  | - | 5 | - | ns |
| Pulse Width | LE | $\mathrm{t}_{\mathrm{w}(\mathrm{L})}$ |  | 15 | - | - | ns |
|  | DCLK | $\mathrm{t}_{\text {w(DCLK) }}$ |  | 10 | - | - | ns |
|  | GCLK | $\mathrm{t}_{\text {w(GCLK) }}$ |  | 35 | - | - | ns |
|  | GCLK, 2x | $\mathrm{t}_{\text {w(GCLK, 2x) }}$ |  | 35 | - | - | ns |
| Output Rise Time of Output Ports |  | $\mathrm{t}_{\mathrm{OR}}$ |  | - | 35 | 45 | ns |
| Output Fall Time of Output Ports |  | $\mathrm{t}_{\mathrm{OR}}$ |  | - | 35 | 45 | ns |
| SDO Rise Time |  | $\mathrm{t}_{\text {, SDO }}$ |  | - | 10 | - | ns |
| SDO Fall Time |  | $\mathrm{t}_{\text {t,SDO }}$ |  | - | 10 | - | ns |
| Data Clock Frequency |  | $\mathrm{F}_{\text {DCLK }}$ |  | - | - | 30 | MHz |
| Gray Scale Clock Frequency*** |  | $\mathrm{F}_{\text {GGLK }}$ |  | - | - | 14 | MHz |
| 2x Gray Scale Clock Frequency*** |  | $\mathrm{F}_{\mathrm{GCLL}, 2 \mathrm{x}}$ |  | - | - | 7 | MHz |

* Refer to the Timing Waveform, where $\mathrm{n}=0 \sim 7$
**In timing of "Read Configuration" and "Read Error Status Code", the next DCLK rising edge should be $\mathrm{t}_{\text {PD2 }}$ after the falling edge of LE.
${ }^{* * *}$ With uniform output current.


## Switching Characteristics ( $\mathbf{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ )

(Test condition: $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Characteristics |  | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Setup Time | SDI - DCLK $\uparrow$ | tsuo | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{L}}=\mathrm{GND} \\ & \mathrm{Rext}^{2}=680 \Omega \\ & \mathrm{R}_{\mathrm{L}}=150 \Omega \\ & \mathrm{C}_{\mathrm{L}}=10 \mathrm{PF} \\ & \mathrm{l}_{\mathrm{ouT}}=20 \mathrm{~mA} \\ & \mathrm{C} 1=100 \mathrm{nF} \\ & \mathrm{C} 2=22 \mathrm{uF} \\ & \mathrm{C}_{\mathrm{SDO}}=10 \mathrm{PF} \\ & \mathrm{~V}_{\mathrm{L}}=3.3 \mathrm{~V} \end{aligned}$ | 10 | - | - | ns |
|  | LE $\uparrow$ - DCLK $\uparrow$ | $\mathrm{t}_{\text {su }}$ |  | 10 | - | - | ns |
|  | LE $\downarrow$ - DCLK $\uparrow$ | $\mathrm{t}_{\text {su2 }}$ |  | 10 | - | - | ns |
| Hold Time | DCLK $\uparrow$ - SDI | $\mathrm{t}_{\mathrm{H}}$ |  | 10 | - | - | ns |
|  | DCLK $\uparrow$ - LE $\downarrow$ | $\mathrm{t}_{\mathrm{H} 1}$ |  | 10 | - | - | ns |
| Propagation Delay Time | DCLK - SDO | tPD0 |  | - | 30 | 35 | ns |
|  | GCLK - $\overline{\text { OUT } 2 \mathrm{n}}$ * | tPD1 |  | - | 80 | 120 | ns |
|  | LE-SDO** | $\mathrm{tPD2}$ |  | - | 50 | 60 | ns |
| Staggered Delay of Output | OUT2n- OUT2n+1* | $\mathrm{t}_{\mathrm{DL}}$ |  | - | 5 | - | ns |
| Pulse Width | LE | $\mathrm{t}_{\text {w (L) }}$ |  | 20 | - | - | ns |
|  | DCLK | $\mathrm{t}_{\text {w(DCLK }}$ |  | 15 | - | - | ns |
|  | GCLK | $\mathrm{t}_{\text {w (GCLK) }}$ |  | 45 | - | - | ns |
|  | GCLK, 2 x | $\mathrm{t}_{w(G C L K, ~ 2 x)}$ |  | 45 | - | - | ns |
| Output Rise Time of Output Ports |  | tor |  | - | 45 | 55 | ns |
| Output Fall Time of Output Ports |  | tor |  | - | 45 | 55 | ns |
| SDO Rise Time |  | $\mathrm{t}_{\text {t,SDO }}$ |  | - | 10 | - | ns |
| SDO Fall Time |  | $\mathrm{t}_{\mathrm{t}, \mathrm{SDO}}$ |  | - | 10 | - | ns |
| Data Clock Frequency |  | $\mathrm{F}_{\text {DCLK }}$ |  | - | - | 25 | MHz |
| Gray Scale Clock Frequency |  | $\mathrm{F}_{\text {GCLK }}$ |  | - | - | 11 | MHz |
| 2x Gray Scale Clock Frequency*** |  | $\mathrm{F}_{\mathrm{GCLK}, 2 \mathrm{x}}$ |  | - | - | 5.5 | MHz |

* Refer to the Timing Waveform, where $\mathrm{n}=0 \sim 7$
**In timing of "Read Configuration" and "Read Error Status Code", the next DCLK rising edge should be $\mathrm{t}_{\text {PD2 }}$ after the falling edge of LE .
${ }^{* * *}$ With uniform output current.


## Test Circuit for Switching Characteristics



## Timing Waveform

(1)

DCLK

(2)

(3)


## Principle of Operation

Control Command

| Command Name | Signals Combination |  | Description |
| :--- | :--- | :--- | :--- |
|  | LE | Number of DCLK <br> Rising Edge when <br> LE is asserted | The Action after a Falling Edge of LE |
| Data Latch | High | 1 | Serial data are transferred to the buffers |
| Global Latch | High | 3 | Buffer data are transferred to the <br> comparators |
| Read Configuration | High | 5 | Move out "configuration register" to the <br> shift registers |
| Write Configuration | High | 11 | Serial data are transferred to the <br> "configuration register" |
| Enable Write Configuration | High | 15 | To enable "Write Configuration" |
| Enable "Error Detection" | High | 17 | To detect the status of each output's LED |

## Data Latch



## Global Latch


LE

$\mathrm{SDO}=$ Previous Dala

## Read Configuration



## Write Configuration

DCLK $\qquad$
LE
SDI
SDO
$\qquad$


Pevious Data


Enable Write Configuration


## Setting Gray Scales of Pixels

MBI5045 implements the gray level of each output port using the S-PWM control algorithm. With the 16-bit data, all output channels can be built with 65,536 gray scales.

The 16-bit input shift register latches 16 times of the gray scale data into each data buffer with a "data latch" command sequentially. With a "global latch" command for additional latch, the 256-bit data buffers will be clocked in with the MSB first, loading the data from port 15 to port 0.

## Full Timing for Data Loading



## Error Detection Principle

The principle of MBI5045 LED open-circuit detection (LE+17DCLK) is based on the fact that the LED loading status is judged by comparing the effective voltage value $\left(\mathrm{V}_{\mathrm{DS}}\right)$ of each output port with the target voltage $\left(\mathrm{V}_{\mathrm{DS}, \mathrm{TH}}\right)=0.15 \mathrm{~V}$. Thus, after the command of "error detection", the output ports of MBI5045 will be turned on with current 0.1 mA for open-circuit detection.

The error detection time ( $t_{E D D}$ ) is from the LE falling edge of "enable error detection" command to the LE falling edge of "read error status code" command. The detection time shall be controlled within a proper length. Longer error detection time may cause flickers. Conversely, if the error detection time is shorter; the detection result may not be stable. In general case, LE is suggested to last over 700ns. When the detection is finished, the LE falling edge should follow the first DCLK falling edge for reading the error detection result.


The relationship between the error status code and the effective output point is shown below:

| State of Output <br> Port | Condition of Effective Output Point |  | Detected Error <br> Status Code | Meaning |
| :---: | :---: | :--- | :---: | :---: |
| On / Off | $\mathrm{I}_{\mathrm{OUT}}=0.1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DS}}<\mathrm{V}_{\mathrm{DS}, \mathrm{TH}}$ | $" 0 "$ | "1" |
|  |  | Error |  |  |

## The PWM Counting Mode

MBI5045 supports S-PWM, scrambled PWM, technology. With S-PWM, the total PWM cycles can be broken down into 64 times of 10-bit PWM counting to achieve overall same high bit resolution.
: Output ports are turned "on".

## Synchronization for PWM Counting

MBI5045 updates the next image data into output buffer immediately, no matter the counting status of previous image data is. In this mode, system controller will synchronize the GCLK according image data outside MBI5045 by itself. Otherwise, the conflict of previous image data and next image data will cause the data lost.


Definition of Configuration Register
MSB

| F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

e.g. Default Value

| F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | $6 \mathbf{b} 101011$ |  |  |  |  |  | 0 | 0 | 0 | 0 |


| Bit | Attribute | Definition | Value | Function |
| :--- | :--- | :--- | :--- | :--- |
| F~A | Read | Reserved | 000000 | Please keep "000000"" |
| $9 \sim 4$ | Read/Write | Current gain adjustment | $000000 \sim$ <br> 111111 | 6 'b101011 (Default) <br> $000000: 12.5 \%$ <br> $101011: 100 \%$ <br> $111111: 200 \%$ |
|  |  |  |  | (Default) |
|  | Read/Write |  | Disable |  |
|  |  |  | 1 | Enable |
| $2 \sim 1$ | Read/Write | Reserved | 00 | Please keep "00"" |
| 0 | Read/Write | Lower ghost reduction | 0 (Default) | Disable |
|  |  |  | Enable |  |

## Write Configuration Register

MBI5045 can write a configuration register when receiving one LE pulse containing 11 DCLKs, and then send a 16-bit configuration setting to each LED driver. It is necessary to send an "Enable Write Configuration" command, LE pulse containing 15 DCLKs before setting the configuration register to keep it from being re-written by noise. The following figure shows the input signal waveform when cascading N pieces of MBI5045:


## Read Configuration Register

"Read configuration" command is used to read the configuration register of MBI5045. When this command is received, the 16-bit data of configuration register will be shifted out from SDO pin and MSB bit will be shifted out first.


## GCLK Rising/ Falling Edge Trigger

It will enable GCLK multiplier function to set bit 3 of control register to " 1 ". Compared to output channel triggered by traditional rising edge, MBI5045 provides a feature in rising/ falling edge trigger mode that can realize higher refresh rate at lower GCLK frequency to lower the impact of EMI. In rising/ falling edge trigger mode, a 16-bit PWM cycle can be accomplished in 32,768 GCLK counts.

Rising edge trigger
GCLK=14Mhz, PWM=10
GCLK $\qquad$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ $\square$ $\boxed{ }$ $\square$ $\square$ $\square$


OUT $\qquad$

Rising/falling edge trigger
GCLK=7Mhz, PWM=10
GCLK


OUT


Please be noted that maximum frequency of GCLK should be within 7 Mhz in rising/ falling edge trigger mode because of the limitation of the output ports $t_{\mathrm{OR}}$ and $t_{\mathrm{OF}}$ to ensure getting a constant output current.

## Constant Current

In LED display application, MBI5045 provides nearly no variation in current from channel to channel and from IC to IC. This can be achieved by:

1) The typical current variation between channels is less than $\pm 4 \%$, and that between ICs is less than $\pm 6.0 \%$.
2) In addition, the current characteristic of output stage is flat and users can refer to the figure as shown below. The output current can be kept constant regardless of the variations of LED forward voltages $\left(\mathrm{V}_{\mathrm{F}}\right)$. This guarantees LED to be performed on the same brightness as user's specification.



## Setting Output Current

The output current (lout) is set by an external resistor, $\mathrm{R}_{\text {ext }}$. The default relationship between $\mathrm{l}_{\text {OUt }}$ and $\mathrm{R}_{\text {ext }}$ is shown in the following figure.


Also, the output current can be calculated from the equation:
$\mathrm{V}_{\text {R-EXT }}=0.61$ Volt $\times G$; $I_{\text {OUT }}=\left(V_{\text {R-EXT }} / R_{\text {ext }}\right) \times 22.5$
Whereas $R_{\text {ext }}$ is the resistance of the external resistor connected to $R$-EXT terminal and $V_{R-E x t}$ is its voltage. $G$ is the digital current gain, which is set by the bit9 - bit2 of the configuration register. The default value of G is 1 . For your information, the output current is about 20 mA when $\mathrm{R}_{\text {ext }}=680 \Omega$ if $G$ is set to default value The formula and setting for G are described in next section.

## Current Gain Adjustment




The bit 9 to bit 4 of the configuration register set the gain of output current, i.e., G. As totally 6 -bit in number, i.e., ranged from 6'b000000 to 6'b111111, these bits allow the user to set the output current gain up to 64 levels. These bits can be further defined inside Configuration Register as follows:

| F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| - | - | - | - | - | - | HC | DA 4 | DA 3 | DA 2 | DA 1 | DA 0 | - | - | - | - |

1. Bit 9 is HC bit. The setting is in low current band when $\mathrm{HC}=0$, and in high current band when $\mathrm{HC}=1$.
2. Bit 8 to bit 4 are DA4 ~ DA0.

The relationship between these bits and current gain $G$ is:
$\mathrm{HC}=1, \mathrm{D}=(65 x \mathrm{G}-33) / 3$
HC=0, D=(256xG-32)/3
and $D$ in the above decimal numeration can be converted to its equivalent in binary form by the following equation:
$D=D A 4 \times 2^{4}+D A 3 \times 2^{3}+D A 2 \times 2^{2}+D A 1 \times 2^{1}+D A 0 \times 2^{0}$
In other words, these bits can be looked as a floating number with 1-bit exponent HC and 5-bit mantissa DA4~DA0.
For example,
$H C=1, G=1.246, D=(65 \times 1.246-33) / 3=16$
the $D$ in binary form would be:
$D=16=1 \times 2^{4}+0 \times 2^{3}+0 \times 2^{2}+0 \times 2^{1}+0 \times 2^{0}$
The 6 bits (bit $5 \sim$ bit 0 ) of the configuration register are set to $6^{\prime} b 110000$.

## Staggered Delay of Output

MBI5045 has a built-in staggered circuit to perform delay mechanism. Among output ports exist a graduated 5 ns delay time between $\overline{\mathrm{OUT} 2 \mathrm{n}}$ and $\overline{\mathrm{OUT} 2 \mathrm{n}+1}$ by which the output ports will be divided to two groups at a different time so that the instant current from the power line will be lowered.

## Soldering Process of "Pb-free \& Green" Package*

Macroblock has defined "Pb-Free \& Green" to mean semiconductor products that are compatible with the current RoHS requirements and selected $\mathbf{1 0 0 \%}$ pure tin $(\mathrm{Sn})$ to provide forward and backward compatibility with both the current industry-standard SnPb -based soldering processes and higher-temperature Pb -free processes. Pure tin is widely accepted by customers and suppliers of electronic devices in Europe, Asia and the US as the lead-free surface finish of choice to replace tin-lead. Also, it is backward compatible to reflow processes which adopt tin/lead (SnPb) solder paste, pleased refer to J-STD-020C for temperature setting. However, in the whole Pb-free soldering processes and materials, $100 \%$ pure tin (Sn), will all require up to $260^{\circ} \mathrm{C}$ for proper soldering on boards, referring to J-STD-020C as shown below.


| Package Thickness | Volume $\mathrm{mm}^{3}$ <br> $<350$ | Volume $\mathrm{mm}^{3}$ <br> $350-2000$ | Volume $\mathrm{mm}^{3}$ <br> $\geqq 2000$ |
| :---: | :---: | :---: | :---: |
| $<1.6 \mathrm{~mm}$ | $260+0^{\circ} \mathrm{C}$ | $260+0^{\circ} \mathrm{C}$ | $260+0^{\circ} \mathrm{C}$ |
| $1.6 \mathrm{~mm}-2.5 \mathrm{~mm}$ | $260+0^{\circ} \mathrm{C}$ | $250+0^{\circ} \mathrm{C}$ | $245+0^{\circ} \mathrm{C}$ |
| $\geqq 2.5 \mathrm{~mm}$ | $250+0^{\circ} \mathrm{C}$ | $245+0^{\circ} \mathrm{C}$ | $245+0^{\circ} \mathrm{C}$ |

*For details, please refer to Macroblock's "Policy on Pb-free \& Green Package".

## Package Power Dissipation (PD)

The maximum allowable package power dissipation is determined as $P_{D}(\max )=(T j-T a) / R_{t h(j-a)}$. When 16 output channels are turned on simultaneously, the actual package power dissipation is $P_{D}($ act $)=\left(l_{D D} x V_{D D}\right)+\left(l_{O U T} x D u t y x V_{D S} x 16\right)$. Therefore, to keep $P_{D}(a c t) \leq P_{D}(\max )$, the allowable maximum output current as a function of duty cycle is:
$\mathrm{I}_{\mathrm{OUT}}=\left\{\left[(\mathrm{Tj}-\mathrm{Ta}) / \mathrm{R}_{\text {th(j-a) }}\right]-\left(\mathrm{I}_{\mathrm{DD}} \mathrm{x} \mathrm{V}_{\mathrm{DD}}\right)\right\} / \mathrm{V}_{\mathrm{DS}} /$ Duty $/ 16$, where $\mathrm{Tj}=150^{\circ} \mathrm{C}$.

| Device Type | $\mathrm{R}_{\mathrm{th}(j-\mathrm{a})}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :--- | :--- |
| GP | 69.50 |

The maximum power dissipation, $\mathrm{P}_{\mathrm{D}}(\mathrm{max})=(\mathrm{Tj}-\mathrm{Ta}) / \mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})}$, decreases as the ambient temperature increases.


## LED Supply Voltage ( $\mathbf{V}_{\text {LED }}$ )

MBI5045 are designed to operate with $\mathrm{V}_{\text {DS }}$ ranging from 0.2 V to 0.6 V (depending on $\mathrm{I}_{\mathrm{OUT}}=2 \sim 45 \mathrm{~mA}$ ) to lower the heat dissipation and reduce the temperature on the package. In this case, it is recommended to use the lowest possible supply voltage $\mathrm{V}_{\text {LED }}$. Because the $\mathrm{V}_{\mathrm{F}}$ of red LED differs from green and blue LED, we suggest to separate $\mathrm{V}_{\text {LED_R }}$ from
$V_{\text {LED_G,B. }}$
$\mathrm{V}_{\mathrm{DS}}=\mathrm{V}_{\text {LED }}-\mathrm{V}_{\mathrm{F}}$, with $\mathrm{V}_{\mathrm{DS}}$ ranging from 0.2 V to 0.6 V
The applications are shown in the following figures.


## Switching Noise Reduction

LED drivers are frequently used in switch-mode applications which always behave with switching noise due to the parasitic inductance on PCB. To eliminate switching noise, refer to "Application Note for 8-bit and 16-bit LED Drivers- Overshoot".

## Package Outline



MBI5045GP Outline Drawing
Note: The unit for the outline drawing is mm .

## Product Top Mark Information



## Product Revision History

| Datasheet version | Device Version Code |
| :--- | :--- |
| V1.00 | A |
| VA.00 | A |

## Product Ordering Information

| Part Number | "Pb-free \& Green" <br> Package Type | Weight (g) |
| :--- | :--- | :---: |
| MBI5045GP-A | SSOP24L-150-0.64 | 0.11 |

*Please place your order with the "product ordering number" information on your purchase order (PO).

## Disclaimer

Macroblock reserves the right to make changes, corrections, modifications, and improvements to their products and documents or discontinue any product or service. Customers are advised to consult their sales representative for the latest product information before ordering. All products are sold subject to the terms and conditions supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. Macroblock's products are not designed to be used as components in device intended to support or sustain life or in military applications. Use of Macroblock's products in components intended for surgical implant into the body, or other applications in which failure of Macroblock's products could create a situation where personal death or injury may occur, is not authorized without the express written approval of the Managing Director of Macroblock. Macroblock will not be held liable for any damages or claims resulting from the use of its products in medical and military applications.
Related technologies applied to the product are protected by patents. All text, images, logos and information contained on this document is the intellectual property of Macroblock. Unauthorized reproduction, duplication, extraction, use or disclosure of the above mentioned intellectual property will be deemed as infringement.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LED Display Drivers category:
Click to view products by MBI manufacturer:
Other Similar products are found below :
STP16CPP05XTTR SCT2027CSSG KP22306WGA KP1199AWPA KP1199BWPA WS9088AS7P GN1628T BCT3236EGH-TR HT1628BRWZ KP1192SPA KP1182SPA KP1262FSPA KP1072LSPA KP1191SPA KP18001WPA KP1070LSPA KP1221SPA KP107ALSPA GN1640T MBI5253GP-A MBI5124GM-B WS90561T S7P WS9821B S7P WS9032GS7P LYT3315D M08888G-11 M08890G-13 SCT2001ASIG SCT2024CSOG SCT2024CSSG AL8400QSE-7 PR4401 PR4403 PCA9685PW STP16CPC05XTTR WS2821B PR4402 M08898G-13 RT8471GJ5 RT9284A-20GJ6E TLC59482DBQR ISL97634IRT14Z-TK AW36413CSR LP5562TMX WS2818B BCR401R BCR401U BCR402U SCT2004CSOG SCT2026CSOG


[^0]:    *One channel on.

