

#### **GENERAL DESCRIPTION**

The MC3216 is a low-noise, integrated digital output 3-axis accelerometer with a feature set optimized for cell phones and consumer product motion sensing.

Applications include user interface control, gaming motion input, electronic compass tilt compensation for cell phones, game controllers, remote controls and portable media products.

Low noise and low power are inherent in the monolithic fabrication approach, where the MEMS accelerometer is integrated in a single-chip with the electronics integrated circuit.

In the MC3216 the internal sample rate can be set from 0.25 to 256 samples / second. Specific tap or sample acquisition conditions can trigger an interrupt to a remote MCU. Alternatively, the device supports the reading of sample and event status via polling.

#### **FEATURES**

## Range, Sampling & Power


- ±2,4,8,12 or ±16g ranges
- 8, 10 or 14-bit resolution
- 0.25 256 samples/sec
- 50 130 μA typical current

#### **Event Detection**

- Low-noise architecture minimizes false triggering
- Independent X, Y, Z Tap

## Simple System Integration

- I2C interface, up to 400 kHz
- 3 x 3 x 0.92 mm 10-pin package
  - Pin-compatible to Freescale MMA7660
- Single-chip 3D silicon MEMS
- <200µg / √Hz noise



Information furnished by MEMSIC is believed to be accurate and reliable. However, no responsibility is assumed by MEMSIC for its use, or for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of MEMSIC.

© MEMSIC Semiconductor (Tianjin) Co., Ltd.

Room 4-501, Financial Center, No. 158, West Third Road, Tianjin Airport Economic Zone, Tianjin, China, 300308

Formal release date: 2020/07/09

Tel: +86 022-59896226 www.memsic.com

# TABLE OF CONTENTS

| 1 |           | Ord | er Information                                | . 4 |
|---|-----------|-----|---|-----|
| 2 |           | Fun | ctional Block Diagram                         | . 5 |
| 3 |           | Pac | kaging and Pin Description                    | . 6 |
|   | 3.1       |     | Package Outline                               | 6   |
|   | 3.2       |     | Package Orientation                           | 7   |
|   | 3.3       |     | Pin Description                               | 8   |
|   | 3.4       |     | Typical Application Circuit                   | 9   |
|   | 3.5       |     | Tape and Reel                                 |     |
| 4 |           | Spe | ecifications                                  | 12  |
|   | 4.1       |     | Absolute Maximum Ratings                      | 12  |
|   | 4.2       |     | Sensor Characteristics                        | 13  |
|   | 4.3       |     | Electrical and Timing Characteristics         | 14  |
|   | 4.        | 3.1 | Electrical Power and Internal Characteristics | 14  |
|   | 4.        | 3.2 | I2C Electrical Characteristics                | 15  |
|   | 4.        | 3.3 | I2C Timing Characteristics                    | 16  |
| 5 |           | Ger | neral Operation                               | 17  |
|   | 5.1       |     | Sensor Sampling                               |     |
|   | 5.2       |     | Offset and Gain Calibration                   |     |
|   | 5.3       |     | Tap Detection                                 | 17  |
| 6 |           | Оре | erational States                              |     |
| 7 |           | -   | erational State Flow                          |     |
| 8 |           | -   | rrupts  |     |
| _ | 8.1       |     | Enabling and Clearing Interrupts              |     |
|   | 8.2       |     | ACQ_INT Interrupt                             |     |
| 9 |           | Sar | npling  |     |
| _ | 9.1       |     | Continuous Sampling                           |     |
| 1 | 0         | I2C | Interface                                     |     |
| • | -<br>10.1 |     | Physical Interface                            |     |
|   | 10.2      |     | Timing  |     |
|   | 10.3      |     | I2C Message Format                            |     |
|   | 10.4      |     | Watchdog Timer                                |     |
|   |           |     |   |     |

| I1 R  | egister Interface  | 26 |
|-------|--|----|
| 11.1  | Register Summary   | 27 |
| 11.2  | SR: Status Register  | 29 |
| 11.3  | OPSTAT: Device Status Register                                       | 30 |
| 11.4  | INTEN: Interrupt Enable Register                                     | 31 |
| 11.5  | MODE: Mode Control Register  | 32 |
| 11.6  | SRTFR: Sample Rate and Tap Feature Register                          | 33 |
| 11.7  | TAPEN: Tap Control Register  | 34 |
| 11.8  | TTTRX, TTTRY, TTTRZ: X, Y and Z Tap Duration and Threshold Registers | 35 |
| 11.9  | XOUT_EX, YOUT_EX & ZOUT_EX: X, Y, Z-Axis Acceleration Registers      | 36 |
| 11.10 | OUTCFG: Output Configuration Register                                | 37 |
| 11.11 | X-Axis Offset Registers  | 38 |
| 11.12 | Y-Axis Offset Registers  |    |
| 11.13 | Z-Axis Offset Registers  | 40 |
| 11.14 | X-Axis Gain Registers  | 41 |
| 11.15 | Y-Axis Gain Registers  | 42 |
| 11.16 | Z-Axis Gain Registers  | 43 |
| 11.17 | PCODE: Product Code  |    |
| 12 In | ndex of Tables   | 45 |
| 12 D  | Lavisian History   | 16 |

# 1 ORDER INFORMATION

| Part Number | Resolution  | Order Number | Package | Shipping         |
|-------------|-------------|--------------|---------|------------------|
| MC3216      | 8 to 14-bit | MC3216       | LGA-10  | Tape & Reel, 5Ku |

**Table 1. Order Information** 



# **2 FUNCTIONAL BLOCK DIAGRAM**




Figure 1. Block Diagram



## 3 PACKAGING AND PIN DESCRIPTION

## 3.1 PACKAGE OUTLINE




Figure 2. Package Outline and Mechanical Dimensions

## 3.2 PACKAGE ORIENTATION




Figure 3. Package Orientation




Figure 4. Package Axis Reference

#### 3.3 PIN DESCRIPTION


| Pin | Name              | Function  |  |  |
|-----|-------------------|---|--|--|
| 1   | NC                | No connect                                      |  |  |
| 2   | NC                | No connect                                      |  |  |
| 3   | NC                | No connect                                      |  |  |
| 4   | VPP               | Connect to GND                                  |  |  |
| 5   | INTN <sup>2</sup> | Interrupt input/output, active LOW <sup>3</sup> |  |  |
| 6   | SCL <sup>1</sup>  | I2C serial clock input                          |  |  |
| 7   | SDA <sup>1</sup>  | I2C serial data input/output                    |  |  |
| 8   | GND               | Ground  |  |  |
| 9   | VDD/VDDIO         | Power supply                                    |  |  |
| 10  | NC                | No connect                                      |  |  |

**Table 2. Pin Description** 

#### Notes:

- 1) This pin requires a pull-up resistor, typically  $4.7k\Omega$  to pin VDD/VDDIO. Refer to I2C Specification for Fast-Mode devices. Higher resistance values can be used (typically done to reduce current leakage) but such applications are outside the scope of this datasheet.
- 2) This pin can be configured by software to operate either as an open-drain output or push-pull output (<u>MODE: Mode Control Register</u>). If set to open-drain, then it requires a pull-up resistor, typically  $4.7k\Omega$  to pin VDD/VDDIO.
- 3) INTN pin polarity is programmable in the **MODE: Mode Control Register**.

## 3.4 TYPICAL APPLICATION CIRCUIT



NOTE<sup>1</sup>: Rp are typically 4.7 kΩ pull-up resistors to pin VDD/VDDIO, per I2C specification. When pin VDD/VDDIO is powered down, SDA and SCL will be driven low by internal ESD diodes.


NOTE<sup>2</sup>: Attach typical 4.7 k $\dot{\Omega}$  pull-up resistor if INTN is defined as open-drain.

Figure 5. Typical Application Circuit

In typical applications, the interface power supply may contain significant noise from external sources and other circuits which should be kept away from the sensor. Therefore, for some applications a lower-noise power supply might be desirable to power the VDD/VDDIO pin.


#### 3.5 TAPE AND REEL

Devices are shipped in reels, in standard cardboard box packaging. See Figure 6. MC3216 Tape Dimensions and Figure 7. MC3216 Reel Dimensions.



- Dimensions in mm.
- 10 sprocket hole pitch cumulative tolerance ±0.2
- Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.
- Ao and Bo measured on a plane 0.3mm above the bottom of the pocket.
- Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.

Figure 6. MC3216 Tape Dimensions



Dimensions in mm.

Figure 7. MC3216 Reel Dimensions

## **4 SPECIFICATIONS**

## 4.1 ABSOLUTE MAXIMUM RATINGS

Parameters exceeding the Absolute Maximum Ratings may permanently damage the device.

| Rating  | Symbol                    | Minimum / Maximum<br>Value                      | Unit |
|---|---------------------------|---|------|
| Supply Voltage  | Pin<br>VDD/VDDIO          | -0.3 / +3.6                                     | V    |
| Acceleration, any axis, 100 μs                          | <b>9</b> мах              | 10000   | g    |
| Ambient operating temperature                           | T <sub>OP</sub>           | -40 / +85                                       | 0C   |
| Storage temperature                                     | T <sub>STG</sub>          | -40 / +125                                      | °C   |
| ESD human body model                                    | НВМ                       | ± 2000  | V    |
| Latch-up current at T <sub>op</sub> = 25 <sup>0</sup> C | ILU                       | 200   | mA   |
| Input voltage to non-power pin                          | Pins INTN, SCL<br>and SDA | -0.3 / (VDD + 0.3) or 3.6<br>whichever is lower | V    |

**Table 3. Absolute Maximum Ratings** 

## 4.2 SENSOR CHARACTERISTICS

VDD = 2.8V,  $T_{op}$  = 25  $^{0}$ C unless otherwise noted

| Parameter   | Conditions  | Min | Тур                          | Max  | Unit              |
|---|---|-----|------------------------------|------|-------------------|
| Acceleration range                                    | Resolution and range set in<br>OUTCFG: Output<br>Configuration Register |     | ±2<br>±4<br>±8<br>±12<br>±16 |      | 9                 |
| Sensitivity   | Depends on settings in  OUTCFG: Output  Configuration Register          | 8   |                              | 4096 | LSB/g             |
| Sensitivity Temperature<br>Coefficient <sup>1</sup>   | -10 ≤ T <sub>op</sub> ≤ +55 <sup>0</sup> C                              |     | ± 0.025                      |      | %/ <sup>0</sup> C |
| Zero-g Offset   |   |     | ± 80                         |      | mg                |
| Zero-g Offset<br>Temperature Coefficient <sup>1</sup> | -10 ≤ T <sub>op</sub> ≤ +55 °C  |     | ± 1                          |      | mg/ºC             |
| Noise Density <sup>1</sup>                            |   |     | X,Y: 125<br>Z: 200           |      | μg/√Hz            |
| Nonlinearity <sup>1</sup>                             |   |     | 2                            |      | % FS              |
| Cross-axis Sensitivity 1                              | Between any two axes  |     | 2                            |      | %                 |

**Table 4. Sensor Characteristics** 

MEMSIC MC3216 APS-048-0030 v1.4

Page 13 of 46

 $<sup>^{\</sup>rm 1}$  Values are based on device characterization, not tested in production.

## 4.3 ELECTRICAL AND TIMING CHARACTERISTICS

#### 4.3.1 ELECTRICAL POWER AND INTERNAL CHARACTERISTICS

| Parameter                          | Conditions    | Symbol | Min | Тур | Max | Unit |
|------------------------------------|---------------|--------|-----|-----|-----|------|
| Supply voltage <sup>2</sup>        | Pin VDD/VDDIO | VDD    | 1.7 |     | 3.6 | V    |
| Sample Rate Tolerance <sup>3</sup> |               | Tclock | -10 |     | 10  | %    |

Test condition: VDD = 2.8V,  $T_{op} = 25$   $^{\circ}C$  unless otherwise noted

| Parameter         | Conditions           | Symbol              | Min | Тур  | Max | Unit |
|-------------------|----------------------|---------------------|-----|------|-----|------|
| Standby current   |                      | I ddsb              |     | 4    |     | μA   |
| WAKE state supply | (highly dependent on | I <sub>dd0.25</sub> |     | 50   |     | μA   |
| current           | sample rate)         | dd256               |     | 130  |     | la   |
| Pad Leakage       | Per I/O pad          | I pad               | -1  | 0.01 | 1   | μΑ   |

**Table 5. Electrical Characteristics** 

MEMSIC MC3216 APS-048-0030 v1.4

Page 14 of 46

<sup>&</sup>lt;sup>2</sup> Min and Max limits are hard limits without additional tolerance.

<sup>&</sup>lt;sup>3</sup> Values are based on device characterization, not tested in production.

## 4.3.2 I2C ELECTRICAL CHARACTERISTICS

| Parameter   | Symbol                       | Min     | Max     | Unit |
|---|------------------------------|---------|---------|------|
| LOW level input voltage   | VIL                          | -0.5    | 0.3*VDD | V    |
| HIGH level input voltage  | VIH                          | 0.7*VDD | -       | ٧    |
| Hysteresis of Schmitt trigger inputs  | trigger inputs Vhys 0.05*VDD |         | -       | V    |
| Output voltage, pin INTN, lol ≤ 2 mA  | Vol                          | 0       | 0.4     | ٧    |
| Odipat Voltage, piir IIVIIV, 101 = 2 IIIV                                       | Voh                          | 0       | 0.9*VDD | V    |
| Output voltage, pin SDA (open drain),<br>Iol ≤ 1 mA                             | Vols                         | -       | 0.1*VDD | V    |
| Input current, pins SDA and SCL (input voltage between 0.1*VDD and 0.9*VDD max) | li                           | -10     | 10      | μΑ   |
| Capacitance, pins SDA and SCL <sup>4</sup>                                      | Ci                           | -       | 10      | pF   |

**Table 6. I2C Electrical and Timing Characteristics** 

## NOTES:

- If multiple slaves are connected to the I2C signals in addition to this device, only 1 pull-up resistor on each of SDA and SCL should exist. Also, care must be taken to not violate the I2C specification for capacitive loading.
- When pin VDD/VDDIO is not powered and set to 0V, INTN, SDA and SCL will be held to pin VDD/VDDIO plus the forward voltage of the internal static protection diodes, typically about 0.6V.
- When pin VDD/VDDIO is disconnected from power or ground (e.g. Hi-Z), the device may become inadvertently powered up through the ESD diodes present on other powered signals.

<sup>&</sup>lt;sup>4</sup> Values are based on device characterization, not tested in production.

## 4.3.3 I2C TIMING CHARACTERISTICS




Figure 8. I2C Interface Timing

|                      |  |     | Standard<br>Mode |     | Fast Mode |       |
|----------------------|--|-----|------------------|-----|-----------|-------|
| Parameter            | Description                                | Min | Max              | Min | Max       | Units |
| f <sub>SCL</sub>     | SCL clock frequency                        | 0   | 100              | 0   | 400       | kHz   |
| t <sub>HD; STA</sub> | Hold time (repeated) START condition       | 4.0 | -                | 0.6 | -         | μs    |
| t <sub>LOW</sub>     | LOW period of the SCL clock                | 4.7 | -                | 1.3 | -         | μs    |
| t <sub>HIGH</sub>    | HIGH period of the SCL clock               | 4.0 | -                | 0.6 | -         | μs    |
| t <sub>SU;STA</sub>  | Set-up time for a repeated START condition | 4.7 | -                | 0.6 | -         | μs    |
| t <sub>HD;DAT</sub>  | Data hold time                             | 5.0 | -                | _   | -         | μs    |
| t <sub>SU;DAT</sub>  | Data set-up time                           | 250 | _                | 100 | _         | ns    |
| t <sub>su;sto</sub>  | Set-up time for STOP condition             | 4.0 | -                | 0.6 | -         | μs    |
| t <sub>BUF</sub>     | Bus free time between a STOP and START     | 4.7 | -                | 1.3 | -         | μs    |

**Table 7. I2C Timing Characteristics** 

NOTE: Values are based on I2C Specification requirements, not tested in production.

See also Section 10.3 I2C Message Format.

## **5 GENERAL OPERATION**

The device supports the reading of samples and device status upon interrupt or via polling.

#### 5.1 SENSOR SAMPLING

Measurement data is stored in the "extended" registers XOUT\_EX, YOUT\_EX, and ZOUT\_EX. The byte with the lower address of the byte pair is the least significant byte while the byte with the next higher address is the most significant byte. The measurement data is represented as 2's complement format.

The desired resolution and full scale acceleration range are set in **OUTCFG: Output Configuration Register**.

#### 5.2 OFFSET AND GAIN CALIBRATION

Digital offset and gain calibration can be performed on the sensor, if necessary, in order to reduce the effects of post-assembly influences and stresses which may cause the sensor readings to be offset from their factory values.

#### 5.3 TAP DETECTION

The device supports directional tap detection in ±X, ±Y or ±Z. Each axis is independent, although only one direction per axis is supported simultaneously. The threshold, duration, and dead-time of tap detection can be set for each axis, and six flag/status bits are maintained in a status register. The tap hardware uses a second order high-pass filter to detect fast impulse/transition acceleration events. The external interrupt pin can be used to indicate that a tap event has been detected.

## **6 OPERATIONAL STATES**

The device has two states of operation: STANDBY (the default state after power-up), and WAKE.

The STANDBY state offers the lowest power consumption. In this state, the I2C interface is active and all register reads and writes are allowed. There is no event detection, sampling, or acceleration measurement in the STANDBY state. Internal clocking is halted. Complete access to the register set is allowed in this state, but interrupts cannot be serviced. The device defaults to the STANDBY state following power-up. The time to change states from STANDBY to WAKE is less than 10uSec.

Registers can be written (and therefore resolution, range. thresholds and other settings changed) only when the device is in STANDBY state.

The I2C interface allows write access to all registers only in the STANDBY state. In WAKE state, the only I2C register write access permitted is to the <u>MODE: Mode Control Register</u>. Full read access is allowed in all states.

| State   | I2C Bus                                 | Description  |
|---------|---|--|
| STANDBY | Device<br>responds to I2C<br>bus (R/W)  | Device is powered; Registers can be accessed via I2C. Lowest power state. No interrupt generation, internal clocking disabled. Default power-on state. |
| WAKE    | Device<br>responds to I2C<br>bus (Read) | Continuous sampling and reading of sense data. All registers except the MODE: Mode Control Register are read-only.                                     |

**Table 8. Operational States** 

## 7 OPERATIONAL STATE FLOW

<u>Figure 9. Operational State Flow</u> shows the operational state flow for the device. The device defaults to STANDBY following power-on.




Figure 9. Operational State Flow

The operational state may be forced to a specific state by writing into the OPCON bits, as shown below. Two bits are specified in order to promote software compatibility with other MEMSIC devices. The operational state will stay in the mode specified until changed:

| Action              | Setting         | Effect  |
|---------------------|-----------------|---|
| Force Wake State    | OPCON[1:0] = 01 | <ul><li>Switch to WAKE state and stay there</li><li>Continuous sampling</li></ul>                         |
| Force Standby State | OPCON[1:0] = 00 | <ul> <li>Switch to STANDBY state and stay<br/>there</li> <li>Disable sensor and event sampling</li> </ul> |

**Table 9. Forcing Operational States** 

## 8 INTERRUPTS

The sensor device utilizes output pin INTN to signal to an external microprocessor that an event has been sensed. The microprocessor would contain an interrupt service routine which would perform certain tasks after receiving this interrupt and reading the associated status bits, perhaps after a sample was made ready. If interrupts are to be used, the microprocessor must set up the registers in the sensor so that when a specific event is detected, the microprocessor would receive the interrupt and the interrupt service routine would be executed. If polling is used there is no need for the interrupt registers to be set up.

For products that will instead use polling, the method of reading sensor data would be slightly different. Instead of receiving an interrupt when an event occurs, the microprocessor must periodically poll the sensor and read status data (the INTN pin is not used). For most applications, this is likely best done at the sensor sampling rate or faster.

Note that at least one I2C STOP condition must be present between samples in order for the sensor to update the sample data registers.

## 8.1 ENABLING AND CLEARING INTERRUPTS

The <u>SR: Status Register</u> contains the flag bits for the sample acquisition interrupt ACQ\_INT and tap interrupts. The <u>INTEN: Interrupt Enable Register</u> determines if a flag event generates interrupts. The flags (and interrupts) are cleared and rearmed each time the <u>SR: Status Register</u> is read. When an event is detected, it is masked with a flag bit in the <u>INTEN: Interrupt Enable Register</u> and then the corresponding status bit is set in the <u>SR: Status Register</u>. Multiple interrupt events might be reported at the same time in the <u>SR: Status Register</u>, so software must interpret and prioritize the results. The polarity and driving mode of the external interrupt signal may be chosen by setting the IPP and IAH bits in the <u>MODE:</u> Mode Control Register.

The pin INTN is cleared during the next I2C bus cycle after the device ID has been recognized by the device.

## 8.2 ACQ\_INT INTERRUPT

The ACQ\_INT flag bit in the <u>SR: Status Register</u> is always active. This bit is cleared when it is read. When a sample has been produced, an interrupt will be generated only if the ACQ\_INT\_EN bit in the <u>INTEN: Interrupt Enable Register</u> is active. Note that the frequency of this ACQ\_INT bit being set active is always the same as the sample rate.

## 9 SAMPLING

## 9.1 CONTINUOUS SAMPLING

The device has the ability to read all sampled readings in a continuous sampling fashion. The device always updates the XOUT, YOUT, and ZOUT registers at the chosen ODR.

An optional interrupt can be generated each time the sample registers have been updated (ACQ\_INT interrupt bit in the **INTEN: Interrupt Enable Register**).



## 10 I2C INTERFACE

#### **10.1 PHYSICAL INTERFACE**

The I2C slave interface operates at a maximum speed of 400 kHz. The SDA (data) is an open-drain, bi-directional pin and the SCL (clock) is an input pin.

## The device always operates as an I2C slave.

An I2C master initiates all communication and data transfers and generates the SCL clock that synchronizes the data transfer. The I2C device address depends upon the state of the VPP pin during power-up as shown in the table below.

An optional I2C watchdog timer reset can be enabled to prevent bus stall conditions. When enabled, the sensor I2C circuitry will reset itself if the master takes too long to issue clocks to the sensor during a read cycle (i.e. if there is a gap in SCL clocks of more than about 200mSec). A status bit can be read to observe if this condition has occurred.


| 7-bit Device ID     | 8-bit Address –<br>Write | 8-bit Address –<br>Read | VPP level upon power-up |  |  |
|---------------------|--------------------------|-------------------------|-------------------------|--|--|
| 0x4C<br>(0b1001100) | 0x98                     | 0x99                    | GND                     |  |  |
| 0x6C<br>(0b1101100) | 0xD8                     | 0xD9                    | VDD                     |  |  |

Table 10. I2C Address Selection

The I2C interface remains active as long as power is applied to the VDD/VDDIO pin. In STANDBY state the device responds to I2C read and write cycles, but interrupts cannot be serviced or cleared. All registers can be written in the STANDBY state, but in WAKE only the **MODE: Mode Control Register** can be modified.

Internally, the registers which are used to store samples are clocked by the sample clock gated by I2C activity. Therefore, in order to allow the device to collect and present samples in the sample registers at least one I2C STOP condition must be present between samples.

Refer to the I2C specification for a detailed discussion of the protocol. Per I2C requirements, SDA is an open drain, bi-directional pin. SCL and SDA each require an external pull-up resistor, typically  $4.7k\Omega$ .



NOTE<sup>1</sup>: Rp are typically 4.7 k $\Omega$  pull-up resistors to pin VDD/VDDIO, per I2C specification. When pin VDD/VDDIO is powered down, SDA and SCL will be driven low by internal ESD diodes.

NOTE<sup>2</sup>: Attach typical 4.7 kΩ pull-up resistor if INTN is defined as open-drain.

Figure 10. Typical Application Circuit

#### **10.2 TIMING**

See Section 4.3.3 I2C Timing Characteristics for I2C timing requirements.

#### 10.3 I2C MESSAGE FORMAT

Note that at least one I2C STOP condition must be present between samples in order for the sensor to update the sample data registers.

The device uses the following general format for writing to the internal registers. The I2C master generates a START condition, and then supplies the 7-bit device ID. The 8<sup>th</sup> bit is the R/W# flag (write cycle = 0). The device pulls SDA low during the 9<sup>th</sup> clock cycle indicating a positive ACK.

The second byte is the 8-bit register address of the device to access, and the last byte is the data to write.




Figure 11. I2C Message Format, Write Cycle, Single Register Write

In a read cycle, the I2C master writes the device ID (R/W#=0) and register address to be read. The master issues a RESTART condition and then writes the device ID with the R/W# flag set to '1'. The device shifts out the contents of the register address.




Figure 12. I2C Message Format, Read Cycle, Single Register Read

The I2C master may write or read consecutive register addresses by writing or reading additional bytes after the first access. The device will internally increment the register address.

If an I2C burst read operation reads past register address 0x12 the internal address pointer "wraps" to address 0x03 and the contents of the **SR: Status Register** are returned. This allows application software to burst read the contents of the six extended registers and the relevant device state registers in a single I2C cycle.

#### **10.4 WATCHDOG TIMER**

When enabled (see <u>MODE: Mode Control Register</u>), the I2C watchdog timer prevents bus stall conditions in cases where the master does not provide enough clocks to the slave to complete a read cycle.

During a read cycle, the slave that is actively driving the bus (SDA pin) will not release the bus until 9 SCL clock edges are detected. While the SDA pin is held low by a slave open-drain output, any other I2C devices attached to the sample bus will be unable to communicate. If the slave does not see 9 SCL clocks from the master within the timeout period, the slave will assume a system problem has occurred and so the I2C circuitry will be reset, the SDA pin released and the sensor made ready for additional I2C commands.

No other changes to registers are made.


When enabled, the I2C watchdog timer does not resolve why the master did not provide enough clocks to complete a read cycle, but it does prevent a slave from holding the bus indefinitely.

When enabled, the timeout period is about 200mSec.

When an I2C watchdog timer event is triggered, the I2C\_WDT bit in register will be set active by the Watchdog timer hardware. External software can detect this status by noticing this bit is active. The act of reading register 0x04 will clears the status.

## 11 REGISTER INTERFACE

The device has a simple register interface which allows a MCU or I2C master to configure and monitor all aspects of the device. This section lists an overview of user programmable registers. By convention, Bit 0 is the least significant bit (LSB) of a byte register.



## 11.1 REGISTER SUMMARY

| Addr  | Name          | Description                              | Bit 7           | Bit 6           | Bit 5           | Bit 4           | Bit 3           | Bit 2           | Bit 1          | Bit 0          | POR<br>Value | R/<br>W <sup>5</sup> |
|-------|---------------|--|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|--------------|----------------------|
| 0x00- | 0x02          |  |                 |                 | L               | RESERVE         | D <sup>6</sup>  |                 | L              | l              |              | 1                    |
| 0x03  | SR            | Status Register                          | ACQ_INT         | Resv            | TAP_ZN          | TAP_ZP          | TAP_YN          | TAP_YP          | TAP_XN         | TAP_XP         | 0x00         | R                    |
| 0x04  | OPSTAT        | Operational Device Status Register       | ОТРА            | Resv            | Resv            | I2C_WDT         | Resv            | Resv            | OPSTAT [1]     | OPSTAT<br>[0]  | 0x00         | R                    |
| 0x05  |               |  |                 |                 |                 | RESERVE         | D               |                 |                |                |              |                      |
| 0x06  | INTEN         | Interrupt Enable<br>Register             | ACQ_INT_<br>EN  | Resv            | TIZNEN          | TIZPEN          | TIYNEN          | TIYPEN          | TIXNEN         | TIXPEN         | 0x00         | W                    |
| 0x07  | MODE          | Mode Register                            | IAH             | IPP             | I2C_WDT<br>_POS | I2C_WDT_<br>NEG | Resv            | 07              | OPCON<br>[1]   | OPCON<br>[0]   | 0x00         | W                    |
| 0x08  | SRTFR         | Sample Rate and<br>Tap Feature Register  | TAP_LATCH       | FLIP_TAPZ       | FLIP_TAPY       | FLIP_TAPX       | RATE[3]         | RATE[2]         | RATE[2]        | RATE[0]        | 0x00         | w                    |
| 0x09  | TAPEN         | Tap Control Register                     | TAP_EN          | THRDUR          | TAPZNEN         | TAPZPEN         | TAPYNEN         | TAPYPEN         | TAPXNEN        | TAPXPEN        | 0x00         | w                    |
| 0x0A  | TTTRX         | X Tap Duration and<br>Threshold Register | TTTRX[7]        | TTTRX[6]        | TTTRX[5]        | TTTRX[4]        | TTTRX[3]        | TTTRX[2]        | TTTRX[1]       | TTTRX[0]       | 0x00         | w                    |
| 0x0B  | TTTRY         | Y Tap Duration and<br>Threshold Register | TTTRY[7]        | TTTRY[6]        | TTTRY[5]        | TTTRY[4]        | TTTRY[3]        | TTTRY[2]        | TTTRY[1]       | TTTRY[0]       | 0x00         | w                    |
| 0x0C  | TTTRZ         | Z Tap Duration and<br>Threshold Register | TTTRZ[7]        | TTTRZ[6]        | TTTRZ[5]        | TTTRZ[4]        | TTTRZ[3]        | TTTRZ[2]        | TTTRZ[1]       | TTTRZ[0]       | 0x00         | w                    |
| 0x0D  | XOUT<br>_EX_L | XOUT Extended<br>Register                | XOUT<br>_EX[7]  | XOUT<br>_EX[6]  | XOUT<br>_EX[5]  | XOUT<br>_EX[4]  | XOUT<br>_EX[3]  | XOUT<br>_EX[2]  | XOUT<br>_EX[1] | XOUT<br>_EX[0] | 0x00         | R                    |
| 0x0E  | XOUT<br>_EX_H | XOUT Extended<br>Register                | XOUT<br>_EX[15] | XOUT<br>_EX[14] | XOUT<br>_EX[13] | XOUT<br>_EX[12] | XOUT<br>_EX[11] | XOUT<br>_EX[10] | XOUT<br>_EX[9] | XOUT<br>_EX[8] | 0x00         | R                    |
| 0x0F  | YOUT<br>_EX_L | YOUT Extended<br>Register                | YOUT<br>_EX[7]  | YOUT<br>_EX[6]  | YOUT<br>_EX[5]  | YOUT<br>_EX[4]  | YOUT<br>_EX[3]  | YOUT<br>_EX[2]  | YOUT<br>_EX[1] | YOUT<br>_EX[0] | 0x00         | R                    |
| 0x10  | YOUT<br>_EX_H | YOUT Extended<br>Register                | YOUT<br>_EX[15] | YOUT<br>_EX[14] | YOUT<br>_EX[13] | YOUT<br>_EX[12] | YOUT<br>_EX[11] | YOUT<br>_EX[10] | YOUT<br>_EX[9] | YOUT<br>_EX[8] | 0x00         | R                    |
| 0x11  | ZOUT<br>_EX_L | ZOUT Extended<br>Register                | ZOUT<br>_EX[7]  | ZOUT<br>_EX[6]  | ZOUT<br>_EX[5]  | ZOUT<br>_EX[4]  | ZOUT<br>_EX[3]  | ZOUT<br>_EX[2]  | ZOUT<br>_EX[1] | ZOUT<br>_EX[0] | 0x00         | R                    |
| 0x12  | ZOUT<br>_EX_H | ZOUT Extended<br>Register                | ZOUT<br>_EX[15] | ZOUT<br>_EX[14] | ZOUT<br>_EX[13] | ZOUT<br>_EX[12] | ZOUT<br>_EX[11] | ZOUT<br>_EX[10] | ZOUT<br>_EX[9] | ZOUT<br>_EX[8] | 0x00         | R                    |
| 0x13- | 0x1F          |  |                 |                 |                 | RESERVE         | D               |                 |                |                |              | -                    |
| 0x20  | OUTCFG        | Output<br>Configuration<br>Register      | 07              | RANGE[2]        | RANGE[1]        | RANGE[0]        | Resv            | RES[2]          | RES[1]         | RES[0]         | 0x00         | W                    |
| 0x21  | XOFFL         | X-Offset<br>LSB Register                 | XOFF[7]         | XOFF[6]         | XOFF[5]         | XOFF[4]         | XOFF[3]         | XOFF[2]         | XOFF[1]        | XOFF[0]        | Per chip     | w                    |
| 0x22  | XOFFH         | X-Offset<br>MSB Register                 | XGAIN[8]        | XOFF[14]        | XOFF[13]        | XOFF[12]        | XOFF[11]        | XOFF[10]        | XOFF[9]        | XOFF[8]        | Per chip     | w                    |
| 0x23  | YOFFL         | <u>Y-Offset</u><br>LSB Register          | YOFF[7]         | YOFF[6]         | YOFF[5]         | YOFF[4]         | YOFF[3]         | YOFF[2]         | YOFF[1]        | YOFF[0]        | Per chip     | W                    |

\_

<sup>&</sup>lt;sup>5</sup> 'R' registers are read-only, via external I2C access. 'W' registers are read-write, via external I2C access.

<sup>&</sup>lt;sup>6</sup> Registers designated as 'RESERVED' should not be accessed by software.

<sup>&</sup>lt;sup>7</sup> Software must always write a zero '0' to this bit.

| Addr  | Name    | Description                            | Bit 7    | Bit 6    | Bit 5    | Bit 4    | Bit 3          | Bit 2    | Bit 1    | Bit 0    | POR<br>Value | R/<br>W <sup>5</sup> |
|-------|---------|--|----------|----------|----------|----------|----------------|----------|----------|----------|--------------|----------------------|
| 0x24  | YOFFH   | <u>Y-Offset</u><br><u>MSB Register</u> | YGAIN[8] | YOFF[14] | YOFF[13] | YOFF[12] | YOFF[11]       | YOFF[10] | YOFF[9]  | YOFF[8]  | Per chip     | w                    |
| 0x25  | ZOFFL   | <u>Z-Offset</u><br>LSB Register        | ZOFF[7]  | ZOFF[6]  | ZOFF[5]  | ZOFF[4]  | ZOFF[3]        | ZOFF[2]  | ZOFF[1]  | ZOFF[0]  | Per chip     | w                    |
| 0x26  | ZOFFH   | <u>Z-Offset</u><br><u>MSB Register</u> | ZGAIN[8] | ZOFF[14] | ZOFF[13] | ZOFF[12] | ZOFF[11]       | ZOFF[10] | ZOFF[9]  | ZOFF[8]  | Per chip     | w                    |
| 0x27  | XGAIN   | X Gain Register                        | XGAIN[7] | XGAIN[6] | XGAIN[5] | XGAIN[4] | XGAIN[3]       | XGAIN[2] | XGAIN[1] | XGAIN[0] | Per chip     | w                    |
| 0x28  | YGAIN   | Y Gain Register                        | YGAIN[7] | YGAIN[6] | YGAIN[5] | YGAIN[4] | YGAIN[3]       | YGAIN[2] | YGAIN[1] | YGAIN[0] | Per chip     | W                    |
| 0x29  | ZGAIN   | Z Gain Register                        | ZGAIN[7] | ZGAIN[6] | ZGAIN[5] | ZGAIN[4] | ZGAIN[3]       | ZGAIN[2] | ZGAIN[1] | ZGAIN[0] | Per chip     | w                    |
| 0x2A- | 0x3A    |  |          |          |          | RESERVE  | D <sup>6</sup> |          |          |          | 7            |                      |
| 0x3B  | PCODE   | Product Code<br>Register               | 0        | 0        | 0        | 1        | *8             | *8       | *8       | 0        | Per chip     | R                    |
| 0x3C  | to 0x3F | RESERVED <sup>6</sup>                  |          |          |          |          |                |          |          |          |              |                      |

Table 11. Register Summary<sup>9</sup>

<sup>&</sup>lt;sup>8</sup> Bits denoted with '\*' might be any value, set by the factory. Software should ignore these bits.
<sup>9</sup> No registers are updated with new event status or samples while a I2C cycle is in process.

## 11.2 SR: STATUS REGISTER

This register contains the flag/event bits for tap detection and sample acquisition. The TAP bits will only transition if the corresponding enable bit has been set in register 0x09, the TAP control register. Each read to this register will clear the latched event(s) and re-arm the flag for the next event.

| Addr | Name | Description     | Bit 7   | Bit 6 | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | POR<br>Value | R/<br>W |
|------|------|-----------------|---------|-------|--------|--------|--------|--------|--------|--------|--------------|---------|
| 0x03 | SR   | Status Register | ACQ_INT | Resv  | TAP_ZN | TAP_ZP | TAP_YN | TAP_YP | TAP_XN | TAP_XP | 0x00         | R       |

| TAP_XP  | Positive X-axis TAP detected, flag is set in polling mode or interrupt mode.   |
|---------|--|
| TAP_XN  | Negative X-axis TAP detected, flag is set in polling mode or interrupt mode.   |
| TAP_YP  | Positive Y-axis TAP detected, flag is set in polling mode or interrupt mode.   |
| TAP_YN  | Negative Y-axis TAP detected, flag is set in polling mode or interrupt mode.   |
| TAP_ZP  | Positive Z-axis TAP detected, flag is set in polling mode or interrupt mode.   |
| TAP_ZN  | Negative Z-axis TAP detected, flag is set in polling mode or interrupt mode.   |
| ACQ_INT | Sample has been acquired, flag bit is set in polling mode or interrupt mode. This bit cannot be disabled and is always set be hardware when a sample is ready. The host must poll at the sample rate or faster to see this bit transition. |

Table 12. SR Status Register

## 11.3 OPSTAT: DEVICE STATUS REGISTER

The device status register reports various conditions of the sensor circuitry.

| Addr | Name   | Description                              | Bit 7 | Bit 6 | Bit 5 | Bit 4   | Bit 3 | Bit 2 | Bit 1      | Bit 0         | POR<br>Value | R/<br>W |
|------|--------|--|-------|-------|-------|---------|-------|-------|------------|---------------|--------------|---------|
| 0x04 | OPSTAT | Operational<br>Device Status<br>Register | ОТРА  | Resv  | Resv  | I2C_WDT | Resv  | Resv  | OPSTAT [1] | OPSTAT<br>[0] | 0x00         | R       |

|             | Sampling State Register Status, Wait State Register Status                        |
|-------------|---|
|             | 00: Device is in STANDBY state, no sampling                                       |
| OPSTAT[1:0] | 01: Device is in WAKE state, sampling at set sample rate                          |
|             | 10: Reserved  |
|             | 11: Reserved  |
|             | I2C watchdog timeout  |
| ISC WIDT    | 0: No watchdog event detected   |
| I2C_WDT     | 1: Watchdog event has been detected by hardware, I2C slave state machine reset to |
|             | idle. This flag is cleared by reading this register.                              |
|             | One-time Programming (OTP) activity status  |
| OTPA        | 0: Internal memory is idle and the device is ready for use                        |
|             | 1: Internal memory is active and the device is not yet ready for use              |

**Table 13. OPSTAT Device Status Register** 

#### 11.4 INTEN: INTERRUPT ENABLE REGISTER

The interrupt enable register allows the flag bits for specific TAP and sample events to also trigger a transition of the external INTN pin. This is the only effect these bits have as the flag bits will be set/cleared in the **SR: Status Register** regardless of which interrupts are enabled in this register.

| Ac | ddr | Name  | Description                  | Bit 7          | Bit 6 | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | POR<br>Value | R/<br>W |
|----|-----|-------|------------------------------|----------------|-------|--------|--------|--------|--------|--------|--------|--------------|---------|
| 0х | к06 | INTEN | Interrupt Enable<br>Register | ACQ_INT_<br>EN | Resv  | TIZNEN | TIZPEN | TIYNEN | TIYPEN | TIXNEN | TIXPEN | 0x00         | W       |

|            | D 111 V 1 TAB1 1 1 1 1   |
|------------|--|
|            | Positive X-axis TAP interrupt enable   |
| TIXPEN     | 0: Disabled (default)  |
|            | 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. |
|            | The INTN pad will transition.  |
|            | Negative X-axis TAP interrupt enable   |
| TIXNEN     | 0: Disabled (default)  |
| IIANEN     | 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. |
|            | The INTN pad will transition.  |
|            | Positive Y-axis TAP interrupt enable   |
| TIVDENI    | 0: Disabled (default)  |
| TIYPEN     | 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. |
|            | The INTN pad will transition.  |
|            | Negative Y-axis TAP interrupt enable   |
| TIVALENI   | 0: Disabled (default)  |
| TIYNEN     | 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. |
|            | The INTN pad will transition.  |
|            | Positive Z-axis TAP interrupt enable   |
| TIZDENI    | 0: Disabled (default)  |
| TIZPEN     | 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. |
|            | The INTN pad will transition.  |
|            | Negative Z-axis TAP interrupt enable   |
| TITALENI   | 0: Disabled (default)  |
| TIZNEN     | 1: Enabled. The corresponding TAP enable bit in register 0x09 must be enabled. |
|            | The INTN pad will transition.  |
|            | Generate Interrupt   |
| ACQ_INT_EN | 0: Disable automatic interrupt on INTN pad after each sample (default).        |
|            | 1: Enable automatic interrupt on INTN pad after each sample.                   |
| ¥          |  |

**Table 14. INTEN Interrupt Enable Register Settings** 

## 11.5 MODE: MODE CONTROL REGISTER

The MODE register controls the active operating state of the device. This register can be written from either operational state (STANDBY or WAKE).

| , | Addr | Name | Description   | Bit 7 | Bit 6 | Bit 5           | Bit 4           | Bit 3 | Bit 2 | Bit 1        | Bit 0        | POR<br>Value | R/<br>W |
|---|------|------|---------------|-------|-------|-----------------|-----------------|-------|-------|--------------|--------------|--------------|---------|
| ( | 0x07 | MODE | Mode Register | IAH   | IPP   | I2C_WDT_<br>POS | I2C_WDT_<br>NEG | Resv  | 0*    | OPCON<br>[1] | OPCON<br>[0] | 0x00         | w       |

## NOTE\*: Software must always write a zero '0' to Bit 2.

|              | 00: STANDBY state (default)              |                               |  |  |  |
|--------------|--|-------------------------------|--|--|--|
| OPCON        | 01: WAKE state                           | Set Device Operational State. |  |  |  |
| [1:0]        | 10: Reserved                             | WAKE or STANDBY               |  |  |  |
| [2.0]        | 11: Reserved                             |                               |  |  |  |
|              | 0: I2C watchdog timer for negative SCL   |                               |  |  |  |
| ISC MET NEC  | stalls are disabled (default)            | WDT for negative SCL stalls   |  |  |  |
| I2C_WDT_NEG  | 1: I2C watchdog timer for negative SCL   | WD1 for fiegative See stails  |  |  |  |
|              | stalls are enabled                       |                               |  |  |  |
|              | 0: I2C watchdog timer for positive SCL   |                               |  |  |  |
| ISC MIDT DOS | stalls are disabled (default)            | WDT for positive SCL stalls   |  |  |  |
| I2C_WDT_POS  | 1: I2C watchdog timer for positive SCL   | VVD 1 101 positive set statis |  |  |  |
|              | stalls are enabled                       |                               |  |  |  |
|              | 0: Interrupt pin INTN is open drain      |                               |  |  |  |
|              | (default) and requires an external pull- |                               |  |  |  |
| IDD          | up to VDD/VDDIO.                         | Interrupt Push Pull           |  |  |  |
| IPP          | 1: Interrupt pin INTN is push-pull. No   | interruper usir un            |  |  |  |
|              | external pull-up resistor should be      |                               |  |  |  |
|              | installed.                               |                               |  |  |  |
|              | 0: Interrupt pin INTN is active low      |                               |  |  |  |
| IAH          | (default)                                | Interrupt Active High         |  |  |  |
|              | 1: Interrupt pin INTN is active high     |                               |  |  |  |

**Table 15. MODE Register Functionality** 

## 11.6 SRTFR: SAMPLE RATE AND TAP FEATURE REGISTER

This register sets the sampling output data rate (ODR) for sensor. The upper 4 bit control functions related to tap hardware. The lower 4 bits control the rate, as shown in the table below.

| Addr | Name  | Description     | Bit 7     | Bit 6     | Bit 5     | Bit 4     | Bit 3   | Bit 2   | Bit 1   | Bit 0   | POR<br>Value | R/<br>W |
|------|-------|-----------------|-----------|-----------|-----------|-----------|---------|---------|---------|---------|--------------|---------|
|      |       | Sample Rate and |           |           |           |           |         |         |         |         |              |         |
| 0x08 | SRTFR | Tap Feature     | TAP_LATCH | FLIP_TAPZ | FLIP_TAPY | FLIP_TAPX | RATE[3] | RATE[2] | RATE[1] | RATE[0] | 0x00         | W       |
|      |       | Register        |           |           |           |           |         |         |         |         |              |         |

|           | 0000: 32 Hz (default)  |
|-----------|--|
|           | 0001: 16 Hz  |
|           | 0010: 8 Hz   |
|           | 0011: 4 Hz   |
|           | 0100: 2 Hz   |
|           | 0101: 1 Hz   |
|           | 0110: 0.5 Hz   |
|           | 0111: 0.25 Hz  |
| RATE[3:0] | 1000: 64 Hz  |
|           | 1001: 128 Hz   |
|           | 1010: 256 Hz   |
|           | 1011: Reserved   |
|           | 1100: Reserved   |
|           | 1101: Reserved   |
|           | 1110: Reserved   |
|           | 1111: Reserved   |
|           | 0: X positive and X negative tap are not switched (default)                                    |
| FLIP_TAPX | 1: X positive and X negative tap are switched  |
|           | 0: Y positive and Y negative tap are not switched (default)                                    |
| FLIP_TAPY | 1: Y positive and Y negative tap are switched  |
|           | 0: Z positive and Z negative tap are not switched (default)                                    |
| FLIP_TAPZ | 1: Z positive and Z negative tap are switched  |
|           | 0: Multiple TAPs (of those which are enabled) are detected and latched (default)               |
| TAP_LATCH | 1: First TAP detected (e.g. of those enabled) is latched, all others ignored until serviced by |
|           | reading register 0x03.   |
|           |  |

**Table 16. SRTFR Register Functionality** 

#### 11.7 TAPEN: TAP CONTROL REGISTER

This register allows the enabling and disabling of tap detection for axes and direction. Bit 7 disables tap detection completely. Bit 6, switches the feature controlled by registers 0xA, 0xB, and 0xC. When bit 6 is '0', the tap duration and quiet parameters are accessed in 0xA to 0xC, and when '1' the tap detection threshold is accessed.

| Addr | Name  | Description             | Bit 7  | Bit 6  | Bit 5   | Bit 4   | Bit 3   | Bit 2   | Bit 1   | Bit 0   | POR<br>Value | R/<br>W |
|------|-------|-------------------------|--------|--------|---------|---------|---------|---------|---------|---------|--------------|---------|
| 0x09 | TAPEN | Tap Control<br>Register | TAP_EN | THRDUR | TAPZNEN | TAPZPEN | TAPYNEN | TAPYPEN | TAPXNEN | TAPXPEN | 0x00         | w       |

| TAPXPEN     | 0: Disable positive tap detection on X-axis (default)                        |
|-------------|--|
| 1741741 214 | 1: Enable positive tap detection on X-axis                                   |
| TAPXNEN     | 0: Disable negative tap detection on X-axis (default)                        |
| TALXIVEIN   | 1: Enable negative tap detection on X-axis                                   |
| TAPYPEN     | 0: Disable positive tap detection on Y-axis (default)                        |
| TALITEN     | 1: Enable positive tap detection on Y-axis                                   |
| TAPYNEN     | 0: Disable negative tap detection on Y-axis (default)                        |
| TAFTINLIN   | 1: Enable negative tap detection on Y-axis                                   |
| TAPZPEN     | 0: Disable positive tap detection on Z-axis (default)                        |
| TAI ZI LIN  | 1: Enable positive tap detection on Z-axis                                   |
| TAPZNEN     | 0: Disable negative tap detection on Z-axis (default)                        |
| TAT ZINLIN  | 1: Enable negative tap detection on Z-axis                                   |
| THRDUR      | 0: Registers 0xA, 0xB, 0xC point to tap duration and quiet period (default)  |
| TTINDON     | 1: Registers 0xA, 0xB, 0xC point to tap threshold settings.                  |
|             | See description of TTTRX, TTTRY and TTTRZ.                                   |
| TAP EN      | 0: All tap detection is disabled, regardless of bits [5:0] (default)         |
| IAF_LIV     | 1: Tap detection is enabled, individual enables control detection (bits 5-0) |

**Table 17. TAPEN Register Settings** 

# 11.8 TTTRX, TTTRY, TTTRZ: X, Y AND Z TAP DURATION AND THRESHOLD REGISTERS

These 3 registers allow control of both the tap duration settings and tap threshold settings, depending upon the setting of the THRDUR bit (bit 6) in the TAPEN register (0x09).

When THRDUR=0, the register meaning is as follows:

| Addr | Name                        | Description                | TTTRX[7]           | TTTRX[6]           | TTTRX[5]           | TTTRX[4]           | TTTRX[3]         | TTTRX[2]         | TTTRX[1]         | TTTRX[0]         | POR<br>Value | R/<br>W |
|------|-----------------------------|----------------------------|--------------------|--------------------|--------------------|--------------------|------------------|------------------|------------------|------------------|--------------|---------|
| 0x0A | Tap X<br>Quiet-<br>Duration | TAP X Duration<br>Register | TAP_X_<br>QUIET[3] | TAP_X_<br>QUIET[2] | TAP_X_<br>QUIET[1] | TAP_X_<br>QUIET[0] | TAP_X_<br>DUR[3] | TAP_X_<br>DUR[2] | TAP_X_<br>DUR[1] | TAP_X_<br>DUR[0] | 0x00         | w       |
| 0x0B | Tap Y<br>Quiet-<br>Duration | TAP Y Duration<br>Register | TAP_Y_<br>QUIET[3] | TAP_Y_<br>QUIET[2] | TAP_Y_<br>QUIET[1] | TAP_Y_<br>QUIET[0] | TAP_Y_<br>DUR[3] | TAP_Y_<br>DUR[2] | TAP_Y_<br>DUR[1] | TAP_Y_<br>DUR[0] | 0x00         | w       |
| 0x0C | Tap Z<br>Quiet-<br>Duration | TAP Z Duration<br>Register | TAP_Z_<br>QUIET[3] | TAP_Z_<br>QUIET[2] | TAP_Z_<br>QUIET[1] | TAP_Z_<br>QUIET[0] | TAP_Z_<br>DUR[3] | TAP_Z_<br>DUR[2] | TAP_Z_<br>DUR[1] | TAP_Z_<br>DUR[0] | 0x00         | w       |

When THRDUR=1, the register meaning is as follows:

| Addr | Name            | Description                 | TTTRX[7]        | TTTRX[6]        | TTTRX[5]        | TTTRX[4]     | TTTRX[3]        | TTTRX[2]        | TTTRX[1]        | TTTRX[0]        | POR<br>Value | R/<br>W |
|------|-----------------|-----------------------------|-----------------|-----------------|-----------------|--------------|-----------------|-----------------|-----------------|-----------------|--------------|---------|
| 0x0A | Tap X<br>Thresh | TAP X Threshold<br>Register | TAP_X_TH<br>[7] | TAP_X_TH<br>[6] | TAP_X_TH<br>[5] | TAP_X_TH [4] | TAP_X_TH [3]    | TAP_X_TH<br>[2] | TAP_X_TH [1]    | TAP_X_TH<br>[0] | 0x00         | w       |
| 0x0B | Tap Y<br>Thresh | TAP Y Threshold<br>Register | TAP_Y_TH<br>[7] | TAP_Y_TH<br>[6] | TAP_Y_TH<br>[5] | TAP_Y_TH [4] | TAP_Y_TH<br>[3] | TAP_Y_TH<br>[2] | TAP_Y_TH<br>[1] | TAP_Y_TH<br>[0] | 0x00         | w       |
| 0x0C | Tap Z<br>Thresh | TAP Z Threshold<br>Register | TAP_Z_TH<br>[7] | TAP_Z_TH<br>[6] | TAP_Z_TH<br>[5] | TAP_Z_TH [4] | TAP_Z_TH<br>[3] | TAP_Z_TH<br>[2] | TAP_Z_TH<br>[1] | TAP_Z_TH<br>[0] | 0x00         | w       |

| TAP_X_DUR[3:0] TAP_Y_DUR[3:0] TAP_Z_DUR[3:0]       | This 4-bit value (0 to 15) sets the maximum number of samples an event must qualify as a tap before it is rejected. For example, if the value is 4, a fast acceleration event which exceeded the threshold for more than 4 consecutive samples would not trigger a tap event.   |
|--|---|
| TAP_X_QUIET[3:0] TAP_Y_QUIET[3:0] TAP_Z_QUIET[3:0] | This 4-bit value (0 to 15) sets the number of samples to be ignored after successful tap detection. Detection is rearmed after the specific number of samples has passed.   |
| TAP_X_TH[7:0] TAP_Y_TH[7:0] TAP_Z_TH[7:0]          | This 8-bit unsigned value sets the minimum magnitude a snap event must reach before a tap is considered detected. Setting this parameter to a higher value will effectively reject all but the largest acceleration events as tap. Some experimentation in the final form-factor may be needed to find an appropriate setting for a particular product. |

**Table 18. TTTRX, TTTRY and TTTRZ Register Settings** 

# 11.9 XOUT\_EX, YOUT\_EX & ZOUT\_EX: X, Y, Z-AXIS ACCELERATION REGISTERS

The measurements from sensors for the 3-axes are available in these 3 registers. The most-significant bit of the value is the sign bit, and is sign extended to the higher bits. Note that all 3 axes are sampled and updated simultaneously. If an I2C burst read operation reads past register address 0x12 the internal address pointer "wraps" to address 0x03 and the contents of the **SR: Status Register** are returned. This allows application software to burst read the contents of the six extended registers and relevant device state registers in a single I2C read cycle.

Once an I2C start bit has been recognized by the sensor, registers will not be updated until an I2C stop bit has occurred. Therefore, if software desires to read the low and high byte registers 'atomically', knowing that the values have not been changed, it should do so by issuing a start bit, reading one register, then reading the other register then issuing a stop bit. Note that all 6 registers may be read in one burst with the same effect.

| Addr | Name          | Description               | Bit 7           | Bit 6           | Bit 5           | Bit 4           | Bit 3           | Bit 2           | Bit 1          | Bit 0          | POR<br>Value | R/<br>W |
|------|---------------|---------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|--------------|---------|
| 0x0D | XOUT<br>_EX_L | XOUT Extended<br>Register | XOUT<br>_EX[7]  | XOUT<br>_EX[6]  | XOUT<br>_EX[5]  | XOUT<br>_EX[4]  | XOUT<br>_EX[3]  | XOUT<br>_EX[2]  | XOUT<br>EX[1]  | XOUT<br>EX[0]  | 0x00         | R       |
| 0x0E | XOUT<br>_EX_H | XOUT Extended<br>Register | XOUT<br>_EX[15] | XOUT<br>_EX[14] | XOUT<br>_EX[13] | XOUT<br>_EX[12] | XOUT<br>_EX[11] | XOUT<br>_EX[10] | XOUT<br>_EX[9] | XOUT<br>_EX[8] | 0x00         | R       |
| 0x0F | YOUT<br>_EX_L | YOUT Extended<br>Register | YOUT<br>_EX[7]  | YOUT<br>_EX[6]  | YOUT<br>_EX[5]  | YOUT<br>_EX[4]  | YOUT<br>_EX[3]  | YOUT<br>_EX[2]  | YOUT<br>_EX[1] | YOUT<br>_EX[0] | 0x00         | R       |
| 0x10 | YOUT<br>_EX_H | YOUT Extended<br>Register | YOUT<br>_EX[15] | YOUT<br>_EX[14] | YOUT<br>_EX[13] | YOUT<br>_EX[12] | YOUT<br>_EX[11] | YOUT<br>_EX[10] | YOUT<br>_EX[9] | YOUT<br>_EX[8] | 0x00         | R       |
| 0x11 | ZOUT<br>_EX_L | ZOUT Extended<br>Register | ZOUT<br>_EX[7]  | ZOUT<br>_EX[6]  | ZOUT<br>_EX[5]  | ZOUT<br>_EX[4]  | ZOUT<br>_EX[3]  | ZOUT<br>_EX[2]  | ZOUT<br>_EX[1] | ZOUT<br>_EX[0] | 0x00         | R       |
| 0x12 | ZOUT<br>_EX_H | ZOUT Extended<br>Register | ZOUT<br>_EX[15] | ZOUT<br>_EX[14] | ZOUT<br>_EX[13] | ZOUT<br>_EX[12] | ZOUT<br>_EX[11] | ZOUT<br>_EX[10] | ZOUT<br>_EX[9] | ZOUT<br>_EX[8] | 0x00         | R       |

**Table 19. Extended Accelerometer Registers** 

## 11.10 OUTCFG: OUTPUT CONFIGURATION REGISTER

This register can be used to set the range and resolution of the accelerometer measurements.

| Addr | Name   | Description                         | Bit 7 | Bit 6    | Bit 5    | Bit 4    | Bit 3 | Bit 2  | Bit 1  | Bit 0  | POR<br>Value | R/<br>W |
|------|--------|-------------------------------------|-------|----------|----------|----------|-------|--------|--------|--------|--------------|---------|
| 0x20 | OUTCFG | Output<br>Configuration<br>Register | 0*    | RANGE[2] | RANGE[1] | RANGE[0] | Resv  | RES[2] | RES[1] | RES[0] | 0x00         | w       |

NOTE\*: Software must always write a zero '0' to Bit 7.

|            | Accelerometer g Resolution                                  |
|------------|---|
|            | 000: Select 6-bits for accelerometer measurements (Default) |
|            | 001: Select 7-bit for accelerometer measurements            |
|            | 010: Select 8-bit for accelerometer measurements            |
| RES[2:0]   | 011: Select 10-bit for accelerometer measurements           |
|            | 100: Select 12-bit for accelerometer measurements           |
|            | 101: Select 14-bit for accelerometer measurements           |
|            | 110: Reserved   |
|            | 111: Reserved   |
|            | Accelerometer g Range                                       |
|            | 000: Select +/- 2g range (Default)                          |
|            | 001: Select +/- 4g range                                    |
| DANCE[3.0] | 010: Select +/- 8g range                                    |
| RANGE[2:0] | 011: Select +/- 16g range                                   |
|            | 100: Select +/- 12g range                                   |
|            | 101: Reserved   |
|            | 111: Reserved   |

Table 20. OUTCFG Resolution and Range Select Register Settings

#### 11.11 X-AXIS OFFSET REGISTERS

This register contains a signed 2's complement 15-bit value applied as an offset adjustment to the output of the sensor values, prior to being sent to the OUT\_EX registers. The Power-On-Reset value for each chip is unique and is set as part of factory calibration. If necessary, this value can be overwritten by software.

NOTE: When modifying these registers with new gain or offset values, software should perform a read-modify-write type of access to ensure that unrelated bits do not get changed inadvertently.

| Addr | Name  | Description              | Bit 7    | Bit 6    | Bit 5    | Bit 4    | Bit 3    | Bit 2    | Bit 1   | Bit 0   | POR<br>Value | R/<br>W |
|------|-------|--------------------------|----------|----------|----------|----------|----------|----------|---------|---------|--------------|---------|
| 0x21 | XOFFL | X-Offset<br>LSB Register | XOFF[7]  | XOFF[6]  | XOFF[5]  | XOFF[4]  | XOFF[3]  | XOFF[2]  | XOFF[1] | XOFF[0] | Per chip     | w       |
| 0x22 | XOFFH | X-Offset<br>MSB Register | XGAIN[8] | XOFF[14] | XOFF[13] | XOFF[12] | XOFF[11] | XOFF[10] | XOFF[9] | XOFF[8] | Per chip     | w       |

#### 11.12 Y-AXIS OFFSET REGISTERS

This register contains a signed 2's complement 15-bit value applied as an offset adjustment to the output of the sensor values, prior to being sent to the OUT\_EX registers. The Power-On-Reset value for each chip is unique and is set as part of factory calibration. If necessary, this value can be overwritten by software.

NOTE: When modifying these registers with new gain or offset values, software should perform a read-modify-write type of access to ensure that unrelated bits do not get changed inadvertently.

| Addr | Name  | Description              | Bit 7    | Bit 6    | Bit 5    | Bit 4    | Bit 3    | Bit 2    | Bit 1   | Bit 0   | POR<br>Value | R/<br>W |
|------|-------|--------------------------|----------|----------|----------|----------|----------|----------|---------|---------|--------------|---------|
| 0x23 | YOFFL | Y-Offset<br>LSB Register | YOFF[7]  | YOFF[6]  | YOFF[5]  | YOFF[4]  | YOFF[3]  | YOFF[2]  | YOFF[1] | YOFF[0] | Per chip     | W       |
| 0x24 | YOFFH | Y-Offset<br>MSB Register | YGAIN[8] | YOFF[14] | YOFF[13] | YOFF[12] | YOFF[11] | YOFF[10] | YOFF[9] | YOFF[8] | Per chip     | w       |

## 11.13 Z-AXIS OFFSET REGISTERS

This register contains a signed 2's complement 15-bit value applied as an offset adjustment to the output of the sensor values, prior to being sent to the OUT\_EX registers. The Power-On-Reset value for each chip is unique and is set as part of factory calibration. If necessary, this value can be overwritten by software.

NOTE: When modifying these registers with new gain or offset values, software should perform a read-modify-write type of access to ensure that unrelated bits do not get changed inadvertently.

| Addr | Name  | Description              | Bit 7    | Bit 6    | Bit 5    | Bit 4    | Bit 3    | Bit 2    | Bit 1   | Bit 0   | POR<br>Value | R/<br>W |
|------|-------|--------------------------|----------|----------|----------|----------|----------|----------|---------|---------|--------------|---------|
| 0x25 | ZOFFL | Z-Offset<br>LSB Register | ZOFF[7]  | ZOFF[6]  | ZOFF[5]  | ZOFF[4]  | ZOFF[3]  | ZOFF[2]  | ZOFF[1] | ZOFF[0] | Per chip     | w       |
| 0x26 | ZOFFH | Z-Offset<br>MSB Register | ZGAIN[8] | ZOFF[14] | ZOFF[13] | ZOFF[12] | ZOFF[11] | ZOFF[10] | ZOFF[9] | ZOFF[8] | Per chip     | w       |

## 11.14 X-AXIS GAIN REGISTERS

The gain value is an unsigned 9-bit number.

NOTE: When modifying these registers with new gain or offset values, software should perform a read-modify-write type of access to ensure that unrelated bits do not get changed inadvertently.

| Addr | Name  | Description              | Bit 7    | Bit 6    | Bit 5    | Bit 4    | Bit 3    | Bit 2    | Bit 1    | Bit 0    | POR<br>Value | R/<br>W |
|------|-------|--------------------------|----------|----------|----------|----------|----------|----------|----------|----------|--------------|---------|
| 0x22 | XOFFH | X-Offset<br>MSB Register | XGAIN[8] | XOFF[14] | XOFF[13] | XOFF[12] | XOFF[11] | XOFF[10] | XOFF[9]  | XOFF[8]  | Per chip     | w       |
| 0x27 | XGAIN | X Gain Register          | XGAIN[7] | XGAIN[6] | XGAIN[5] | XGAIN[4] | XGAIN[3] | XGAIN[2] | XGAIN[1] | XGAIN[0] | Per chip     | w       |

## 11.15 Y-AXIS GAIN REGISTERS

The gain value is an unsigned 9-bit number.

NOTE: When modifying these registers with new gain or offset values, software should perform a read-modify-write type of access to ensure that unrelated bits do not get changed inadvertently.

| Addr | Name  | Description              | Bit 7    | Bit 6    | Bit 5    | Bit 4    | Bit 3    | Bit 2    | Bit 1    | Bit 0    | POR<br>Value | R/<br>W |
|------|-------|--------------------------|----------|----------|----------|----------|----------|----------|----------|----------|--------------|---------|
| 0x24 | YOFFH | Y-Offset<br>MSB Register | YGAIN[8] | YOFF[14] | YOFF[13] | YOFF[12] | YOFF[11] | YOFF[10] | YOFF[9]  | YOFF[8]  | Per chip     | W       |
| 0x28 | YGAIN | Y Gain Register          | YGAIN[7] | YGAIN[6] | YGAIN[5] | YGAIN[4] | YGAIN[3] | YGAIN[2] | YGAIN[1] | YGAIN[0] | Per chip     | W       |

## 11.16 Z-AXIS GAIN REGISTERS

The gain value is an unsigned 9-bit number.

NOTE: When modifying these registers with new gain or offset values, software should perform a read-modify-write type of access to ensure that unrelated bits do not get changed inadvertently.

| Addr | Name  | Description              | Bit 7    | Bit 6    | Bit 5    | Bit 4    | Bit 3    | Bit 2    | Bit 1    | Bit 0    | POR<br>Value | R/<br>W |
|------|-------|--------------------------|----------|----------|----------|----------|----------|----------|----------|----------|--------------|---------|
| 0x26 | ZOFFH | Z-Offset<br>MSB Register | ZGAIN[8] | ZOFF[14] | ZOFF[13] | ZOFF[12] | ZOFF[11] | ZOFF[10] | ZOFF[9]  | ZOFF[8]  | Per chip     | w       |
| 0x29 | ZGAIN | Z Gain Register          | ZGAIN[7] | ZGAIN[6] | ZGAIN[5] | ZGAIN[4] | ZGAIN[3] | ZGAIN[2] | ZGAIN[1] | ZGAIN[0] | Per chip     | w       |

## 11.17 PCODE: PRODUCT CODE

This register returns a value specific to the part number of this MEMSIC device, noted below.

| Addr | Name  | Description              | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | _        | R/<br>W |
|------|-------|--------------------------|-------|-------|-------|-------|-------|-------|-------|-------|----------|---------|
| 0x3B | PCODE | Product Code<br>Register | 0     | 0     | 0     | 1     | *     | *     | *     | 0     | Per chip | R       |

Note: Bits denoted with '\*' might be any value, set by the factory. Software should ignore these bits.




# 12 INDEX OF TABLES

| Гable 1. Order Information                                     | 4  |
|--|----|
| Table 2. Pin Description                                       | 8  |
| Гable 3. Absolute Maximum Ratings                              | 12 |
| Table 4. Sensor Characteristics                                |    |
| Table 5. Electrical Characteristics                            | 14 |
| Table 6. I2C Electrical and Timing Characteristics             | 15 |
| Table 7. I2C Timing Characteristics                            |    |
| Table 8. Operational States                                    | 18 |
| Table 9. Forcing Operational States                            | 19 |
| Table 10. I2C Address Selection                                | 22 |
| Table 11. Register Summary                                     | 28 |
| Table 12. SR Status Register                                   |    |
| Table 13. OPSTAT Device Status Register                        | 30 |
| Fable 14. INTEN Interrupt Enable Register Settings             |    |
| Table 15. MODE Register Functionality                          |    |
| Fable 16. SRTFR Register Functionality                         |    |
| Table 17. TAPEN Register Settings                              | 34 |
| Table 18. TTTRX, TTTRY and TTTRZ Register Settings             |    |
| Table 19. Extended Accelerometer Registers                     | 36 |
| Table 20. OUTCFG Resolution and Range Select Register Settings | 37 |

# 13 REVISION HISTORY

| Date       | Revision         | Description  |
|------------|------------------|--|
| 2014-04    | APS-048-0030v1.0 | First release.   |
| 2014-05    | APS-048-0030v1.1 | Updated ODRs.  |
| 2014-07    | APS-048-0030v1.2 | Updated current and noise. Corrected I2C address.  |
| 2014-09    | APS-048-0030v1.3 | Corrected various typos and whitespace. Clarified default settings in some registers. Added WDT. Clarified interrupt language. Clarified name for pin VDD/VDDIO. |
| 2020-07-09 | APS-048-0030v1.4 | Change to MEMSIC format based on the License Agreement with mCube.   |



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Accelerometers category:

Click to view products by mCube manufacturer:

Other Similar products are found below:

AD22372Z-RL7 ADXL313WACPZ-RL 805M1-0050-01 MXC6655XA MMA7455LT 805M1-0200-01 810M1-0025X 832M1-0200

AIS328DQTR 832M1-0050 805-0050 AD22301 BMA253 SCA620-EF8H1A-1 MC3413 MXC6244AU 3038-0500 ACH-01-04/10 4692

ADXL372BCCZ-RL7 735T 787-500 787AM8 793-6 793L 997-M4 HV101 HV102 HV200 PC420AR-10 PC420VP-50 786A 786A-IS

787A 787A-IS HT786A HT787A PC420VP-10 AD22293Z-RL7 ADIS16003CCCZ ADIS16228CMLZ ADXL700WBRWZ-RL

ADXL1003BCPZ ADXL103CE-REEL ADXL203CE-REEL ADXL206HDZ ADXL213AE ADXL288WBRDZ-RL ADXL295WBRDZ-RL

ADXL312WACPZ