





**APT20M18B2VR
A20M18LVR
200V 100A 0.018Ω**

POWER MOS V® MOSFET

Power MOS V® is a new generation of high voltage N-Channel enhancement mode power MOSFETs. This new technology minimizes the JFET effect, increases packing density and reduces the on-resistance. Power MOS V® also achieves faster switching speeds through optimized gate layout.



- TO-264 MAX Package
- Avalanche Energy Rated
- Faster Switching
- Lower Leakage



MAXIMUM RATINGS

All Ratings: $T_C = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Parameter	APT20M18B2VR_LVR	UNIT
V_{DSS}	Drain-Source Voltage	200	Volts
I_D	Continuous Drain Current ^⑥ @ $T_C = 25^\circ\text{C}$	100	Amps
I_{DM}	Pulsed Drain Current ^①	400	
V_{GS}	Gate-Source Voltage Continuous	± 30	Volts
V_{GSM}	Gate-Source Voltage Transient	± 40	
P_D	Total Power Dissipation @ $T_C = 25^\circ\text{C}$	625	Watts
	Linear Derating Factor	5.00	$\text{W}/^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to 150	$^\circ\text{C}$
T_L	Lead Temperature: 0.063" from Case for 10 Sec.	300	
I_{AR}	Avalanche Current ^① (Repetitive and Non-Repetitive)	100	Amps
E_{AR}	Repetitive Avalanche Energy ^①	50	mJ
E_{AS}	Single Pulse Avalanche Energy ^④	3000	

STATIC ELECTRICAL CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
BV_{DSS}	Drain-Source Breakdown Voltage ($V_{GS} = 0\text{V}$, $I_D = 250\mu\text{A}$)	200			Volts
$R_{DS(on)}$	Drain-Source On-State Resistance ^② ($V_{GS} = 10\text{V}$, $I_D = 50\text{A}$)			0.018	Ohms
I_{DSS}	Zero Gate Voltage Drain Current ($V_{DS} = 200\text{V}$, $V_{GS} = 0\text{V}$)			25	μA
	Zero Gate Voltage Drain Current ($V_{DS} = 160\text{V}$, $V_{GS} = 0\text{V}$, $T_C = 125^\circ\text{C}$)			250	
I_{GSS}	Gate-Source Leakage Current ($V_{GS} = \pm 30\text{V}$, $V_{DS} = 0\text{V}$)			± 100	nA
$V_{GS(th)}$	Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 2.5\text{mA}$)	2		4	Volts

CAUTION: These Devices are Sensitive to Electrostatic Discharge. Proper Handling Procedures Should Be Followed.

DYNAMIC CHARACTERISTICS

APT20M18B2VR_LVR

Symbol	Characteristic	Test Conditions	MIN	TYP	MAX	UNIT
C_{iss}	Input Capacitance	$V_{GS} = 0V$ $V_{DS} = 25V$ $f = 1\text{ MHz}$		9880		pF
C_{oss}	Output Capacitance			2320		
C_{rss}	Reverse Transfer Capacitance			700		
Q_g	Total Gate Charge ③	$V_{GS} = 10V$ $V_{DD} = 150V$ $I_D = 100A @ 25^\circ C$		330		nC
Q_{gs}	Gate-Source Charge			55		
Q_{gd}	Gate-Drain ("Miller") Charge			145		
$t_{d(on)}$	Turn-on Delay Time	$V_{GS} = 15V$ $V_{DD} = 150V$ $I_D = 100A @ 25^\circ C$ $R_G = 0.6\Omega$		18		ns
t_r	Rise Time			27		
$t_{d(off)}$	Turn-off Delay Time			55		
t_f	Fall Time			6		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
I_S	Continuous Source Current (Body Diode)			100	Amps
I_{SM}	Pulsed Source Current ① (Body Diode)			400	
V_{SD}	Diode Forward Voltage ② ($V_{GS} = 0V$, $I_S = -49A$)			1.3	Volts
t_{rr}	Reverse Recovery Time ($I_S = -49A$, $dI_S/dt = 100A/\mu s$)		360		ns
Q_{rr}	Reverse Recovery Charge ($I_S = -49A$, $dI_S/dt = 100A/\mu s$)		6.7		μC
dv/dt	Peak Diode Recovery dv/dt ⑤			5	V/ns

THERMAL CHARACTERISTICS

Symbol	Characteristic	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction to Case			0.20	$^\circ C/W$
$R_{\theta JA}$	Junction to Ambient			40	

① Repetitive Rating: Pulse width limited by maximum junction temperature

④ Starting $T_j = +25^\circ C$, $L = 600\mu H$, $R_G = 25\Omega$, Peak $I_L = 100A$

② Pulse Test: Pulse width < 380 μs , Duty Cycle < 2%

⑤ dv/dt numbers reflect the limitations of the test circuit rather than the device itself. $I_S \leq -I_D 100A$ $di/dt \leq 200A/\mu s$ $V_R \leq 200V$ $T_j \leq 150^\circ C$

③ See MIL-STD-750 Method 3471

⑥ The maximum current is limited by lead temperature.

APT Reserves the right to change, without notice, the specifications and information contained herein.




FIGURE 1, MAXIMUM EFFECTIVE TRANSIENT THERMAL IMPEDANCE, JUNCTION-TO-CASE vs PULSE DURATION

Typical Performance Curves




FIGURE 2, TRANSIENT THERMAL IMPEDANCE MODEL




FIGURE 4, TRANSFER CHARACTERISTICS




FIGURE 6, MAXIMUM DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 8, ON-RESISTANCE vs. TEMPERATURE




FIGURE 3, LOW VOLTAGE OUTPUT CHARACTERISTICS




FIGURE 5, R_DS(ON) vs DRAIN CURRENT




FIGURE 7, BREAKDOWN VOLTAGE vs TEMPERATURE




FIGURE 9, THRESHOLD VOLTAGE vs TEMPERATURE




FIGURE 10, MAXIMUM SAFE OPERATING AREA




FIGURE 12, GATE CHARGE vs GATE-TO-SOURCE VOLTAGE




FIGURE 11, CAPACITANCE vs DRAIN-TO-SOURCE VOLTAGE






FIGURE 13, SOURCE-DRAIN DIODE FORWARD VOLTAGE

T-MAX™ (B2) Package Outline (B2VR)



These dimensions are equal to the TO-247 without the mounting hole.

TO-264 (L) Package Outline (LVR)



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

[614233C](#) [648584F](#) [MCH3443-TL-E](#) [MCH6422-TL-E](#) [FW231A-TL-E](#) [APT5010JVR](#) [NTNS3A92PZT5G](#) [IRF100S201](#) [JANTX2N5237](#)
[2SK2464-TL-E](#) [2SK3818-DL-E](#) [FCA20N60_F109](#) [FDZ595PZ](#) [STD6600NT4G](#) [FSS804-TL-E](#) [2SJ277-DL-E](#) [2SK1691-DL-E](#) [2SK2545\(Q,T\)](#)
[405094E](#) [423220D](#) [MCH6646-TL-E](#) [TPCC8103,L1Q\(CM](#) [367-8430-0972-503](#) [VN1206L](#) [424134F](#) [026935X](#) [051075F](#) [SBVS138LT1G](#)
[614234A](#) [715780A](#) [NTNS3166NZT5G](#) [751625C](#) [873612G](#) [IRF7380TRHR](#) [IPS70R2K0CEAKMA1](#) [RJK60S3DPP-E0#T2](#) [RJK60S5DPK-](#)
[M0#T0](#) [APT5010JVFR](#) [APT12031JFLL](#) [APT12040JVR](#) [DMN3404LQ-7](#) [NTE6400](#) [JANTX2N6796U](#) [JANTX2N6784U](#)
[JANTXV2N5416U4](#) [SQM110N05-06L-GE3](#) [SIHF35N60E-GE3](#) [2SK2614\(TE16L1,Q\)](#) [2N7002KW-FAI](#) [APT1201R6BVFRG](#)