

---

**I<sup>2</sup>C Automotive Temperature Serial EEPROM**  
**32K (4,096 x 8), 64K (8,192 x 8)**

---

**DATASHEET**

---

**Features**

---

- 2-Wire Serial Interface Compatible with I<sup>2</sup>C
- Internally Organized 4,096 x 8 (32K), 8,192 x 8 (64K)
- Low-voltage, Medium-voltage, and High-voltage Operation
  - Grade 1, V<sub>CC</sub> = 2.5V to 5.5V
  - Grade 2<sup>(1)</sup> and 3, V<sub>CC</sub> = 1.7V to 5.5V
- Extended Temperature Range (Grade 1, 2<sup>(1)</sup>, and 3 as defined in AEC-Q100)
  - Grade 1 Temperature Range: -40°C to 125°C
  - Grade 2 Temperature Range<sup>(1)</sup>: -40°C to 105°C
  - Grade 3 Temperature Range: -40°C to 85°C
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- 400kHz Compatibility
- Write Protect Pin for Hardware Data Protection
- 32-byte Page Write Modes
- Partial Page Writes are Allowed
- Self-timed Write Cycle (5ms max)
- High-reliability
  - Endurance: 1,000,000 Write Cycles
  - Data Retention: 100 Years
- 8-lead JEDEC SOIC, 8-lead TSSOP, and 8-pad UDFN Packages

Note: 1. Contact Sales for Grade 2 Availability

---

**Description**

---

The Atmel® AT24C32D/64D provides 32,768/65,536 bits of Serial Electrically Erasable and Programmable Read-Only Memory (EEPROM) organized as 4,096/8,192 words of 8 bits each. The device is optimized for use in many automotive applications where low-power and low-voltage operation are essential. AT24C32D/64D is available in space-saving 8-lead JEDEC SOIC, 8-lead TSSOP, and 8-pad UDFN packages and is accessed via a 2-wire serial interface. This device operates from 2.5V to 5.5V (Grade 1) or 1.7V to 5.5V (Grades 2<sup>(1)</sup> and 3).

## Table of Contents


---

<b>1. Pin Configurations and Pinouts</b>	3
<b>2. Absolute Maximum Ratings*</b>	3
<b>3. Block Diagram</b>	4
<b>4. Pin Description</b>	5
<b>5. Memory Organization</b>	6
5.1 Pin Capacitance	6
5.2 DC Characteristics	6
5.3 AC Characteristics	7
<b>6. Device Operation</b>	8
<b>7. Device Addressing</b>	11
<b>8. Write Operations</b>	12
<b>9. Read Operations</b>	13
9.1 Power Recommendation	14
<b>10. Ordering Information</b>	15
10.1 Ordering Code Details	15
10.2 Ordering Code Information	16
10.2.1 Automotive Grade 1, $V_{CC} = 2.5V$ to $5.5V$	16
10.2.2 Automotive Grade 3, $V_{CC} = 1.7V$ to $5.5V$	17
10.3 Product Markings	18
<b>11. Packaging Information</b>	19
11.1 8S1 — 8-lead JEDEC SOIC	19
11.2 8X — 8-lead TSSOP	20
11.3 8MA2 — 8-pad UDFN	21
<b>12. Revision History</b>	22

# 1. Pin Configurations and Pinouts

Figure 1. Pin Configurations

Pin Name	Function
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect
A <sub>0</sub> to A <sub>2</sub>	Address Inputs
GND	Ground
V <sub>CC</sub>	Power Supply



Note: Drawings are not to scale.


# 2. Absolute Maximum Ratings\*

Operating Temperature	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on any pin with respect to ground	-1.0V to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current	5.0mA

\*Notice: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 3. Block Diagram

Figure 3-1. Block Diagram



## 4. Pin Description

**Serial Clock (SCL):** The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

**Serial Data (SDA):** The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

**Device Addresses ( $A_2$ ,  $A_1$ ,  $A_0$ ):** The  $A_2$ ,  $A_1$ , and  $A_0$  pins are device address inputs that are hardwired or left not connected for hardware compatibility with other Atmel AT24C devices. When the pins are hardwired, as many as eight 32K/64K devices may be addressed on a single bus system (device addressing is discussed in detail in [Section 7., Device Addressing](#)). If the pins are left floating, the  $A_2$ ,  $A_1$ , and  $A_0$  pins will be internally pulled down to GND if the capacitive coupling to the circuit board  $V_{CC}$  plane is  $< 3\text{pF}$ . If coupling is  $> 3\text{pF}$ , Atmel recommends connecting the pin to GND.

**Write Protect (WP):** AT24C32D/64D has a Write Protect pin that provides hardware data protection and is automatically grounded. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protect pin is connected to  $V_{CC}$ , the write protection feature is enabled and operates as shown in the following table. If WP is left floating, it will be internally pulled down to GND if the capacitive coupling to the circuit board  $V_{CC}$  plane is  $< 3\text{pF}$ . If coupling is  $> 3\text{pF}$ , Atmel recommends connecting the pin to GND.

**Table 4-1. Write Protect**

WP Pin Status	Part of the Array Protected
At $V_{CC}$	Full (32K/64K) Array
At GND	Normal Read/Write Operations

## 5. Memory Organization

**AT24C32D/64D, 32K/64K Serial EEPROM:** The 32K/64K is internally organized as 128/256 pages of 32 bytes each. Random word addressing requires a 12/13 bit data Word Address.

### 5.1 Pin Capacitance

**Table 5-1. Pin Capacitance<sup>(1)</sup>**

Symbol	Test Condition	Max	Units	Conditions
$C_{I/O}$	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
$C_{IN}$	Input Capacitance (SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

### 5.2 DC Characteristics

**Table 5-2. DC Characteristics**

Applicable over recommended operating range from:  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC1} = 2.5V$  to  $5.5V$  and  $T_{A2} = -40^{\circ}C$  to  $105^{\circ}C$ ,  $V_{CC2} = 1.7V$  to  $5.5V$  unless otherwise noted or restricted by grade.

Symbol	Parameter	Test Condition		Min	Typ	Max	Units
$V_{CC1}$	Supply Voltage	Grade 1		2.5		5.5	V
$V_{CC2}$		Grade 2 <sup>(2)</sup> and 3		1.7		5.5	
$I_{CC}$	Supply Current	$V_{CC} = 5.0V$	Read at 400kHz		0.4	1.0	mA
			Write at 400kHz		2.0	3.0	
$I_{SB1}$	Standby Current	$V_{CC} = 1.7V$	$V_{IN} = V_{CC}$ or $V_{SS}$		0.1	3.0	$\mu A$
$I_{SB2}$		$V_{CC} = 2.5V$			1.6	4.0	
$I_{SB3}$		$V_{CC} = 5.0V$			4.0	6.0	
$I_{LI}$	Input Leakage Current	$V_{IN} = V_{CC}$ or $V_{SS}$			0.10	3.0	$\mu A$
$I_{LO}$	Output Leakage Current	$V_{OUT} = V_{CC}$ or $V_{SS}$			0.05	3.0	
$V_{IL}$	Input Low Level <sup>(1)</sup>			-0.6		$V_{CC} \times 0.3$	V
$V_{IH}$	Input High Level <sup>(1)</sup>			$V_{CC} \times 0.7$		$V_{CC} + 0.5$	
$V_{OL1}$	Output Low-voltage	$V_{CC} = 2.5V$	$I_{OL} = 0.15mA$			0.2	V
$V_{OL2}$		$V_{CC} = 1.7V$	$I_{OL} = 2.1mA$			0.4	

Notes: 1.  $V_{IL}$  min and  $V_{IH}$  max are reference only and are not tested.  
2. Contact Sales for Grade 2 Availability

## 5.3 AC Characteristics

Applicable over recommended operating range from  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = +1.7\text{V}$  to  $+5.5\text{V}$ ,  $CL = 1$  TTL Gate and  $100\text{pF}$  unless otherwise noted or restricted by grade. Test conditions are listed in [Note 3](#).

Symbol	Parameter	Min	Max	Min	Max	Units
$f_{\text{SCL}}$	Clock Frequency, SCL		100		400	kHz
$t_{\text{LOW}}$	Clock Pulse Width Low	4.7		1.2		$\mu\text{s}$
$t_{\text{HIGH}}$	Clock Pulse Width High	4		0.6		$\mu\text{s}$
$t_{\text{I}}$	Noise Suppression Time <sup>(1)</sup>		100		50	ns
$t_{\text{AA}}$	Clock Low to Data Out Valid		4.5	0.1	0.9	$\mu\text{s}$
$t_{\text{BUF}}$	Time the bus must be free before a new transmission can start <sup>(2)</sup>	4.7		1.2		$\mu\text{s}$
$t_{\text{HD.STA}}$	Start Hold Time	4		0.6		$\mu\text{s}$
$t_{\text{SU.STA}}$	Start Set-up Time	4.7		0.6		$\mu\text{s}$
$t_{\text{HD.DAT}}$	Data In Hold Time	0		0		$\mu\text{s}$
$t_{\text{SU.DAT}}$	Data In Set-up Time	200		100		ns
$t_{\text{R}}$	Inputs Rise Time <sup>(2)</sup>		1,000		300	ns
$t_{\text{F}}$	Inputs Fall Time <sup>(2)</sup>		300		300	ns
$t_{\text{SU.STO}}$	Stop Set-up Time	4.7		0.6		$\mu\text{s}$
$t_{\text{DH}}$	Data Out Hold Time	100		50		ns
$t_{\text{WR}}$	Write Cycle Time	5			5	ms
Endurance <sup>(1)</sup>	5.0V, 25°C, Page Mode			1,000,000		Write Cycles

Notes: 1. This parameter is characterized and is not 100% tested ( $T_A = 25^\circ\text{C}$ ).

2. This parameter is characterized.


3. AC measurement conditions:

- $R_L$  (connects to  $V_{CC}$ ):  $1.3\text{k}\Omega$  (2.5V, 5.5V),  $10\text{k}\Omega$  (1.7V)
- Input pulse voltages:  $0.3V_{CC}$  to  $0.7V_{CC}$
- Input rise and fall times:  $\leq 50\text{ns}$
- Input and output timing reference voltages:  $0.5 \times V_{CC}$

## 6. Device Operation

**Clock and Data Transitions:** The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods will indicate a Start or Stop condition as defined below.


**Figure 6-1. Data Validity**



**Start Condition:** A high-to-low transition of SDA with SCL high is a Start condition which must precede any other condition.

**Stop Condition:** A low-to-high transition of SDA with SCL high is a Stop condition. After a read sequence, the Stop condition will place the EEPROM in a standby power mode.


**Figure 6-2. Start and Stop Definition**





**Acknowledge:** All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.

**Figure 6-3. Output Acknowledge**



**Standby Mode:** AT24C32D/64D features a low-power standby mode which is enabled:


- Upon power-up.
- After the receipt of the Stop condition and the completion of any internal operations.

**Memory Reset:** After an interruption in protocol, power loss, or system reset, any 2-wire part can be reset by following these steps:

1. Create a Start condition (if possible).
2. Clock nine cycles.
3. Create another Start condition followed by Stop condition as shown in the following figures.


The device should be ready for the next communication after above steps have been completed. In the event that the device is still non-responsive or remains active on the SDA bus, a power cycle must be used to reset the device.

**Figure 6-4. Memory Reset**




**Figure 6-5. Bus Timing:**

SCL Serial Clock, SDA: Serial Data I/O



**Figure 6-6. Write Cycle Timing**

SCL: Serial Clock, SDA: Serial Data I/O



Note: 1. The length of the self timed write cycle, or  $t_{WR}$ , is defined as the amount of time from the Stop condition that begins the internal write operation, to the Start condition of the first Device Address byte sent to the device that it subsequently responds to with an ACK.

## 7. Device Addressing

The 32K/64K EEPROM requires an 8-bit device address word following a Start condition to enable the device for a read or write operation.


The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The 32K/64K uses the three device address bits,  $A_2$ ,  $A_1$ , and  $A_0$ , to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The  $A_2$ ,  $A_1$ , and  $A_0$  pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

If the device address meets the requirements listed above, the device will acknowledge with a zero by pulling the SDA signal low. If the comparison is not made, the device will return to a standby state and the SDA signal will float high.


**Figure 7-1. Device Address**



## 8. Write Operations

**Byte Write:** A write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of each address word, the EEPROM will again respond with a zero. Then following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a Stop condition. At this time the EEPROM enters an internally timed write cycle,  $t_{WR}$ , to the nonvolatile memory. All inputs are disabled during this Write Cycle and the EEPROM will not respond until the write is complete.

**Figure 8-1. Byte Write**




- Notes: 1. \* = Don't care bits.  
2. t = Don't care bit for AT24C32D.

**Page Write:** The 32K/64K EEPROM is capable of 32-byte page writes.

A Page Write is initiated the same as a Byte Write, but the microcontroller does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to thirty-one more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the Page Write sequence with a Stop condition.

The data Word Address lower five bits are internally incremented following the receipt of each data word. The higher data Word Address bits are not incremented, retaining the memory page row location. When the Word Address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than thirty-one data words are transmitted to the EEPROM, the data Word Address will roll-over and previous data will be overwritten.

**Figure 8-2. Page Write**



- Notes: 1. \* = Don't care bit.  
2. t = Don't care bit for AT24C32D.

**Acknowledge Polling:** Once the internally timed Write cycle has started and the EEPROM inputs are disabled, Acknowledge Polling can be initiated. This involves sending a Start condition followed by the device address word. The Read/Write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero, allowing the read or write sequence to continue.

## 9. Read Operations


Read operations are initiated the same way as write operations with the exception that the Read/Write select bit in the device address word is set to one. There are three read operations;

- Current Address Read
- Random Address Read
- Sequential Read

**Current Address Read:** The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the device power is maintained. The address roll-over during read is from the last byte of the last memory page to the first byte of the first page. The address roll-over during write is from the last byte of the current page to the first byte of the same page.


Once the device address with the Read/Write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an ACK (no ACK) but does generate a following Stop condition.

**Figure 9-1. Current Address Read**



**Random Read:** A Random Read requires a dummy Byte Write sequence to load in the data Word Address. Once the device address word and data Word Address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another Start condition. The microcontroller now initiates a current address read by sending a device address with the Read/Write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with an ACK (no ACK) but does generate a following Stop condition.


**Figure 9-2. Random Read**



Note: 1. \* = Don't care bits.

**Sequential Read:** Sequential Reads are initiated by either a Current Address Read or a Random Address Read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data Word Address and serially clock out sequential data words. When the memory address limit is reached, the data Word Address will roll-over and the Sequential Read will continue. The Sequential Read operation is terminated when the microcontroller does not send an acknowledge (no ACK), but does generate the Stop condition.

**Figure 9-3. Sequential Read**




## 9.1 Power Recommendation

The device internal POR (Power-On Reset) threshold is just below the minimum operating voltage of the device. Power shall rise monotonically from 0.0Vdc to full  $V_{CC}$  in less than 1ms. Hold at full  $V_{CC}$  for at least 100 $\mu$ s before the first operation. Power shall drop from full  $V_{CC}$  to 0.0Vdc in less than 1ms. Power dropping to a non-zero level and then slowly going to zero is *not* recommended. Power shall remain off (0.0Vdc) for 0.5s minimum. Please consult Atmel if your power conditions do not meet the above recommendations.

## 10. Ordering Information

### 10.1 Ordering Code Details



Note: 1. Contact Sales for Grade 2 Availability

## 10.2 Ordering Code Information

### 10.2.1 Automotive Grade 1, $V_{CC} = 2.5V$ to $5.5V$

Ordering Code	Lead Finish	Package	Delivery Information		Operation Range
			Form	Quantity	
AT24C32D-SSPD-T	NiPdAu (Lead-free/Halogen-free)	8S1	Tape and Reel	4,000 per Reel	Automotive Temperature (-40°C to 125°C)
AT24C32D-XPD-T		8X		5,000 per Reel	
AT24C32D-MAPD-T		8MA2		5,000 per Reel	
AT24C32D-MAPD-E				15,000 per Reel	
AT24C64D-SSPD-T	NiPdAu (Lead-free/Halogen-free)	8S1	Tape and Reel	4,000 per Reel	Automotive Temperature (-40°C to 125°C)
AT24C64D-XPD-T		8X		5,000 per Reel	
AT24C64D-MAPD-T		8MA2		5,000 per Reel	
AT24C64D-MAPD-E				15,000 per Reel	

Package Type	
8S1	8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8X	8-lead 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP)
8MA2	8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Ultra Thin, Dual No Lead (UDFN)






## 10.2.2 Automotive Grade 3, $V_{CC} = 1.7V$ to $5.5V$

Ordering Code	Lead Finish	Package	Delivery Information		Operation Range
			Form	Quantity	
AT24C32D-SS9M-T	NiPdAu (Lead-free/Halogen-free)	8S1	Tape and Reel	4,000 per Reel	Automotive Temperature (-40°C to 85°C)
AT24C32D-X9M-T		8X		5,000 per Reel	
AT24C32D-MA9M-T		8MA2		5,000 per Reel	
AT24C32D-MA9M-E				15,000 per Reel	
AT24C64D-SS9M-T	NiPdAu (Lead-free/Halogen-free)	8S1	Tape and Reel	4,000 per Reel	Automotive Temperature (-40°C to 85°C)
AT24C64D-X9M-T		8X		5,000 per Reel	
AT24C64D-MA9M-T		8MA2		5,000 per Reel	
AT24C64D-MA9M-E				15,000 per Reel	

Package Type	
8S1	8-lead, 0.150" wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8X	8-lead 4.4mm body, Plastic Thin Shrink Small Outline (TSSOP)
8MA2	8-pad, 2.00mm x 3.00mm body, 0.50mm pitch, Ultra Thin, Dual No Lead (UDFN)

## 10.3 Product Markings

### AT24C32D and AT24C64D: Package Marking Information


8-lead SOIC	8-lead TSSOP	8-pad UDFN
		2.0 x 3.0 mm Body 

Note 1: ● designates pin 1

Note 2: Package drawings are not to scale


Catalog Number Truncation			
AT24C32D		Truncation Code ###: 32D	
AT24C64D		Truncation Code ###: 64D	
Date Codes			% = Voltages
Y = Year	M = Month	WW = Work Week of Assembly	M: 1.7V minimum D: 2.5V minimum
6: 2016    0: 2020	A: January	02: Week 2	
7: 2017    1: 2021	B: February	04: Week 4	
8: 2018    2: 2022	...	...	
9: 2019    3: 2023	L: December	52: Week 52	
Country of Assembly		Lot Number	\$ = Grade/Lead Finish Material
@ = Country of Assembly		AAA...A = Atmel Wafer Lot Number	P: Automotive Grade 1/NiPdAu K: Automotive Grade 2/NiPdAu 9: Automotive Grade 3/NiPdAu
Trace Code			Atmel Truncation
XX = Trace Code (Atmel Lot Numbers Correspond to Code) Example: AA, AB.... YZ, ZZ			AT: Atmel ATM: Atmel ATML: Atmel

4/19/2016


 Package Mark Contact: DL-CSO-Assy_eng@atmel.com	TITLE	DRAWING NO.	REV.
	24C32-64DAM, AT24C32D and AT24C64D Automotive Package Marking Information	24C32-64DAM	C

# 11. Packaging Information


## 11.1 8S1 — 8-lead JEDEC SOIC



## 11.2 8X — 8-lead TSSOP



### 11.3 8MA2 — 8-pad UDFN



11/2/15

**Atmel**

Package Drawing Contact:  
packagedrawings@atmel.com

**TITLE**

8MA2, 8-pad 2 x 3 x 0.6mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat No-Lead Package (UDFN)

**GPC**

YNZ

**DRAWING NO.**

8MA2

**REV.**

H

## 12. Revision History

Doc. Rev.	Date	Comments
8800D	09/2016	Added the Automotive Grade 2 and 3 and UDFN options and table of contents Updated the “Software Reset” section, part marking, 8S1 and 8X package drawings, disclaimer page, template and reorganize document.
8800C	02/2014	Removed bulk ordering options, update the Random Read figure, footers, and disclaimer page. Added AC measurement conditions note to the AC Characteristics table.
8800B	10/2012	Removed preliminary status. Updated 8X — TSSOP package drawing. Updated Atmel logos and disclaimer/copy page.
8800A	03/2012	Initial document release.



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [EEPROM](#) category:*

*Click to view products by [Microchip](#) manufacturer:*

Other Similar products are found below :

[M29F040-70K6](#) [718278CB](#) [718620G](#) [444358RB](#) [444362FB](#) [BR93C46-WMN7TP](#) [EEROMH](#) [CAT25320YIGT-KK](#) [LE24C162-R-E](#) [5962-8751409YA](#) [BR9016AF-WE2](#) [LE2464DXATBG](#) [CAS93C66VP2I-GT3](#) [W60002FT20T](#) [CAT24S128C4UTR](#) [ZD24C64B-SSGMA0](#) [BL24C04F-RRRC](#) [S-25C040A0I-I8T1U](#) [AT24C256BY7-YH-T](#) [M24C64-DFCT6TPK](#) [BR24C21FJ-E2](#) [BR24G02FVJ-3GTE2](#) [BR24L16FJ-WE2](#) [BR24L16FVJ-WE2](#) [BR24S16FJ-WE2](#) [BR24S256F-WE2](#) [BR93L56RFV-WE2](#) [BR93L66F-WE2](#) [BR93L76RFV-WE2](#) [CAT24C64C4CTR](#) [CHL24C32WEGT3](#) [AT28HC256E-12SU-T](#) [AT93C46DY6-YH-T](#) [93LC66BT-I/ST](#) [BR24T02FVT-WSGE2](#) [M35B32-WMN6TP](#) [M24C64-FMC6TG](#) [M24C08-WDW6TP](#) [CAT25080VP2IGTQH](#) [CAT25020ZIGT-QP](#) [CAT24C01VP2I-GT3](#) [CAT93C76BZI-GT3](#) [CAT64LC40WI-T3](#) [CAT25256HU4E-GT3](#) [CAT25128VP2I-GT3](#) [CAT25040VP2I-GT3](#) [CAT25020VP2I-GT3](#) [CAT24C16ZI-G](#) [CAT24C05LI-G](#) [CAT24C01ZI-G](#)