

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04

16-bit Digital Signal Controllers (up to 128 KB Flash and 16K SRAM) with Advanced Analog

Operating Conditions

- 3.0V to 3.6V, -40°C to +150°C, DC to 20 MIPS
- 3.0V to 3.6V, -40°C to +125°C, DC to 40 MIPS

Clock Management

- · 2% internal oscillator
- · Programmable PLL and oscillator clock sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer
- · Low-power management modes
- · Fast wake-up and start-up

Core Performance

- Up to 40 MIPS 16-bit dsPIC33F CPU
- · Single-cycle MUL plus hardware divide

Advanced Analog Features

- 10/12-bit ADC with 1.1Msps/500 ksps rate:
 - Up to 13 ADC input channels and four S&H
 - Flexible/Independent trigger sources
- 150 ns Comparators:
 - Up to two Analog Comparator modules
 - 4-bit DAC with two ranges for Analog Comparators

Input/Output

- Software remappable pin functions
- 5V-tolerant pins
- · Selectable open drain and internal pull-ups
- Up to 5 mA overvoltage clamp current/pin
- · Multiple external interrupts

System Peripherals

- 16-bit dual channel 100 ksps Audio DAC
- Cyclic Redundancy Check (CRC) module
- Up to five 16-bit and up to two 32-bit Timers/ Counters
- Up to four Input Capture (IC) modules
- Up to four Output Compare (OC) modules
- · Real-Time Clock and Calendar (RTCC) module

Communication Interfaces

- Parallel Master Port (PMP)
- Two UART modules (10 Mbps)
 - Supports LIN 2.0 protocols
 - RS-232, RS-485, and IrDA[®] support
- Two 4-wire SPI modules (15 Mbps)
- Enhanced CAN (ECAN) module (1 Mbaud) with 2.0B support
- I²C module (100K, 400K and 1Mbaud) with SMbus support
- Data Converter Interface (DCI) module with I²S codec support

Direct Memory Access (DMA)

- · 8-channel DMA with no CPU stalls or overhead
- UART, SPI, ADC, ECAN, IC, OC, INTO

Qualification and Class B Support

- AEC-Q100 REVG (Grade 0 -40°C to +150°C)
- · Class B Safety Library, IEC 60730, VDE certified

Debugger Development Support

- · In-circuit and in-application programming
- Two program breakpoints
- · Trace and run-time watch

Packages

•					
Туре	SPDIP	SOIC	QFN-S	QFN	TQFP
Pin Count	28	28	28	44	44
I/O Pins	21	21	21	35	35
Contact Lead/Pitch	.100"	1.27	0.65	0.65	0.80
Dimensions	.285x.135x1.365"	7.50x2.05x17.9	6x6x0.9	8x8x0.9	10x10x1

Note: All dimensions are in millimeters (mm) unless specified.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04 PRODUCT **FAMILIES**

The device names, pin counts, memory sizes, and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

TABLE 1: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04 **CONTROLLER FAMILIES**

						Rem	appabl	e Peri	phera	al								r)			
Device	Pins	Program Flash Memory (Kbyte)	RAM (Kbyte) ⁽¹⁾	Remappable Pins	16-bit Timer ⁽²⁾	Input Capture	Output Compare Standard PWM	Data Converter Interface	UART	IdS	ECAN™	External Interrupts ⁽³⁾	RTCC	I ² C TM	CRC Generator	10-bit/12-bit ADC (Channels)	16-bit Audio DAC (Pins)	Analog Comparator (2 Channels/Voltage Regulator)	8-bit Parallel Master Port (Address Lines)	I/O Pins	Packages
dsPIC33FJ128GP804	44	128	16	26	5	4	4	1	2	2	1	3	1	1	1	13	6	1/1	11	35	QFN TQFP
dsPIC33FJ128GP802	28	128	16	16	5	4	4	1	2	2	1	3	1	1	1	10	4	1/0	2	21	SPDIP SOIC QFN-S
dsPIC33FJ128GP204	44	128	8	26	5	4	4	1	2	2	0	3	1	1	1	13	0	1/1	11	35	QFN TQFP
dsPIC33FJ128GP202	28	128	8	16	5	4	4	1	2	2	0	3	1	1	1	10	0	1/0	2	21	SPDIP SOIC QFN-S
dsPIC33FJ64GP804	44	64	16	26	5	4	4	1	2	2	1	3	1	1	1	13	6	1/1	11	35	QFN TQFP
dsPIC33FJ64GP802	28	64	16	16	5	4	4	1	2	2	1	3	1	1	1	10	4	1/0	2	21	SPDIP SOIC QFN-S
dsPIC33FJ64GP204	44	64	8	26	5	4	4	1	2	2	0	3	1	1	1	13	0	1/1	11	35	QFN TQFP
dsPIC33FJ64GP202	28	64	8	16	5	4	4	1	2	2	0	3	1	1	1	10	0	1/0	2	21	SPDIP SOIC QFN-S
dsPIC33FJ32GP304	44	32	4	26	5	4	4	1	2	2	0	3	1	1	1	13	0	1/1	11	35	QFN TQFP
dsPIC33FJ32GP302	28	32	4	16	5	4	4	1	2	2	0	3	1	1	1	10	0	1/0	2	21	SPDIP SOIC QFN-S


Note RAM size is inclusive of 2 Kbytes of DMA RAM for all devices except dsPIC33FJ32GP302/304, which include 1 Kbyte of DMA RAM. 1:

2: 3: Only four out of five timers are remappable.


Only two out of three interrupts are remappable.


dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04


Pin Diagrams




28-Pin QFN-S⁽²⁾ Pins are up to 5V tolerant AN10/DAC1LP/RTCC/RP14⁽¹⁾/CN12/PMWR/RB14 AN9/DAC1LN/RP15(1)/CN11/PMCS1/RB15 AN0/VREF+/CN2/RA0 AN1/NREF-/CN3/RA1 MCLR AVDD AVSS 27 [26 [25 [28 24 [23 [22 [PGED1/AN2/C2IN-/RP0⁽¹⁾/CN4/RB0 1 AN11/DAC1RN/RP13⁽¹⁾/CN13/PMRD/RB13 21 PGEC1/AN3/C2IN+/RP1(1)/CN5/RB1 2 AN12/DAC1RP/RP12⁽¹⁾/CN14/PMD0/RB12 20 AN4/C1IN-/RP2⁽¹⁾/CN6/RB2 PGEC2/TMS/RP11⁽¹⁾/CN15/PMD1/RB11 3 dsPIC33FJ64GP802 19 PGED2/TDI/RP10⁽¹⁾/CN16/PMD2/RB10 AN5/C1IN+/RP3(1)/CN7/RB3 4 dsPIC33FJ128GP802 18 Vss 5 VCAP 17 OSC1/CLKI/CN30/RA2 6 16 Vss TDO/SDA1/RP9(1)/CN21/PMD3/RB9 OSC2/CLKO/CN29/PMA0/RA3 7 15 9 2 33 4 PGEC3/ASCL1/RP6⁽¹⁾/CN24/PMD6/RB6 INT0/RP7⁽¹⁾/CN23/PMD5/RB7 PGED3/ASDA1/RP5⁽¹⁾/CN27/PMD7/RB5 TCK/SCL1/RP8⁽¹⁾/CN22/PMD4/RB8 SOSCI/RP4⁽¹⁾/CN1/PMBE/RB4 VDD SOSCO/T1CK/CN0/PMA1/RA4 The RPx pins can be used by any remappable peripheral. See Table 1 in this section for the list of available peripherals. Note 1: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally. 2:












Table of Contents

dsPIC	C33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 Product Families	2
1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-bit Digital Signal Controllers	19
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	71
6.0	Resets	
7.0	Interrupt Controller	
8.0	Direct Memory Access (DMA)	129
9.0	Oscillator Configuration	141
10.0	Power-Saving Features	153
11.0	I/O Ports	159
12.0	Timer1	189
13.0	Timer2/3 and Timer4/5 Feature	193
14.0	Input Capture	
	Output Compare	
16.0	Serial Peripheral Interface (SPI)	207
	Inter-Integrated Circuit™ (I ² C [™])	
	Universal Asynchronous Receiver Transmitter (UART)	
19.0	Enhanced CAN (ECAN™) Module	227
	Data Converter Interface (DCI) Module	
	10-bit/12-bit Analog-to-Digital Converter (ADC)	
	Audio Digital-to-Analog Converter (DAC)	
	Comparator Module	
	Real-Time Clock and Calendar (RTCC)	
	Programmable Cyclic Redundancy Check (CRC) Generator	
26.0	Parallel Master Port (PMP)	307
27.0	Special Features	315
	Instruction Set Summary	
	Development Support	
	Electrical Characteristics	
	High Temperature Electrical Characteristics	
	DC and AC Device Characteristics Graphs	
	Packaging Information	
	ndix A: Revision History	
	<	
	Nicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	ler Response	
Produ	uct Identification System	433

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPIC33F/PIC24H Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the dsPIC33FJ64GP804 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.


- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70203)
- Section 5. "Flash Programming" (DS70191)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195)
- Section 23. "CodeGuard™ Security" (DS70199)
- Section 24. "Programming and Diagnostics" (DS70207)
- Section 25. "Device Configuration" (DS70194)
- Section 30. "I/O Ports with Peripheral Pin Select (PPS)" (DS70190)
- Section 32. "Interrupts (Part III)" (DS70214)
- Section 33. "Audio Digital-to-Analog Converter (DAC)" (DS70211)
- Section 34. "Comparator" (DS70212)
- Section 35. "Parallel Master Port (PMP)" (DS70299)
- Section 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298)
- Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301)
- Section 38. "Direct Memory Access (DMA) (Part III)" (DS70215)
- Section 39. "Oscillator (Part III)" (DS70216)

1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device specific information for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 Digital Signal Controller (DSC) Devices. The dsPIC33F devices contain extensive Digital Signal Processor (DSP) functionality with a high performance 16-bit microcontroller (MCU) architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.






TABLE 1-1:	PINOU	T I/O DESC	CRIPTI	ONS
Pin Name	Pin Type	Buffer Type	PPS	Description
AN0-AN12	I	Analog		Analog input channels.
CLKI	I	ST/CMOS	No	External clock source input. Always associated with OSC1 pin function.
CLKO	0	_	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	I	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O	—	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI SOSCO	I O	ST/CMOS	No No	32.768 kHz low-power oscillator crystal input; CMOS otherwise. 32.768 kHz low-power oscillator crystal output.
CN0-CN30	I	ST	No No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
IC1-IC2 IC7-IC8	I I	ST ST	Yes Yes	Capture inputs 1/2. Capture inputs 7/8.
OCFA OC1-OC4	I O	ST —	Yes Yes	Compare Fault A input (for Compare Channels 1, 2, 3 and 4). Compare outputs 1 through 4.
INT0	I	ST	No	External interrupt 0.
INT1 INT2	1	ST	Yes	External interrupt 1.
		ST	Yes	External interrupt 2.
RA0-RA4 RA7-RA10	1/O 1/O	ST ST	No No	PORTA is a bidirectional I/O port. PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.
RC0-RC9	I/O	ST	No	PORTC is a bidirectional I/O port.
TICK	1	ST	No	Timer1 external clock input.
T2CK	i	ST	Yes	Timer2 external clock input.
ТЗСК	I	ST	Yes	Timer3 external clock input.
T4CK		ST	Yes	Timer4 external clock input.
T5CK		ST	Yes	Timer5 external clock input.
U1CTS	0	ST	Yes Yes	UART1 clear to send. UART1 ready to send.
U1RTS	I	ST	Yes	UART1 receive.
U1RX U1TX	Ó	_	Yes	UART1 transmit.
U2CTS	1	ST	Yes	UART2 clear to send.
U2RTS	0	_	Yes	UART2 ready to send.
U2RX		ST	Yes	UART2 receive.
U2TX	0	_	Yes	UART2 transmit.
SCK1	I/O	ST	Yes	Synchronous serial clock input/output for SPI1.
SDI1 SDO1		ST	Yes	SPI1 data in.
SS1	0 I/O	ST	Yes Yes	SPI1 data out. SPI1 slave synchronization or frame pulse I/O.
SCK2	I/O	ST	Yes	Synchronous serial clock input/output for SPI2.
SDI2	г Г	ST	Yes	SPI2 data in.
SDO2	Ó	_	Yes	SPI2 data out.
SS2	I/O	ST	Yes	SPI2 slave synchronization or frame pulse I/O.
		S compatible		

TABLE 1-1: PINOUT I/O DESCRIPTIONS	TABLE 1-1:	PINOUT I/O DESCRIPTIONS
------------------------------------	------------	--------------------------------

ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

= Analog Input O = Output I = Input PPS = Peripheral Pin Select

TABLE 1-1:	PINOU	I/O DES	CRIPTI	ONS (CONTINUED)
Pin Name	Pin Type	Buffer Type	PPS	Description
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.
TMS	I	ST	No	JTAG Test mode select pin.
TCK	I	ST	No	JTAG test clock input pin.
TDI	I	ST	No	JTAG test data input pin.
TDO	0	—	No	JTAG test data output pin.
C1RX	Ι	ST	Yes	ECAN1 bus receive pin.
C1TX	0	_	Yes	ECAN1 bus transmit pin.
RTCC	0		No	Real-Time Clock Alarm Output.
CVREF	0	ANA	No	Comparator Voltage Reference Output.
C1IN-	1	ANA	No	Comparator 1 Negative Input.
C1IN+	İ	ANA	No	Comparator 1 Positive Input.
C10UT	0	_	Yes	Comparator 1 Output.
C2IN-	1	ANA	No	Comparator 2 Negative Input.
C2IN+	i	ANA	No	Comparator 2 Positive Input.
C2OUT	Ó	_	Yes	Comparator 2 Output.
PMA0	I/O	TTL/ST	No	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and
				Output (Master modes).
PMA1	I/O	TTL/ST	No	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and
PMA2 -PMPA10	0		No	Output (Master modes). Parallel Master Port Address (Demultiplexed Master Modes).
PMBE	0		No No	Parallel Master Port Byte Enable Strobe.
PMCS1	0		No	Parallel Master Port Chip Select 1 Strobe.
PMD0-PMPD7	1/0	TTL/ST	No	Parallel Master Port Data (Demultiplexed Master mode) or Address/
	1/0	112/01	NO	Data (Multiplexed Master modes).
PMRD	0	_	No	Parallel Master Port Read Strobe.
PMWR	Õ	_	No	Parallel Master Port Write Strobe.
DAC1RN	0	_	No	DAC1 Right Channel Negative Output.
DAC1RP	Ő	_	No	DAC1 Right Channel Positive Output.
DAC1RM	Õ	_	No	DAC1 Right Channel Middle Point Value (typically 1.65V).
DAC1LN	0		No	DAC1 Left Channel Negative Output.
DAC1LP	Ő	_	No	DAC1 Left Channel Positive Output.
DAC1LM	Ő	_	No	DAC1 Left Channel Middle Point Value (typically 1.65V).
COFS	I/O	ST	Yes	Data Converter Interface frame synchronization pin.
CSCK	I/O	ST	Yes	Data Converter Interface serial clock input/output pin.
CSDI	1	ST	Yes	Data Converter Interface serial data input pin
CSDO	0	_	Yes	Data Converter Interface serial data output pin.
PGED1	I/O	ST	No	Data I/O pin for programming/debugging communication channel 1.
PGEC1	"U	ST	No	Clock input pin for programming/debugging communication channel 1
PGED2	I/O	ST	No	Data I/O pin for programming/debugging communication channel 2.
PGEC2		ST	No	Clock input pin for programming/debugging communication channel 2
PGED3	I/O	ST	No	Data I/O pin for programming/debugging communication channel 3.
PGEC3	I	ST	No	Clock input pin for programming/debugging communication channel 3
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.
Legend: CMOS	S = CMOS	L S compatible	e innut o	
		rigger input		
	TTL inpu			PPS = Peripheral Pin Select
		-		- r

TABLE 1-1:	PINOUT I/O DESCRIPTIONS	(CONTINUED)	
			1

TABLE 1-1:	PINOUT I/O DESCRIPTIONS	(CONTINUED)	
------------	-------------------------	-------------	--

Pin Name	Pin Type	Buffer Type	PPS	Description
AVss	Р	Р	No	Ground reference for analog modules.
Vdd	Р	—	No	Positive supply for peripheral logic and I/O pins.
VCAP	Р	_	No	CPU logic filter capacitor connection.
Vss	Р	_	No	Ground reference for logic and I/O pins.
VREF+	I	Analog	No	Analog voltage reference (high) input.
VREF-	I	Analog	No	Analog voltage reference (low) input.

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Analog = Analog inputP = PowerO = OutputI = InputPPS = Peripheral Pin Select

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304, the of dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 family of 16-bit Digital Signal Controllers (DSCs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)

(see Section 2.2 "Decoupling Capacitors")
• VCAP

- (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:


- VREF+/VREF- pins used when external voltage reference for ADC module is implemented
 - Note: The AVDD and AVSS pins must be connected independent of the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- **Maximizing performance:** On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 µF to 47 µF.

2.3 **CPU Logic Filter Capacitor Connection (VCAP)**

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7 µF and 10 µF, preferably surface mount connected within one-eights inch of the VCAP pin connected to ground. The type can be ceramic or tantalum. Refer to Section 30.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-guarter inch (6 mm). Refer to Section 27.2 "On-Chip Voltage Regulator" for details.

Master Clear (MCLR) Pin 2.4


The MCLR pin provides for two specific device functions:

- Device Reset
- · Device programming and debugging


During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



EXAMPLE OF MCLR PIN CONNECTIONS



VIH and VIL specifications are met.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] ICD 3 or MPLAB REAL ICE[™].

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.

- "Using MPLAB[®] ICD 3 In-Circuit Debugger" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- *"Using MPLAB[®] REAL ICE™"* (poster) DS51749


2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 9.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3. Recommendations for crystals and ceramic resonators are provided in Table 2-1 and Table 2-2, respectively.

FIGURE 2-3:

SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



Part Number	Vendor	Freq.	Load Cap.	Package Case	Frequency Tolerance	Mounting Type	Operating Temperature
ECS-40-20-4DN	ECS Inc.	4 MHz	20 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-80-18-4DN	ECS Inc.	8 MHz	18 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-100-18-4-DN	ECS Inc.	10 MHz	18 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-200-20-4DN	ECS Inc.	20 MHz	20 pF	HC49/US	±30 ppm	TH	-40°C to +85°C
ECS-40-20-5G3XDS-TR	ECS Inc.	4 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to +125°C
ECS-80-20-5G3XDS-TR	ECS Inc.	8 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to +125°C
ECS-100-20-5G3XDS-TR	ECS Inc.	10 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to +125°C
ECS-200-20-5G3XDS-TR	ECS Inc.	20 MHz	20 pF	HC49/US	±30 ppm	SM	-40°C to 125°C
NX3225SA 20MHZ AT-W	NDK	20 MHz	8 pF	3.2 mm x 2.5 mm	±50 ppm	SM	-40°C to 125°C
Legend: TH = Through Hole SM = Surface Mount							

TABLE 2-1: CRYSTAL RECOMMENDATIONS

Part Number	Vendor	Freq.	Load Cap.	Package Case	Frequency Tolerance	Mounting Type	Operating Temperature
FCR4.0M5T	TDK Corp.	4 MHz	N/A	Radial	±0.5%	TH	-40°C to +85°C
FCR8.0M5	TDK Corp.	8 MHz	N/A	Radial	±0.5%	TH	-40°C to +85°C
HWZT-10.00MD	TDK Corp.	10 MHz	N/A	Radial	±0.5%	TH	-40°C to +85°C
HWZT-20.00MD	TDK Corp.	20 MHz	N/A	Radial	±0.5%	TH	-40°C to +85°C

TABLE 2-2: RESONATOR RECOMMENDATIONS

Legend: TH = Through Hole

2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to ≤8 MHz for start-up with the PLL enabled to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the analog-to-digital input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.

The bits in this register that correspond to the analog-to-digital pins that are initialized by MPLAB ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain analog-to-digital pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.

When MPLAB ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all analog-to-digital pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.

Alternatively, connect a 1k to 10k resistor between Vss and the unused pin.

3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "CPU" (DS70204) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

3.1 Overview

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any time.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

There are two classes of instruction in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and

a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing A + B = C operations to be executed in a single cycle.

A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the dsPIC33FJ32GP302/ 304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 is shown in Figure 3-2.

3.2 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data-space mapping feature lets any instruction access program space as if it were data space.

3.3 DSP Engine Overview

The DSP engine features a high-speed 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal realtime performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.


^{© 2007-2012} Microchip Technology Inc.

3.4 Special MCU Features

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 features a 17-bit by 17-bit single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed-sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (-1.0). The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 supports 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

FIGURE 3-1: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/ X04 CPU CORE BLOCK DIAGRAM






FIGURE 3-2: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/ X04 PROGRAMMER'S MODEL

3.5 CPU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

3.5.1 KEY RESOURCES

- Section 2. "CPU" (DS70204)
- Code Samples
- Application Notes
- · Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

3.6 CPU Control Registers

REGISTER 3-1: SR: CPU STATUS REGISTER

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0	
OA	OB	SA ⁽¹⁾	SB ⁽¹⁾	OAB	SAB ⁽⁴⁾	DA	DC	
bit 15						•	bit 8	
	(2) (2)	(0)						
R/W-0		R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
	IPL<2:0> ⁽²⁾		RA	N	OV	Z	С	
bit 7							bit 0	
Legend:								
C = Clear	only bit	R = Readable	e bit	U = Unimple	mented bit, read	l as '0'		
S = Set o	•	W = Writable	bit	•				
'1' = Bit is	•	'0' = Bit is cle	ared	x = Bit is unk				
bit 15	OA: Accumul	ator A Overflo	w Status bit					
		ator A overflow						
		ator A has not						
bit 14		ator B Overflo						
		ator B overflow ator B has not (
bit 13		SA: Accumulator A Saturation 'Sticky' Status bit ⁽¹⁾						
		ator A is satura			some time			
	0 = Accumula	ator A is not sa	turated					
bit 12	SB: Accumul	SB: Accumulator B Saturation 'Sticky' Status bit ⁽¹⁾						
		ator B is satura ator B is not sa		en saturated at	some time			
bit 11	0ab : 0a C	B Combined A	Accumulator C	verflow Status	bit			
		ators A or B ha ccumulators A						
bit 10	SAB: SA SI	B Combined A	ccumulator (S	ticky) Status bi	t(4)			
		ators A or B are			urated at some	time in the pas	t	
bit 9	DA: DO Loop	Active bit						
	1 = DO loop ir	n progress						
	0 = DO loop n	ot in progress						
bit 8	DC: MCU ALU Half Carry/Borrow bit							
	of the res	sult occurred		-	data) or 8th low-o	-		
	•	-out from the 4 the result occu		oit (for byte-siz	ed data) or 8th	low-order bit (1	for word-sized	
Note 1:	This bit can be rea	d or cleared (r	not set).					
2:	The IPL<2:0> bits							
	Level. The value in IPL<3> = 1.	n parentheses	indicates the I	PL if IPL<3> =	1. User interrup	ots are disabled	d when	
3:	The IPL<2:0> Stat		•)=1.		
4.	T 1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.	d an alaanad (n						

4: This bit can be read or cleared (not set). Clearing this bit clears SA and SB.

REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ⁽²⁾
	<pre>111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)</pre>
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (two's complement). It indicates an overflow of a magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred

- Note 1: This bit can be read or cleared (not set).
 - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - **3:** The IPL<2:0> Status bits are read only when the NSTDIS bit (INTCON1<15>) = 1.
 - 4: This bit can be read or cleared (not set). Clearing this bit clears SA and SB.

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0	
_	_		US	EDT ⁽¹⁾		DL<2:0>		
pit 15							bit 8	
R/W-0	D/M/ O		R/W-0	D/C 0		R/W-0		
SATA	R/W-0 SATB	R/W-1 SATDW	ACCSAT	R/C-0 IPL3 ⁽²⁾	R/W-0 PSV	R/W-0	R/W-0 IF	
bit 7	SAID	SAIDW	ACCSAT	IFL3' '	F3V	RND	bit	
Legend:		C = Clear on	y bit					
R = Readable	e bit	W = Writable	bit	-n = Value at	-	'1' = Bit is set		
0' = Bit is cle	ared	ʻx = Bit is unk	nown	U = Unimplen	nented bit, rea	ad as '0'		
bit 15-13	Unimplemer	nted: Read as	0'					
bit 12	•			ol bit				
	US: DSP Multiply Unsigned/Signed Control bit 1 = DSP engine multiplies are unsigned							
	0 = DSP engine multiplies are signed							
bit 11	EDT: Early D	O Loop Termina	ation Control b	it ⁽¹⁾				
	1 = Terminate 0 = No effect	e executing DO	loop at end of	current loop ite	eration			
bit 10-8	DL<2:0>: DO	Loop Nesting	Level Status bi	its				
	111 = 7 do k	oops active						
	•							
	• 001 = 1 DO lo	oon active						
	000 = 0 DO lo	•						
bit 7	SATA: ACCA	Saturation En	able bit					
	 1 = Accumulator A saturation enabled 0 = Accumulator A saturation disabled 							
bit 6	SATB: ACCE	3 Saturation En	able bit					
	 1 = Accumulator B saturation enabled 0 = Accumulator B saturation disabled 							
bit 5	SATDW: Data Space Write from DSP Engine Saturation Enable bit							
	 1 = Data space write saturation enabled 0 = Data space write saturation disabled 							
bit 4	ACCSAT: Ac	cumulator Satu	ration Mode S	elect bit				
		iration (super s iration (normal						
bit 3		nterrupt Priority						
		rrupt priority le rrupt priority le	0					
bit 2	PSV: Program	m Space Visibil	ity in Data Spa	ice Enable bit				
	 1 = Program space visible in data space 0 = Program space not visible in data space 							
L:1 4	•	•	•	ce				
bit 1	RND: Rounding Mode Select bit 1 = Biased (conventional) rounding enabled							
	0 = Unbiased	d (convergent)	rounding enab	led				
bit 0	-	Fractional Mu	-					
	1 = Integer m	node enabled for	or DSP multiply d for DSP mult					

Note 1: This bit is always read as '0'.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

3.7 Arithmetic Logic Unit (ALU)

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR register</u>. The <u>C and DC</u> Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

3.7.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- · 8-bit unsigned x 8-bit unsigned

3.7.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.8 DSP Engine

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 is a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources can be used concurrently by the same instruction (e.g., ED, EDAC).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- · Fractional or integer DSP multiply (IF)
- Signed or unsigned DSP multiply (US)
- Conventional or convergent rounding (RND)
- · Automatic saturation on/off for ACCA (SATA)
- · Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACC-SAT)

A block diagram of the DSP engine is shown in Figure 3-3.

TABLE 3-1:DSP INSTRUCTIONSSUMMARY

Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	A = A + x2	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	A = x 2	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes




FIGURE 3-3: DSP ENGINE BLOCK DIAGRAM

3.8.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17-bit x 17-bit multiplier/scaler is a 33-bit value that is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit two's complement integer is -2^{N-1} to $2^{N-1} - 1$.

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0.
- For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to $(1 - 2^{1-N})$. For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10⁻⁵. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10⁻¹⁰.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiply operations.

The MUL instruction can be directed to use byte or word-sized operands. Byte operands direct a 16-bit result, and word operands direct a 32-bit result to the specified registers in the W array.

3.8.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its preaccumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

3.8.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented).
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented.

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits support saturation and overflow:

- · OA: ACCA overflowed into guard bits
- · OB: ACCB overflowed into guard bits

or

• SA: ACCA saturated (bit 31 overflow and saturation)

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

 SB: ACCB saturated (bit 31 overflow and saturation) or

ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- OAB: Logical OR of OA and OB
- · SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to **Section 7.0 "Interrupt Controller**"). This allows the user application to take immediate action, for example, to correct the system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and is saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, the SA and SB bits generate an arithmetic warning trap when saturation is disabled. The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). Programmers can check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both accumulators.

The device supports three Saturation and Overflow modes:

• Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 (0x7FFFFFFFFF) or maximally negative 9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. This condition is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (such as gain calculations).

- Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFFF) or maximally negative 1.31 value (0x008000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. When this Saturation mode is in effect, the guard bits are not used, so the OA, OB or OAB bits are never set.
- Bit 39 Catastrophic Overflow: The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user application. No saturation operation is performed, and the accumulator is allowed to overflow, destroying its sign. If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

3.8.3 ACCUMULATOR 'WRITE BACK'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13] + = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

3.8.3.1 Round Logic

The round logic is a combinational block that performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value that is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator).

- If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented.
- If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged.

A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined:

- If it is '1', ACCxH is incremented.
- If it is '0', ACCxH is not modified.

Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.8.3.2 "Data Space Write Saturation**"). For the MAC class of instructions, the accumulator writeback operation functions in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

3.8.3.2 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF.
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000.

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

3.8.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 16 for left shifts.

4.0 MEMORY ORGANIZATION

Note:	This data sheet summarizes the features
	of the dsPIC33FJ32GP302/304,
	dsPIC33FJ64GPX02/X04, and
	dsPIC33FJ128GPX02/X04 families of
	devices. It is not intended to be a
	comprehensive reference source. To
	complement the information in this data
	sheet, refer to Section 4. "Program
	Memory" (DS70203) of the "dsPIC33F/
	PIC24H Family Reference Manual", which
	is available from the Microchip website
	(www.microchip.com).

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.8 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory map for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices is shown in Figure 4-1.



	GOTO Instruction	GOTO Instruction	GOTO Instruction	0x000000
Ē	Reset Address	Reset Address	Reset Address	0x000000 0x000002
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table	0x000004
	Reserved		Reserved	0x0000FE 0x000100
	Alternate Vector Table	Alternate Vector Table	Alternate Vector Table	0x000104 0x0001FE
User Memory Space	User Program Flash Memory (11264 instructions)	User Program – – – – Flash Memory – – – – . (22016 instructions)		0x000200 0x0057FE 0x005800
			User Program Flash Memory (44032 instructions)	0x00ABFE 0x00AC00
	Unimplemented			
	(Read '0's)	Unimplemented		0x0157FE
		(Read '0's)		0x015800
			Unimplemented	
			(Read '0's)	
				0
	<u>├</u>	 		0x7FFFFE 0x800000
Ī	Reserved	Reserved	Reserved	
				0xF7FFFE
	Device Configuration Registers	Device Configuration Registers	Device Configuration Registers	0xF80000
				0xF80017 0xF80018
	Reserved	Reserved	Reserved	
•				0xFEFFFE 0xFF0000
	DEVID (2)	DEVID (2)	DEVID (2)	0xFF0002
V	Reserved	Reserved	Reserved	0xFFFFFE

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in **Section 7.1 "Interrupt Vector Table**".




FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 CPU has a separate 16-bit-wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-4.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15>=0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.8.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement up to 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte is returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve data space memory usage efficiency, the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8 Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an address pointer.






FIGURE 4-4: DATA MEMORY MAP FOR dsPIC33FJ128GP202/204 AND dsPIC33FJ64GP202/ 204 DEVICES WITH 8 KB RAM





FIGURE 4-5: DATA MEMORY MAP FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64GP802/ 804 DEVICES WITH 16 KB RAM



4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

4.2.6 DMA RAM

Every dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 device contains up to 2 Kbytes of dual ported DMA RAM located at the end of Y data space, and is part of Y data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note:	DMA	RAM	can	be	used	for	general
	purpo	se data	a stora	age	if the D	DMA	function
	is not	require	ed in a	an ap	oplicati	on.	

4.3 Memory Resources

Many useful resources related to Memory Organization are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532311

4.3.1 KEY RESOURCES

- Section 2. "Program Memory" (DS70203)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

4.4 Special Function Register Maps

TABLE 4-1: CPU CORE REGISTERS MAP

							· · · · · · · · · · · · · · · · · · ·	·	· · · ·		т				
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	в
WREG0	0000								Working Reg	gister 0					
WREG1	0002								Working Reg	gister 1					
WREG2	0004								Working Reg	gister 2					
WREG3	0006								Working Reg	gister 3					
WREG4	0008								Working Reg	gister 4					
WREG5	000A								Working Reg	gister 5					
WREG6	000C								Working Reg	gister 6					
WREG7	000E								Working Reg	gister 7					
WREG8	0010								Working Reg	gister 8					
WREG9	0012								Working Reg	gister 9					
WREG10	0014								Working Reg	pister 10					
WREG11	0016								Working Reg	gister 11					
WREG12	0018								Working Reg	pister 12					
WREG13	001A								Working Reg	jister 13					
WREG14	001C		Working Register 14												
WREG15	001E		Working Register 15												
SPLIM	0020							Stac	ck Pointer Lin	nit Register					
ACCAL	0022								ACCA	L					
ACCAH	0024								ACCA	н					
ACCAU	0026				ACCA<	39>							ACO	CAU	
ACCBL	0028								ACCB	L					
ACCBH	002A								ACCB	н					
ACCBU	002C				ACCB<	39>							ACO	CBU	
PCL	002E							Program	Counter Lov	w Word Reg	jister				
PCH	0030		_			_		_	_				am Counter		
TBLPAG	0032	_										Table I	Page Addre	ss Pointer F	Registe
PSVPAG	0034	_	_	_	_	_	_	_	_		Progr	am Memory	y Visibility Pa	age Addres	s Poir
RCOUNT	0036							Repe	at Loop Cou	nter Registe	ər				
DCOUNT	0038								DCOUNT<	:15:0>					
DOSTARTL	003A							DOST	TARTL<15:1	>					
DOSTARTH	003C	_													
DOENDL	003E							DOE	ENDL<15:1>	>					
DOENDH	0040	_	_		_	_	_	_	_	_	—			DOE	
			0.7	<u></u>	SB	OAB	SAB	DA	DC		IPL<2:0>			NI	
SR	0042	OA	OB	SA	30		070		00		IPL<2.0>		RA	N	

© 2007-2012 Microchip Technology Inc.

TABLE 4-1: CPU CORE REGISTERS MAP (CONTINUED)

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	в
MODCON	0046	XMODEN	YMODEN	_			BWN	/<3:0>			YWM	<3:0>			
XMODSRT	0048							Х	S<15:1>						
XMODEND	004A		XE<15:1>												
YMODSRT	004C							Y	′S<15:1>						
YMODEND	004E							Y	'E<15:1>						
XBREV	0050	BREN								XB<14:0>					
DISICNT	0052	_	_						Disabl	e Interrupts	Counter R	egister			
1					(. (a) D									

Legend:

TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJ128GP202/802, dsPIC33FJ64GP202/802 AN

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	В
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	—	—	—	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN
CNEN2	0062	—	CN30IE	CN29IE	_	CN27IE	—	—	CN24IE	CN23IE	CN22IE	CN21IE	-	—	-
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	—	-	—	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2
CNPU2	006A	_	CN30PUE	CN29PUE	_	CN27PUE	_	—	CN24PUE	CN23PUE	CN22PUE	CN21PUE		_	_

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	в
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN
CNEN2	0062		CN30IE	CN29IE	CN28IE	CN27IE	CN26IE	CN25IE	CN24IE	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2
CNPU2	006A	_	CN30PUE	CN29PUE	CN28PUE	CN27PUE	CN26PUE	CN25PUE	CN24PUE	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN1

TABLE 4-4:

INTERRUPT CONTROLLER REGISTER MAP

IADLL															
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	Ś
INTCON2	0082	ALTIVT	DISI	_	_	_	_	_	_	_	_	_	_	_	
IFS0	0084	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	—	INT1IF	CNIF	
IFS2	0088	_	DMA4IF	PMPIF	_	_	_	_	_	_	_	_	DMA3IF	C1IF ⁽¹⁾	С
IFS3	008A	—	RTCIF	DMA5IF	DCIIF	DCIEIF	-	_		—	—	_	_	—	
IFS4	008C	DAC1LIF ⁽²⁾	DAC1RIF ⁽²⁾	_	—	—		_		—	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	
IEC0	0094	—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	IC8IE	IC7IE	—	INT1IE	CNIE	
IEC2	0098	_	DMA4IE	PMPIE	—	—		_		—	—	—	DMA3IE	C1IE ⁽¹⁾	С
IEC3	009A	_	RTCIE	DMA5IE	DCIIE	DCIEIE		_		—	—	—	—	—	
IEC4	009C	DAC1LIE ⁽²⁾	DAC1RIE ⁽²⁾	_	—	—		_		—	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	
IPC0	00A4	_	-	T1IP<2:0>		—	(OC1IP<2:0	>	—		IC1IP<2:0>	—		
IPC1	00A6	—	-	T2IP<2:0>		—	(OC2IP<2:0	>	—		IC2IP<2:0>		_	
IPC2	00A8	—	U	1RXIP<2:0	>	—	93	SPI1IP<2:0	>	—		SPI1EIP<2:0	_		
IPC3	00AA	—	—	—	—	—	D	MA1IP<2:0)>	—		AD1IP<2:0>	>	—	
IPC4	00AC	—	(CNIP<2:0>		—		CMIP<2:0>	>	—		MI2C1IP<2:0)>	—	
IPC5	00AE	—	÷	C8IP<2:0>		—		IC7IP<2:0>	>	—	—	—	—	—	
IPC6	00B0	—	-	T4IP<2:0>		—	(OC4IP<2:0	>	—		OC3IP<2:0>	>	—	
IPC7	00B2	—	U	2TXIP<2:0	>	—	U	2RXIP<2:0)>	—		INT2IP<2:0	>	—	
IPC8	00B4	—	С	1IP<2:0>(1)	—	C1	IRXIP<2:0	_{>} (1)	—		SPI2IP<2:0	>	—	
IPC9	00B6	—	_	—	—	—	_	—	—	—	—	_	—	—	
IPC11	00BA	—	—	—	—	—	D	MA4IP<2:0)>	—		PMPIP<2:0	>	—	
IPC14	00C0	—	D	CIEIP<2:0	>	_	_	—	—	_	_	_	-	_	
IPC15	00C2	—	_	_	—	_	I	RTCIP<2:0	>	—		DMA5IP<2:0	>	_	_
IPC16	00C4	_	С	RCIP<2:0>	>	_	I	J2EIP<2:0	>	_		U1EIP<2:0>	>	_	
IPC17	00C6	—	_	_	_	_	C	1TXIP<2:0	⊳ (1)	_		DMA7IP<2:0	>	_	_
IPC19	00CA	_	DAC	C1LIP<2:0>	_{>} (2)	_	DA	C1RIP<2:0	_{I>} (2)	_	—	—	_	—	
INTTREG	00E0	—	_	—	—		ILR<3	:0>>		_			VE	CNUM<6:0>	
			a an Daast						in here and a						

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1: Interrupts disabled on devices without ECAN[™] modules.

2: Interrupts disabled on devices without Audio DAC modules.

DS70292G-page 46

TABLE 4-5:TIMER REGISTER MAP

-	-														
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	E
TMR1	0100								Timer1	Register					
PR1	0102								Period F	Register 1					
T1CON	0104	TON	_	TSIDL	_	_	_	—	_	_	TGATE	TCKPS	S<1:0>	_	TS
TMR2	0106								Timer2	Register					
TMR3HLD	0108						Tim	ner3 Holding	Register (for	32-bit time	operations o	only)			
TMR3	010A								Timer3	Register					
PR2	010C								Period F	Register 2					
PR3	010E								Period F	Register 3					
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	T32	
T3CON	0112	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS	S<1:0>	_	
TMR4	0114								Timer4	Register					
TMR5HLD	0116						Tin	ner5 Holding	Register (for	· 32-bit timer	operations o	only)			
TMR5	0118								Timer5	Register					
PR4	011A								Period F	Register 4					
PR5	011C								Period F	Register 5					
T4CON	011E	TON	_	TSIDL	_	_	—	—	—	_	TGATE	TCKPS	S<1:0>	T32	
T5CON	0120	TON	_	TSIDL	_	_	—	_	_	_	TGATE	TCKPS	S<1:0>	_	
			_												

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-6: INPUT CAPTURE REGISTER MAP

SFR	SFR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bi
Name	Addr														
IC1BUF	0140								Input 1 Ca	pture Regist	er				
IC1CON	0142	_	_	ICSIDL			—	—	—	ICTMR	ICI<	1:0>	ICOV	ICBNE	
IC2BUF	0144								Input 2 Ca	pture Regist	er				
IC2CON	0146	_	_	ICSIDL			—	—	—	ICTMR	ICI<	1:0>	ICOV	ICBNE	
IC7BUF	0158								Input 7 Ca	pture Regist	er				
IC7CON	015A	_	_	ICSIDL	_	_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE	
IC8BUF	015C								Input 8Ca	pture Registe	er				
IC8CON	015E	_	_	ICSIDL		_	_	_	_	ICTMR	ICI<	1:0>	ICOV	ICBNE	
1						1 (-1									

TABLE 4-7: OUTPUT COMPARE REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
OC1RS	0180							Ou	tput Compar	e 1 Second	ary Register				
OC1R	0182								Output Co	ompare 1 Re	egister				
OC1CON	0184	_	—	OCSIDL	—	—	—	_	_	_	_	—	OCFLT	OCTSEL	
OC2RS	0186							Ou	tput Compai	e 2 Second	ary Register				
OC2R	0188								Output Co	ompare 2 Re	egister				
OC2CON	018A	_	_	OCSIDL	_	_	-	_	_	_	_	_	OCFLT	OCTSEL	
OC3RS	018C							Ou	tput Compai	e 3 Second	ary Register				
OC3R	018E								Output Co	ompare 3 Re	egister				
OC3CON	0190	—	_	OCSIDL	_	_	-	_	_	_	_	_	OCFLT	OCTSEL	
OC4RS	0192							Ou	tput Compai	e 4 Second	ary Register				
OC4R	0194								Output Co	ompare 4 Re	egister				
OC4CON	0196	—	—	OCSIDL	—	—	—	_	_	_	—	_	OCFLT	OCTSEL	
			_												

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-8: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
I2C1RCV	0200	-	_	_	_	-	—	-	—				Receive	Register	
I2C1TRN	0202	—	_	_	_	_	_	_	_				Transmi	t Register	
I2C1BRG	0204	-	_	_	—	_	_	_				Baud Ra	te Generato	or Register	
I2C1CON	0206	I2CEN	-	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W
I2C1ADD	020A	—	_	—	—	_	_					Address	Register		
I2C1MSK	020C	—	_	_	_	-						Address Ma	ask Registe	r	

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

TABLE 4-9: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	PD
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL<1:0> ADDEN RIDLE PERR F					
U1TXREG	0224	_	_	_	— — — UTX8 UART Transmit Register										
U1RXREG	0226	_	_	_	_	_	_	_	URX8			U,	ART Receive	ed Register	
U1BRG	0228							Bau	id Rate Gei	nerator Presc	aler				
Legend:	x = unkr	nown value o	n Reset, —	- = unimplem	nented, rea	d as '0'. Re	set values	are shown	in hexade	cimal.					

TABLE 4-10: UART2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
U2MODE	0230	UARTEN	—	USIDL	IREN	RTSMD	—	UEN1	UEN0	WAKE	LPBACK	ABAUD	URXINV	BRGH	P
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	EL<1:0>	ADDEN	RIDLE	PERR	FER
U2TXREG	0234	_	_	_	_	_	_	_	UTX8			L	IART Transn	nit Register	
U2RXREG	0236	_	_	—	—	_	_	_	URX8						
U2BRG	0238	Baud Rate Generator Prescaler													

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
SPI1STAT	0240	SPIEN	_	SPISIDL	_	—	—	-	—	—	SPIROV	_	—	—	_
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>	`
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	_	_	_	_	_	_	_	_	_	_
SPI1BUF	0248							SPI1 Trans	mit and Re	ceive Buffer	Register				

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-12: SPI2 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
SPI2STAT	0260	SPIEN	_	SPISIDL	_	_	_	_	_	—	SPIROV	—	-	-	
SPI2CON1	0262	_	_	-	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>	>
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	—	_	_	_	_	_	_	_	—	_	
SPI2BUF	0268							SPI2 Trans	smit and Red	ceive Buffer	Register				

TABLE 4-13: ADC1 REGISTER MAP FOR dsPIC33FJ64GP202/802, dsPIC33FJ128GP202/802 AND dsPIC33FJ32GP3

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bi
ADC1BUF0	0300								ADC Da	ata Buffer 0					
AD1CON1	0320	ADON	_	ADSIDL	ADDMABM	_	AD12B	FOR	M<1:0>	:	SSRC<2:0>		—	SIMSAM	AS
AD1CON2	0322	V	'CFG<2:0	>	CSCNA CHPS<1:0>			S<1:0>	BUFS	_		SMP	I<3:0>		
AD1CON3	0324	ADRC	_	_	SAMC<4:0>							ADCS	8<7:0>	_	
AD1CHS123	0326	_	_	_	_	_	CH123N	NB<1:0>	CH123SB	_	_	_	—	_	CH
AD1CHS0	0328	CH0NB	_	_		С	H0SB<4:0>	>		CH0NA	_	_		C	HOSA
AD1PCFGL	032C	_	_	_	PCFG12	PCFG11	PCFG10	PCFG9	_	_	_	PCFG5	PCFG4	PCFG3	PCI
AD1CSSL	0330	_	_	—	CSS12	CSS11	CSS10	CSS9	—	_	_	CSS5	CSS4	CSS3	CS
AD1CON4	0332	_	_	—	_	_	—	_	_	—	—	_	—	—	

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: ADC1 REGISTER MAP FOR dsPIC33FJ64GP204/804, dsPIC33FJ128GP204/804 AND dsPIC33FJ32GP3

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
ADC1BUF0	0300								ADC Da	ata Buffer 0					
AD1CON1	0320	ADON		ADSIDL	DL ADDMABM — AD12B FORM<1:0> — — CSCNA CHPS<1:0>			SSRC<2:0>		_	SIMSAM	ASA			
AD1CON2	0322	V	CFG<2:0	>	_				BUFS	_		SMP	I<3:0>		
AD1CON3	0324	ADRC		_	SAMC<4:0>							ADCS	6<7:0>		
AD1CHS123	0326			_	_	_	CH123N	NB<1:0>	CH123SB	_	_	_	_	_	СН
AD1CHS0	0328	CH0NB		_		С	H0SB<4:0>	>		CH0NA	_	_		C	HOSA
AD1PCFGL	032C			_	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCF
AD1CSSL	0330			_	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS
AD1CON4	0332	-	Ι	-	—	-	—	-	-	—	—	—	—	—	

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-15: DAC1 REGISTER MAP FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64GP802/804

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
DAC1CON	03F0	DACEN	—	DACSIDL	AMPON	—	—	—	FORM	_			D	ACFDIV<6:	0>
DAC1STAT	03F2	LOEN	_	LMVOEN		_	LITYPE	LFULL	LEMPTY	ROEN	_	RMVOEN	-	-	RITY
DAC1DFLT	03F4								DAC1DI	ELT<15:0>					
DAC1RDAT	03F6								DAC1R	DAT<15:0>					
DAC1LDAT	03F8								DAC1LE)AT<15:0>					

DS70292G-page 49

TABLE 4-16: DMA REGISTER MAP

IADLE 4	-10.		LEGISI		F				1			1		I	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	В
DMA0CON	0380	CHEN	SIZE	DIR	HALF	NULLW	—	—		—	_	AMOD	E<1:0>	_	-
DMA0REQ	0382	FORCE	_	—	_	_	_	_	_	_				IRQSEL<6:0)>
DMA0STA	0384								Ş	STA<15:0>					
DMA0STB	0386								ŝ	STB<15:0>					
DMA0PAD	0388								F	PAD<15:0>					
DMA0CNT	038A	_	_	_	_	_	_					CN	Г<9:0>		
DMA1CON	038C	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	-
DMA1REQ	038E	FORCE	_	_	_	_	_	_	_	_				IRQSEL<6:0)>
DMA1STA	0390								Ş	STA<15:0>					
DMA1STB	0392								Ş	STB<15:0>					
DMA1PAD	0394								F	PAD<15:0>					
DMA1CNT	0396	_	_	_	_	_	_					CN	Г<9:0>		
DMA2CON	0398	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	—	AMOD	E<1:0>	_	-
DMA2REQ	039A	FORCE	_	—	_	—	_	_	_	_				IRQSEL<6:0)>
DMA2STA	039C								Ş	STA<15:0>					
DMA2STB	039E								Ş	STB<15:0>					
DMA2PAD	03A0								F	PAD<15:0>					
DMA2CNT	03A2	_	_	_	_	_	_					CN	Г<9:0>		
DMA3CON	03A4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	-
DMA3REQ	03A6	FORCE	_	_	_	_	_	_	_	_				IRQSEL<6:0)>
DMA3STA	03A8								Ş	STA<15:0>					
DMA3STB	03AA								ŝ	STB<15:0>					
DMA3PAD	03AC								F	PAD<15:0>					
DMA3CNT	03AE	_	_	_	_	_	_					CN	Г<9:0>		
DMA4CON	03B0	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	-
DMA4REQ	03B2	FORCE	_	_	_	_	_	_	_	_				IRQSEL<6:0)>
DMA4STA	03B4								Ś	STA<15:0>					
DMA4STB	03B6								Ś	STB<15:0>					
DMA4PAD	03B8								F	PAD<15:0>					
DMA4CNT	03BA	—	_	—	_	_	_					CN	Г<9:0>		
DMA5CON	03BC	CHEN	SIZE	DIR	HALF	NULLW	_	_		—	_	AMOD	E<1:0>	_	_
DMA5REQ	03BE	FORCE	_	—	_	—		_		_				IRQSEL<6:0)>
DMA5STA	03C0								Ś	STA<15:0>					
DMA5STB	03C2								S	STB<15:0>					
Legend:	— = ur	implement	ed, read as	s '0'. Reset	values are	shown in he	exadecimal.								

TABLE 4-16: DMA REGISTER MAP (CONTINUED)

	-10.						<u>')</u>									
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	в	
DMA5PAD	03C4								P	PAD<15:0>						
DMA5CNT	03C6	_	_	_	_	_	_					CNT	<9:0>			
DMA6CON	03C8	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	-	
DMA6REQ	03CA	FORCE	_	_	_	_	_	_	_	_				RQSEL<6:0	>	
DMA6STA	03CC								S	STA<15:0>						
DMA6STB	03CE								S	STB<15:0>						
DMA6PAD	03D0							PAD<15:0>								
DMA6CNT	03D2	_	_	_	_	_	_					CNT	<9:0>			
DMA7CON	03D4	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	_	_	AMOD	E<1:0>	_	-	
DMA7REQ	03D6	FORCE		_	_	_	_	_	_	_				RQSEL<6:0	>	
DMA7STA	03D8								S	STA<15:0>						
DMA7STB	03DA								S	STB<15:0>						
DMA7PAD	03DC								P	AD<15:0>						
DMA7CNT	03DE	_	_	_	_	_	_					CNT	<9:0>			
DMACS0	03E0	PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0	XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XW	
DMACS1	03E2	_	_	_	_		LSTCH	LSTCH<3:0> PPST7 PPST6 PPST5 PPST4 PPST3 PF								
DSADR	03E4			•					DS	ADR<15:0>	•	•	•	•		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-17: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1 (FOR dsPIC33FJ128GP802/804 AND dsPIC33

															-
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	
C1CTRL1	0400	_	_	CSIDL	ABAT	—	R	EQOP<2:0)>	OPN	/IODE<2:0	>	_	CANCAP	
C1CTRL2	0402	_	_	_	_	_	_	_	_	_	_	_		D	NC
C1VEC	0404	—	_	_		F	ILHIT<4:0>			—				ICODE<6:0	>
C1FCTRL	0406	D	MABS<2:0	>	_	—	_	—	—	—	—	—			FS
C1FIFO	0408	_	—			FBP<	:5:0>			_	_			FNRB	<5:
C1INTF	040A	—	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	FIFOIF	R
C1INTE	040C	—	_	_	_	_	_	—	—	IVRIE	WAKIE	ERRIE	—	FIFOIE	RI
C1EC	040E				TERRCN	NT<7:0>							RERRCN	T<7:0>	
C1CFG1	0410	—	—	_	_	_	_	—	—	SJW<1	:0>			BRP<	:5:0
C1CFG2	0412	—	WAKFIL	_	_	_	SE	G2PH<2:)>	SEG2PHTS	SAM	S	EG1PH<2	:0>	
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	F
C1FMSKSEL1	0418	F7MSH	<1:0>	F6MSł	<<1:0>	F5MS	K<1:0>	F4MS	K<1:0>	F3MSK<	:1:0>	F2MS	K<1:0>	F1MSH	(<1
C1FMSKSEL2	041A	F15MS	K<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	SK<1:0>	F11MSK	<1:0>	F10MS	SK<1:0>	F9MSH	(<1
				_											

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 (FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	в
	0400- 041E							See	e definition	when WIN	= x				
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RX
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXF
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RX
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXC
C1TR01CON	0430	TXEN1	TXABT1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TXABT0	TXLARB0	TXERR0	TXREQ0	RTF
C1TR23CON	0432	TXEN3	TXABT3	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TXABT2	TXLARB2	TXERR2	TXREQ2	RTF
C1TR45CON	0434	TXEN5	TXABT5	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TXABT4	TXLARB4	TXERR4	TXREQ4	RTF
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TXABT6	TXLARB6	TXERR6	TXREQ6	RTF
C1RXD	0440				TXLARB7 TXERR7 TXREQ7 RTREN7 TX7PRI<1:0> Received Da										
C1TXD	0442								Transmit I	Data Word					

TABLE 4-19: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 1(FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64G

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
	0400- 041E								See definit	tion when V	/IN = x				
C1BUFPNT1	0420		F3BF	°<3:0>			F2BI	P<3:0>			F1BP	<3:0>			F
C1BUFPNT2	0422		F7BF	<3:0>			F6BI	P<3:0>			F5BP	<3:0>			F
C1BUFPNT3	0424		F11B	P<3:0>			F10B	P<3:0>			F9BP	<3:0>			F
C1BUFPNT4	0426		F15BI	><3:0>			F14B	P<3:0>			F13B	P<3:0>			F
C1RXM0SID	0430				SID<	:10:3>					SID<2:0>			MIDE	_
C1RXM0EID	0432				EID<	:15:8>							EID<	7:0>	
C1RXM1SID	0434				SID<	:10:3>					SID<2:0>			MIDE	_
C1RXM1EID	0436				EID<	:15:8>							EID<	7:0>	
C1RXM2SID	0438				SID<	:10:3>					SID<2:0>		_	MIDE	_
C1RXM2EID	043A				EID<	:15:8>							EID<	7:0>	
C1RXF0SID	0440				SID<	:10:3>					SID<2:0>		_	EXIDE	_
C1RXF0EID	0442				EID<	:15:8>							EID<	7:0>	
C1RXF1SID	0444				SID<	:10:3>					SID<2:0>			EXIDE	_
C1RXF1EID	0446				EID<	:15:8>							EID<	7:0>	
C1RXF2SID	0448				SID<	:10:3>					SID<2:0>			EXIDE	_
C1RXF2EID	044A				EID<	:15:8>							EID<	7:0>	
C1RXF3SID	044C				SID<	:10:3>					SID<2:0>		—	EXIDE	
C1RXF3EID	044E				EID<	:15:8>							EID<	7:0>	
C1RXF4SID	0450				SID<	:10:3>					SID<2:0>		—	EXIDE	
C1RXF4EID	0452				EID<	:15:8>							EID<	7:0>	
C1RXF5SID	0454				SID<	:10:3>					SID<2:0>		_	EXIDE	_
C1RXF5EID	0456				EID<	:15:8>							EID<	7:0>	
C1RXF6SID	0458				SID<	:10:3>					SID<2:0>		_	EXIDE	_
C1RXF6EID	045A				EID<	:15:8>							EID<	7:0>	
C1RXF7SID	045C				SID<	:10:3>					SID<2:0>		_	EXIDE	_
C1RXF7EID	045E				EID<	:15:8>							EID<	7:0>	
C1RXF8SID	0460				SID<	:10:3>					SID<2:0>		_	EXIDE	_
C1RXF8EID	0462				EID<	:15:8>							EID<	7:0>	
C1RXF9SID	0464				SID<	:10:3>					SID<2:0>		—	EXIDE	_
C1RXF9EID	0466				EID<	:15:8>							EID<	7:0>	
C1RXF10SID	0468				SID<	:10:3>					SID<2:0>		—	EXIDE	
C1RXF10EID	046A				EID<	:15:8>							EID<	7:0>	
C1RXF11SID	046C				SID<	:10:3>					SID<2:0>		_	EXIDE	_

FOR dsPIC33FJ128GP802/804 AND dsPIC33FJ64G

Bit 8

Bit 7

Bit 6

SID<2:0>

SID<2:0>

SID<2:0>

SID<2:0>

Bit 5

Bit 4

_

_

EID<7:0>

EID<7:0>

EID<7:0>

EID<7:0>

EID<7:0>

Bit 3

EXIDE

EXIDE

EXIDE

EXIDE

Bit

_

TABLE 4-1	9: E0	CAN1 F	REGIST	ER MA	P WHE	N C1C	TRL1.W	IN = 1(F						
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9							
C1RXF11EID	046E		•		EID<	:15:8>			_						
C1RXF12SID	0470		SID<10:3>												
C1RXF12EID	0472				EID<	:15:8>									
C1RXF13SID	0474				SID<	:10:3>									
C1RXF13EID	0476				EID<	:15:8>									
C1RXF14SID	0478				SID<	:10:3>									

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

EID<15:8>

SID<10:3>

EID<15:8>

TABLE 4-20: DCI REGISTER MAP

047A

047C

047E

	-	-	-													
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
DCICON1	0280	DCIEN	_	DCISIDL	—	DLOOP	CSCKD	CSCKE	COFSD	UNFM	CSDOM	DJST	_	_	_	COFSM1
DCICON2	0282	—	_	_	_	BLEN1	BLEN0	—		COFSO	3<3:0>		_		N	VS<3:0>
DCICON3	0284	—	_	_	_						BCG<11	:0>				
DCISTAT	0286	—	_		_	SLOT3	SLOT2	SLOT1	SLOT0	—	_	—	_	ROV	RFUL	TUNF
TSCON	0288	TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8	TSE7	TSE6	TSE5	TSE4	TSE3	TSE2	TSE1
RSCON	028C	RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8	RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1
RXBUF0	0290		Receive Buffer 0 Data Register													
RXBUF1	0292							Receive E	Buffer 1 Da	ita Regist	er					
RXBUF2	0294							Receive E	Buffer 2 Da	ita Regist	er					
RXBUF3	0296							Receive E	Buffer 3 Da	ita Regist	er					
TXBUF0	0298							Transmit I	Buffer 0 Da	ata Regisi	ter					
TXBUF1	029A							Transmit I	Buffer 1 Da	ata Regisi	ter					
TXBUF2	029C							Transmit I	Buffer 2 Da	ata Regisi	ter					
TXBUF3	029E							Transmit I	Buffer 3 Da	ata Regisi	ter					
			Transmit Buffer 3 Data Register													

Legend: --- = unimplemented, read as '0'.

C1RXF14EID

C1RXF15SID

C1RXF15EID

TABLE 4-21: PERIPHERAL PIN SELECT INPUT REGISTER MAP

								1			r		1	r
Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
0680	_	_	_		•	INT1R<4:0>		•	_	_	_	_	_	_
0682	_	_	_	_	_	_	_	_	_	-	_			INT2R<
0686	_	_	_			T3CKR<4:0>			_	-	_			T2CKR<
0688	_	_	_			T5CKR<4:0>			_	_	_			T4CKR<
068E	_	_	_			IC2R<4:0>			_	_	_			IC1R<4
0694	_	_	_			IC8R<4:0>			_	_	_			IC7R<4
0696	_	_	_	_	_	_	_	_	_	_	_			OCFAR<
06A4	_	_	_			U1CTSR<4:0	>		_	_	_			U1RXR<
06A6	_	_	_			U2CTSR<4:0	>		_	_	_			U2RXR<
06A8	_	_	_			SCK1R<4:0>			_	_	_			SDI1R<
06AA	_		_	_	_	_	_	_	_	_	_			SS1R<4
06AC	_	_	_			SCK2R<4:0>			_	_	_			SDI2R<
06AE	_		_	_	_	_		_	_	_	_			SS2R<4
06B0	_	_	_			CSCKR<4:0>			_	_	_			CSDIR<
06B2	_	_	_	_	_	_	_	_	_	_	_			COFSR<
06B4	_	_	_	_	_	_	_	_	_	_	_			C1RXR<
	0680 0682 0688 0688 0694 0694 0694 0696 06A4 06A4 06A8 06A8 06AA 06AC 06AC	0680 0682 0686 0688 0684 0694 0694 0694 0694 0694 0695 0646 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0649 <td>0680 0682 0686 0688 0688 0688 0688 0688 0688 0694 0694 0694 0694 0694 0644 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0649 0649 0649 <td>Image: descent state Image: descent state 0680 Image: descent state Image: descent state 0682 Image: descent state Image: descent state 0686 Image: descent state Image: descent state 0688 Image: descent state Image: descent state 0688 Image: descent state Image: descent state 0684 Image: descent state Image: descent state 0696 Image: descent state Image: descent state 0644 Image: descent state Image: descent state 0648 Image: descent state Image: descent state 0646 Image: descent state Image: descent state 0648 Image: descent state Image: descent state 0648 Image: descent state Image: descent state 0649 Image: descent state Image: descent state 0649 Image: descent state</td><td>Image: constraint of the sector of</td><td>AddrBit 15Bit 14Bit 13Bit 12Bit 1106800682068606880688068806880694069606A406A806A806A606A706A806A606A706A806A906A906A906A906A906A906A906A906A906A9<td>0680 $$ $$ $$ $NT1R<4:0>$ 0682 $$ $$ $$ $$ $$ 0686 $$ $$ $$ $$ $$ 0686 $$ $$ $$ $$ $$ 0688 $$ $$ $$ $$ $$ 0688 $$ $$ $$ $1C2R<4:0>$ 0694 $$ $$ $$ $$ 0696 $$ $$ $$ $$ 0694 $$ $$ $$ $$ 0694 $$ $$ $$ $$ 0644 $$ $$ $$ $$ $$ $06A8$ $$ $$ $$ $$ $$ $06A4$ $$ $$ $$ $$ $$ $06A4$ $$ $$ $$ $$ $$ <t< td=""><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0680 INT1R<4:0> 0682 0686 0686 0686 0688 0688 0688 0694 0694 0644 0648 <</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0680 0682 0686 0686 0688 TSCKR<4:0> 0696 </td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0680 NT1R<4:0> <td< td=""><td>Addr Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0680 INT1R<4:0> <td< td=""><td>Addr Bit 19 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</td><td>Addr Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 3</td></td<></td></td<></td></t<></td></td></td>	0680 0682 0686 0688 0688 0688 0688 0688 0688 0694 0694 0694 0694 0694 0644 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0648 0649 0649 0649 <td>Image: descent state Image: descent state 0680 Image: descent state Image: descent state 0682 Image: descent state Image: descent state 0686 Image: descent state Image: descent state 0688 Image: descent state Image: descent state 0688 Image: descent state Image: descent state 0684 Image: descent state Image: descent state 0696 Image: descent state Image: descent state 0644 Image: descent state Image: descent state 0648 Image: descent state Image: descent state 0646 Image: descent state Image: descent state 0648 Image: descent state Image: descent state 0648 Image: descent state Image: descent state 0649 Image: descent state Image: descent state 0649 Image: descent state</td> <td>Image: constraint of the sector of</td> <td>AddrBit 15Bit 14Bit 13Bit 12Bit 1106800682068606880688068806880694069606A406A806A806A606A706A806A606A706A806A906A906A906A906A906A906A906A906A906A9<td>0680 $$ $$ $$ $NT1R<4:0>$ 0682 $$ $$ $$ $$ $$ 0686 $$ $$ $$ $$ $$ 0686 $$ $$ $$ $$ $$ 0688 $$ $$ $$ $$ $$ 0688 $$ $$ $$ $1C2R<4:0>$ 0694 $$ $$ $$ $$ 0696 $$ $$ $$ $$ 0694 $$ $$ $$ $$ 0694 $$ $$ $$ $$ 0644 $$ $$ $$ $$ $$ $06A8$ $$ $$ $$ $$ $$ $06A4$ $$ $$ $$ $$ $$ $06A4$ $$ $$ $$ $$ $$ <t< td=""><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0680 INT1R<4:0> 0682 0686 0686 0686 0688 0688 0688 0694 0694 0644 0648 <</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0680 0682 0686 0686 0688 TSCKR<4:0> 0696 </td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0680 NT1R<4:0> <td< td=""><td>Addr Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0680 INT1R<4:0> <td< td=""><td>Addr Bit 19 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</td><td>Addr Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 3</td></td<></td></td<></td></t<></td></td>	Image: descent state Image: descent state 0680 Image: descent state Image: descent state 0682 Image: descent state Image: descent state 0686 Image: descent state Image: descent state 0688 Image: descent state Image: descent state 0688 Image: descent state Image: descent state 0684 Image: descent state Image: descent state 0696 Image: descent state Image: descent state 0644 Image: descent state Image: descent state 0648 Image: descent state Image: descent state 0646 Image: descent state Image: descent state 0648 Image: descent state Image: descent state 0648 Image: descent state Image: descent state 0649 Image: descent state Image: descent state 0649 Image: descent state	Image: constraint of the sector of	AddrBit 15Bit 14Bit 13Bit 12Bit 1106800682068606880688068806880694069606A406A806A806A606A706A806A606A706A806A906A906A906A906A906A906A906A906A906A9 <td>0680 $$ $$ $$ $NT1R<4:0>$ 0682 $$ $$ $$ $$ $$ 0686 $$ $$ $$ $$ $$ 0686 $$ $$ $$ $$ $$ 0688 $$ $$ $$ $$ $$ 0688 $$ $$ $$ $1C2R<4:0>$ 0694 $$ $$ $$ $$ 0696 $$ $$ $$ $$ 0694 $$ $$ $$ $$ 0694 $$ $$ $$ $$ 0644 $$ $$ $$ $$ $$ $06A8$ $$ $$ $$ $$ $$ $06A4$ $$ $$ $$ $$ $$ $06A4$ $$ $$ $$ $$ $$ <t< td=""><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0680 INT1R<4:0> 0682 0686 0686 0686 0688 0688 0688 0694 0694 0644 0648 <</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0680 0682 0686 0686 0688 TSCKR<4:0> 0696 </td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0680 NT1R<4:0> <td< td=""><td>Addr Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0680 INT1R<4:0> <td< td=""><td>Addr Bit 19 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</td><td>Addr Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 3</td></td<></td></td<></td></t<></td>	0680 $$ $$ $$ $NT1R<4:0>$ 0682 $$ $$ $$ $$ $$ 0686 $$ $$ $$ $$ $$ 0686 $$ $$ $$ $$ $$ 0688 $$ $$ $$ $$ $$ 0688 $$ $$ $$ $1C2R<4:0>$ 0694 $$ $$ $$ $$ 0696 $$ $$ $$ $$ 0694 $$ $$ $$ $$ 0694 $$ $$ $$ $$ 0644 $$ $$ $$ $$ $$ $06A8$ $$ $$ $$ $$ $$ $06A4$ $$ $$ $$ $$ $$ $06A4$ $$ $$ $$ $$ $$ <t< td=""><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0680 INT1R<4:0> 0682 0686 0686 0686 0688 0688 0688 0694 0694 0644 0648 <</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0680 0682 0686 0686 0688 TSCKR<4:0> 0696 </td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0680 NT1R<4:0> <td< td=""><td>Addr Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0680 INT1R<4:0> <td< td=""><td>Addr Bit 19 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</td><td>Addr Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 3</td></td<></td></td<></td></t<>	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 0680 INT1R<4:0> 0682 0686 0686 0686 0688 0688 0688 0694 0694 0644 0648 <	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 0680 0682 0686 0686 0688 TSCKR<4:0> 0696	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 0680 NT1R<4:0> <td< td=""><td>Addr Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0680 INT1R<4:0> <td< td=""><td>Addr Bit 19 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</td><td>Addr Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 3</td></td<></td></td<>	Addr Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 0680 INT1R<4:0> <td< td=""><td>Addr Bit 19 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</td><td>Addr Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -</td><td>Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 3</td></td<>	Addr Bit 19 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -	Addr Bit 15 Bit 14 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 0680 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -	Addr Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 3

Legend: Note 1:

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.
This register is present only for dsPIC33FJ128GP802/804 and dsPIC33FJ64GP802/804

TABLE 4-22: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ128GP202/802, dsPIC33FJ64GP dsPIC33FJ32GP302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bi
RPOR0	06C0	_	_	_			RP1R<4:0	>		_	_	_		1	RP0R
RPOR1	06C2	_	_				RP3R<4:0>	>		_	_	_			RP2R
RPOR2	06C4	_	_	_			RP5R<4:0>	>		_	_	_			RP4R
RPOR3	06C6						RP7R<4:0>	>		_	_				RP6R
RPOR4	06C8						RP9R<4:0>	>		_	_				RP8R
RPOR5	06CA						RP11R<4:0	>		_	_				RP10R
RPOR6	06CC						RP13R<4:0	>		_	_				RP12R
RPOR7	06CE		_	_			RP15R<4:0	>		_	_	_			RP14R

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ128GP204/804, dsPIC33FJ64GP **TABLE 4-23**: dsPIC33FJ32GP304

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
RPOR0	06C0	_	_	-			RP1R<4:0>	>		_	_	_			RP0R
RPOR1	06C2	_	_	_			RP3R<4:0	>		_	_	_			RP2R
RPOR2	06C4	_	_	_			RP5R<4:0>	>		_	_	_			RP4R
RPOR3	06C6	_	_				RP7R<4:0>	>		_		_			RP6R
RPOR4	06C8	_	_				RP9R<4:0>	>		_		_			RP8R
RPOR5	06CA	_	_	_			RP11R<4:0	>		_	_	_			RP10R
RPOR6	06CC	_	_				RP13R<4:0	>		_		_			RP12R
RPOR7	06CE	_	_				RP15R<4:0	>		_		_			RP14R
RPOR8	06D0	_	_				RP17R<4:0	>		_		_			RP16R
RPOR9	06D2	_	_				RP19R<4:0	>		_		_			RP18R
RPOR10	06D4	_	_	_			RP21R<4:0	>		_	_	_			RP20R
RPOR11	06D6	_	_				RP23R<4:0	>		_		_			RP22R
RPOR12	06D8	_	_	_			RP25R<4:0	>		_	_	_			RP24R
Legend:	x = unk	nown value	on Reset,	— = unimp	lemented,	read as '0'.	Reset values	are shown	in hexadecin	nal.	•	•	•		

PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR dsPIC33FJ128GP202/802, dsPIC33FJ64GP2 **TABLE 4-24**: dsPIC33FJ32GP302

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	В		
PMCON	0600	PMPEN	_	PSIDL	ADRMU	JX<1:0>	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	—	CS1P	В		
PMMODE	0602	BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	E<1:0>	WAITE	3<1:0>		WAITI	M<3:0>			
PMADDR	0604	ADDR15	CS1							ADDR<	13:0>						
PMDOUT1	0604				Parallel Port Data Out Register 1 (Buffers 0 and 1)												
PMDOUT2	0606				Parallel Port Data Out Register 1 (Buffers 0 and 1) Parallel Port Data Out Register 2 (Buffers 2 and 3)												
PMDIN1	0608						I	Parallel Port	Data In Reg	ister 1 (Buffe	ers 0 and 1)						
PMPDIN2	060A						I	Parallel Port	Data In Reg	ister 2 (Buffe	ers 2 and 3)						
PMAEN	060C	-	PTEN14	_	_	_	_	_	_	_	_	_	_	_	-		
PMSTAT	060E	IBF	IBOV	_	—	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OE		
Languada																	

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR dsPIC33FJ128GP204/804, dsPIC33FJ64GP2 **TABLE 4-25**: dsPIC33FJ32GP304

				004												
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	в	
PMCON	0600	PMPEN	_	PSIDL	ADRMU	JX<1:0>	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	—	CS1P	В	
PMMODE	0602	BUSY	IRQM	<1:0>	INCM	l<1:0>	MODE16	MODE	=<1:0>	WAITE	3<1:0>		WAIT	M<3:0>		
PMADDR	0004	ADDR15	CS1							ADDR<	:13:0>					
PMDOUT1	0604			Parallel Port Data Out Register 1 (Buffers 0 and 1)												
PMDOUT2	0606						P	arallel Port I	Data Out Re	gister 2 (Buf	fers 2 and 3)				
PMDIN1	0608							Parallel Port	Data In Reg	ister 1 (Buffe	ers 0 and 1)					
PMPDIN2	060A							Parallel Port	Data In Reg	ister 2 (Buffe	ers 2 and 3)					
PMAEN	060C	_	PTEN14	_	—	_						PTEN<10:0	>			
PMSTAT	060E	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	O	
Legend:	— = unim	plemented read as '0' Reset values are shown in becadecimal														

et values are s

TABLE 4-26: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	в
ALRMVAL	0620						Alarr	n Value Regis	ter Window ba	sed on APT	⁻ R<1:0>				
ALCFGRPT	0622	ALRMEN	CHIME		AMASK	<<3:0>		ALRMP [®]	TR<1:0>				ARPT	<7:-0>	
RTCVAL	0624		RTCC Value Register Window based on RTCPTR<1:0>												
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPT	R<1:0>				CAL	<7:0>	
PADCFG1	02FC	_	_	_	_	_	_	_	_	_	_	_	_	_	-
Lamandi	- unkn		volue on Depart. — unimplemented road op (6) Departureling an about in baudeping!												

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-27: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit	
CRCCON	0640	_	_	CSIDL		١	/WORD<4:0	>		CRCFUL	CRCMPT		CRCGO			
CRCXOR	0642				X<15:0>											
CRCDAT	0644								CRC Data Ir	nput Register	r					
CRCWDAT	0646								CRC Resu	ult Register						

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28: DUAL COMPARATOR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
CMCON	0630	CMIDL	-	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN	C1OUTEN	C2OUT	C1OUT	C2INV	C1INV	C2NEG	C2F
CVRCON	0632	_	_	_	_	_	_	_	_	CVREN	CVROE	CVRR	CVRSS		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-29: PORTA REGISTER MAP FOR dsPIC33FJ128GP202/802, dsPIC33FJ64GP202/802 AND dsPIC33FJ32GF

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
TRISA	02C0	_	_	—	_	-	—	—	-	—	_	_	TRISA4	TRISA3	TRIS
PORTA	02C2	_	-	_	_	_	_	_	_	_	_	_	RA4	RA3	RÆ
LATA	02C4	_	_	—	_	—	—	—	—	_	—	_	LATA4	LATA3	LAT
ODCA	02C6	_	-				_	_	_	_	_	_	_	_	_

TABLE 4-30: PORTA REGISTER MAP FOR dsPIC33FJ128GP204/804, dsPIC33FJ64GP204/804 AND dsPIC33FJ32GI

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
TRISA	02C0	—	_	_		—	TRISA10	TRISA9	TRISA8	TRISA7	—	-	TRISA4	TRISA3	TRIS
PORTA	02C2	_	-	_	_	_	RA10	RA9	RA8	RA7	_	_	RA4	RA3	RA
LATA	02C4	_	-	_	_	_	LATA10	LATA9	LATA8	LATA7	_	_	LATA4	LATA3	LAT
ODCA	02C6	_	-	_	_	_	ODCA10	ODCA9	ODCA8	ODCA7	_	_	_	-	

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-31: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRI
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RE
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LAT
ODCB	02CE	_	_	_	_	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	_	_	_

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-32: PORTC REGISTER MAP FOR dsPIC33FJ128GP204/804, dsPIC33FJ64GP204/804 AND dsPIC33FJ32GF

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
TRISC	02D0	_	-	-	—	—	—	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRIS
PORTC	02D2	-	_	_	_	_	_	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC
LATC	02D4	-	_	_	_	_	_	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LAT
ODCC	02D6	_	_	_	_	_	—	ODCC9	ODCC8	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	_

TABLE 4-33: SYSTEM CONTROL REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
RCON	0740	TRAPR	IOPUWR	_	_	_	_	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE
OSCCON	0742			COSC<2:	0>	_	N	OSC<2:0>		CLKLOCK	IOLOCK	LOCK	—	CF	_
CLKDIV	0744	ROI		DOZE<2:	0>	DOZEN	FR	CDIV<2:0	>	PLLPOS	ST<1:0>	—		F	PLLPR
PLLFBD	0746	—	_	—	—	_	_	—				P	LLDIV<8:0	>	
OSCTUN	0748	—	_	_	_	_	_	—	—	_	_			TUN	\ <5:0>
ACLKCON	074A	—	_	SELACLK	AOSCMD	<1:0>	APS	TSCLR<2	:0>	ASRCSEL	—	—	_	—	_

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values dependent on type of Reset.

2: OSCCON register Reset values dependent on the FOSC Configuration bits and by type of Reset.

TABLE 4-34: SECURITY REGISTER MAP⁽¹⁾

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
BSRAM	0750	_		—	_		—			—	—	—	—	—	IW_BS
SSRAM	0752	_	—	—	—	_	—	_	—	—	_	—	—	—	IW_SS

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not present in devices with 4K RAM and 32K Flash memory.

TABLE 4-35: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
NVMCON	0760	WR	WREN	WRERR	—	—	—	-	_	_	ERASE	—	-		Ν
NVMKEY	0766	_	_	—	_	_	_	_	—				NVMKE	Y<7:0>	

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-36: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	—	—	DCIMD	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	-
PMD2	0772	IC8MD	IC7MD	_	_	_	_	IC2MD	IC1MD	_	_	_	_	OC4MD	OC3N
PMD3	0774	_	_	-			CMPMD	RTCCMD	PMPMD	CRCMD	DAC1MD		_	_	_

4.4.1 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

Note: A PC push during exception processing concatenates the SRL register to the MSb of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap does not occur. The stack error trap occurs on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value 0x1FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-6: CALL STACK FRAME



4.4.2 DATA RAM PROTECTION FEATURE

The dsPIC33F product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-37 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2 where:

Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb.

Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-37: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.5.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (Register Offset)
	field is shared by both source and
	destination (but typically only used by
	one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.5.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the data pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note:	Register	Indirect	with	Register	Offset
	Addressir	ng mode i	is ava	ilable only	for W9
	(in X spac	ce) and W	/11 (in	Y space).	

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- · Register Indirect Post-Modified by 4
- · Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.5.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.6 Modulo Addressing

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.6.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note: Y space Modulo Addressing EA calculations assume word-sized data (LSb of every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.6.2 W ADDRESS REGISTER SELECTION


The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled.
- If YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE



4.6.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (such as [W7 + W2]) is used, Modulo Address correction is performed but the contents of the register remain unchanged.

4.7 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.7.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- BWM bits (W register selection) in the MODCON register are any value other than '15' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point,' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note: All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing assumes priority when active for the X WAGU and X WAGU, Modulo Addressing is disabled. However, Modulo Addressing continues to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN bit (XBREV<15>), a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.






TABLE 4-38: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

		Norma	al Addres	SS			Bit-Rev	ersed Ac	Idress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

4.8 Interfacing Program and Data Memory Spaces

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 architecture uses a 24 bit wide program space and a 16 bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

4.8.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.


Table 4-39 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

TABLE 4-39: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address								
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>				
Instruction Access	User	0 PC<22:1>								
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxx0								
TBLRD/TBLWT	User	TB	LPAG<7:0>	Data EA<15:0>						
(Byte/Word Read/Write)		0	XXX XXXX	****						
	Configuration	TB	LPAG<7:0>	Data EA<15:0>						
		1	XXX XXXX	XXXX X	***					
Program Space Visibility	User	0	PSVPAG<7	7:0> Data EA<14:0> ⁽¹⁾						
(Block Remap/Read)		0	XXXX XXXX	K	XXX XXXX XXXX XX					

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.





4.8.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>), is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.




FIGURE 4-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

4.8.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 0x8000 and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop allows the instruction using PSV to access data, to execute in a single cycle.





NOTES:

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304 dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming[™] (ICSP[™]) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows any of the following devices, dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04, to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





5.2 RTSP Operation

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 30-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.


All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the formula in Equation 5-1 to calculate the minimum and maximum values for the Row Write Time, Page Erase Time and Word Write Cycle Time parameters (see Table 30-12).

EQUATION 5-1: PROGRAMMING TIME



For example, if the device is operating at +125°C, the FRC accuracy will be $\pm 5\%$. If the TUN<5:0> bits (see Register 9-4) are set to `b111111, the minimum row write time is equal to Equation 5-2.

EQUATION 5-2: MINIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 \ ms$$

The maximum row write time is equal to Equation 5-3.

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

5.5 Flash Resources

Many useful resources related to Flash memory are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

5.5.1 KEY RESOURCES

- Section 5. "Flash Programming" (DS70191)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

5.6 Flash Control Registers

R/SO-0(1) R/W-0⁽¹⁾ R/W-0⁽¹⁾ U-0 U-0 U-0 U-0 U-0 WR WREN WRERR bit 15 bit 8 R/W-0⁽¹⁾ R/W-0⁽¹⁾ R/W-0⁽¹⁾ R/W-0⁽¹⁾ R/W-0⁽¹⁾ U-0 U-0 U-0 NVMOP<3:0>(2) ERASE bit 7 bit 0 Leaend: SO = Settable only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown WR: Write Control bit bit 15 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete 0 = Program or erase operation is complete and inactive bit 14 WREN: Write Enable bit 1 = Enable Flash program/erase operations 0 = Inhibit Flash program/erase operations bit 13 WRERR: Write Sequence Error Flag bit 1 = An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit) 0 = The program or erase operation completed normally bit 12-7 Unimplemented: Read as '0' bit 6 ERASE: Erase/Program Enable bit 1 = Perform the erase operation specified by NVMOP<3:0> on the next WR command 0 = Perform the program operation specified by NVMOP<3:0> on the next WR command bit 5-4 Unimplemented: Read as '0' NVMOP<3:0>: NVM Operation Select bits⁽²⁾ bit 3-0 If ERASE = 1: 1111 = Memory bulk erase operation 1110 = Reserved 1101 = Erase General Segment 1100 = Erase Secure Segment 1011 = Reserved 0011 = No operation 0010 = Memory page erase operation 0001 = No operation 0000 = Erase a single Configuration register byte If ERASE = 0: 1111 = No operation 1110 = Reserved 1101 = No operation 1100 = No operation 1011 = Reserved 0011 = Memory word program operation 0010 = No operation 0001 = Memory row program operation 0000 = Program a single Configuration register byte Note 1: These bits can only be reset on POR.

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

2: All other combinations of NVMOP<3:0> are unimplemented.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 5-2	: NVM	KEY: NONVOLA	TILE ME	MORY KEY RI	EGISTER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVM	(EY<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at PC	-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unkr		nown		

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMKEY<7:0>: Key Register (write-only) bits

5.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the NVMOP bits (NVMCON<3:0>) to ⁽⁰⁰¹⁰⁾ to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
 - c) Write 0x55 to NVMKEY.
 - d) Write 0xAA to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 0x55 to NVMKEY.
 - c) Write 0xAA to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

EXAMPLE 5-2: LOADING THE WRITE BUFFERS

; Set up NVMCON for row programming open	rations
MOV #0x4001, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Set up a pointer to the first program	memory location to be written
; program memory selected, and writes er	abled
MOV #0x0000, W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #0x6000, W0	; An example program memory address
; Perform the TBLWT instructions to writ	te the latches
; Oth program word	
MOV #LOW WORD 0, W2	;
MOV #HIGH_BYTE_0, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; 1st_program_word	
MOV #LOW_WORD_1, W2	;
MOV #HIGH_BYTE_1, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
; 2nd_program_word	
MOV #LOW_WORD_2, W2	;
MOV #HIGH_BYTE_2, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch
•	
•	
•	
; 63rd_program_word	
MOV #LOW_WORD_31, W2	;
MOV #HIGH_BYTE_31, W3	;
TBLWTL W2, [W0]	; Write PM low word into program latch
TBLWTH W3, [W0++]	; Write PM high byte into program latch

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	<pre>; Block all interrupts with priority <7 ; for next 5 instructions</pre>
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

6.0 RESETS

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304. of the dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this manual for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

The status bits in the RCON register Note: should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



6.1 Reset Resources

Many useful resources related to Resets are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser: http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

6.1.1 KEY RESOURCES

- Section 8. "Resets" (DS70192)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

6.2 Reset Control Registers

	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	—	_	_	_	СМ	VREGS
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit 0
Legend:							
R = Readable b	nit	W = Writable b	vit	II = I Inimpler	mented bit, read	1 as 'O'	
-n = Value at P		'1' = Bit is set	Л	'0' = Bit is cle		x = Bit is unki	nwn
							IOWIT
bit 15	TRAPR: Trap	Reset Flag bit					
	•	onflict Reset has	s occurred				
		onflict Reset has		d			
bit 14	IOPUWR: Ille	gal Opcode or l	Jninitialized	W Access Rese	et Flag bit		
		I opcode detec		gal address m	ode or uninitial	ized W registe	er used as ar
		Pointer caused					
h# 40 40	•	l opcode or unin		eset has not o	ccurrea		
bit 13-10	-	ted: Read as '0					
bit 9	0	ation Mismatch ration mismatch	•	ocurred			
		ration mismatch					
bit 8	•	age Regulator S					
	1 = Voltage r	egulator is activ	e during Slee	ep			
	0 = Voltage r	egulator goes ir	nto Standby r	node during Sl	еер		
bit 7		nal Reset (MCLF	,				
		Clear (pin) Res					
h # C	0 = A Master Clear (pin) Reset has not occurred						
bit 6	SWR: Software Reset (Instruction) Flag bit						
	1 = A RESET instruction has been executed 0 = A RESET instruction has not been executed						
bit 5	SWDTEN: Software Enable/Disable of WDT bit ⁽²⁾						
	1 = WDT is e						
	0 = WDT is di	isabled					
bit 4	WDTO: Watc	hdog Timer Tim	e-out Flag bi	t			
		e-out has occurr					
		e-out has not oc					
bit 3	SLEEP: Wake-up from Sleep Flag bit						
		as been in Sleep as not been in S					
bit 2							
	IDLE: Wake-up from Idle Flag bit 1 = Device was in Idle mode						
	= Device wa	as in Idle mode					

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 1
 BOR: Brown-out Reset Flag bit

 1 = A Brown-out Reset has occurred

 0 = A Brown-out Reset has not occurred

 bit 0
 POR: Power-on Reset Flag bit

 1 = A Power-on Reset has occurred
 - 0 = A Power-on Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

6.3 System Reset

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source. A warm Reset is the result of all other reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection bits (COSC<2:0>) in the Oscillator Control register (OSCCON<14:12>).

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is shown in Figure 6-2.

Oscillator Mode	Oscillator Startup Delay	Oscillator Startup Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd	_	_	Toscd
FRCPLL	Toscd	—	TLOCK	TOSCD + TLOCK
XT	Toscd	Tost	—	TOSCD + TOST
HS	Toscd	Tost	—	TOSCD + TOST
EC	—	—	—	—
XTPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK
HSPLL	Toscd	Tost	TLOCK	TOSCD + TOST + TLOCK
ECPLL	—	—	TLOCK	TLOCK
SOSC	Toscd	Tost	_	TOSCD + TOST
LPRC	Toscd	—	_	Toscd

TABLE 6-1: OSCILLATOR DELAY

Note 1: ToscD = Oscillator Start-up Delay (1.1 μs max for FRC, 70 μs max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, TOST = 102.4 μs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal), if PLL is enabled.




FIGURE 6-2: SYSTEM RESET TIMING

- **Note 1: POR:** A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed.
 - 2: BOR: The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.
 - **3: PWRT Timer:** The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay TPWRT has elapsed, the SYSRST becomes inactive, which in turn enables the selected oscillator to start generating clock cycles.
 - 4: Oscillator Delay: The total delay for the clock to be ready for various clock source selections are given in Table 6-1. Refer to Section 9.0 "Oscillator Configuration" for more information.
 - **5:** When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the reset address, which redirects program execution to the appropriate start-up routine.
 - 6: The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM elapsed.

Symbol	Parameter	Value
VPOR	POR threshold	1.8V nominal
TPOR	POR extension time	30 μs maximum
VBOR	BOR threshold	2.5V nominal
TBOR	BOR extension time	100 μs maximum
TPWRT	Programmable power-up time delay	0-128 ms nominal
TFSCM	Fail-Safe Clock Monitor Delay	900 μs maximum

When the device exits the Reset condi-Note: tion (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get all operating parameters within specification.

6.4 **Power-on Reset (POR)**

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 30.0 "Electrical Characteristics" for details.

The POR status bit (POR) in the Reset Control register (RCON<0>) is set to indicate the Power-on Reset.

6.4.1 Brown-out Reset (BOR) and Power-up timer (PWRT)


The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.

The BOR status bit (BOR) in the Reset Control register (RCON<1>) is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select bits (FPWRT<2:0>) in the POR Configuration register (FPOR<2:0>), which provides eight settings (from 0 ms to 128 ms). Refer to **Section 27.0 "Special Features"** for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point





External Reset (EXTR) 6.5

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse-width will generate a Reset. Refer to Section 30.0 "Electrical Characteristics" for minimum pulse-width specifications. The External Reset (MCLR) Pin (EXTR) bit in the Reset Control register (RCON) is set to indicate the MCLR Reset.

6.5.0.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate reset signals to Reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to Reset the device when the rest of system is Reset.

6.5.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to Reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

6.6 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not reinitialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence.

The Software Reset (Instruction) Flag (SWR) bit in the Reset Control (RCON<6>) register is set to indicate the software Reset.

6.7 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out Flag (WDTO) bit in the Reset Control register (RCON<4>) is set to indicate the Watchdog Reset. Refer to Section 27.4 "Watchdog Timer (WDT)" for more information on Watchdog Reset.

6.8 Trap Conflict Reset

If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset Flag (TRAPR) bit in the Reset Control register (RCON<15>) is set to indicate the Trap Conflict Reset. Refer to Section 7.0 "Interrupt Controller" for more information on trap conflict Resets.

6.9 Configuration Mismatch Reset

To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.

The Configuration Mismatch Flag (CM) bit in the Reset Control register (RCON<9>) is set to indicate the configuration mismatch Reset. Refer to Section 11.0 "I/O Ports" for more information on the configuration mismatch Reset.

Note: The configuration mismatch feature and associated reset flag is not available on all devices.

6.10 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- · Security Reset

The Illegal Opcode or Uninitialized W Access Reset Flag (IOPUWR) bit in the Reset Control register (RCON<14>) is set to indicate the illegal condition device Reset.

6.10.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of

each program memory section to store the data values. The upper 8 bits should be programmed with 0x3F, which is an illegal opcode value.

6.10.2 UNINITIALIZED W REGISTER RESET

Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all resets and is considered uninitialized until written to.

6.10.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.

The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.

The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.

Refer to Section 27.8 "Code Protection and CodeGuard™ Security" for more information on Security Reset.

6.11 Using the RCON Status Bits

The user application can read the Reset Control register (RCON) after any device Reset to determine the cause of the reset.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 6-3 provides a summary of the reset flag bit operation.

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR, BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR, BOR
CM (RCON<9>)	Configuration Mismatch	POR, BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR, BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, CLRWDT instruction, POR, BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR, BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR, BOR
BOR (RCON<1>)	POR, BOR	_
POR (RCON<0>)	POR	_

Note: All Reset flag bits can be set or cleared by user software.

TABLE 6-3: RESET FLAG BIT OPERATION

NOTES:

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 32. "Interrupts (Part III)" (DS70214) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location 000004h. The IVT contains 126 vectors consisting of eight nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 takes priority over interrupts at any other vector address.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement up to 53 unique interrupts and five nonmaskable traps. These are summarized in Table 7-1.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 7-1: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/ X04 INTERRUPT VECTOR TABLE

		-	
	Reset – GOTO Instruction	0x000000	
	Reset – GOTO Address	0x000002	
	Reserved	0x000004	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector	_	
	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved		
	Reserved		
	Interrupt Vector 0	0x000014	
	Interrupt Vector 1		
	~		
	~		
	~		
	Interrupt Vector 52	0x00007C	Interrupt Vector Table (IVT) ⁽¹⁾
	Interrupt Vector 53	0x00007E	
ity	Interrupt Vector 54	0x000080	
Decreasing Natural Order Priority	~	7	
Ē.	~		
de	~		
ō	Interrupt Vector 116	0x0000FC	
a	Interrupt Vector 117	0x0000FE	
atu	Reserved	0x000100	
Ž	Reserved	0x000102	
ing	Reserved		
eas	Oscillator Fail Trap Vector		
SC	Address Error Trap Vector		
ĕ	Stack Error Trap Vector		
	Math Error Trap Vector		
	DMA Error Trap Vector		
	Reserved		7
	Reserved		
	Interrupt Vector 0	0x000114	
	Interrupt Vector 1		
	~		
	~	1	
	~		Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	Interrupt Vector 52	0x00017C	
	Interrupt Vector 53	0x00017E	
	Interrupt Vector 54	0x000180	
	~		
	~	7	
	~]	
	Interrupt Vector 116]	
Ļ	Interrupt Vector 117	0x0001FE	
V	Start of Code	0x000200	
		_	
Note 1: Se	ee Table 7-1 for the list of impleme	ented interrupt	vectors.

TABLE 7-1:		UKS	
Vector Number	IVT Address	AIVT Address	Interrupt Source
0	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x00008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMA Error
6-7	0x000010-0x000012	0x000110-0x000112	Reserved
8	0x000014	0x000114	INT0 – External Interrupt 0
9	0x000016	0x000116	IC1 – Input Capture 1
10	0x000018	0x000118	OC1 – Output Compare 1
11	0x00001A	0x00011A	T1 – Timer1
12	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	0x00001E	0x00011E	IC2 – Input Capture 2
14	0x000020	0x000120	OC2 – Output Compare 2
15	0x000022	0x000122	T2 – Timer2
16	0x000024	0x000124	T3 – Timer3
17	0x000026	0x000126	SPI1E – SPI1 Error
18	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	0x00002A	0x00012A	U1RX – UART1 Receiver
20	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	0x00002E	0x00012E	ADC1 – ADC 1
22	0x000030	0x000130	DMA1 – DMA Channel 1
23	0x000032	0x000132	Reserved
24	0x000034	0x000134	SI2C1 – I2C1 Slave Events
25	0x000036	0x000136	MI2C1 – I2C1 Master Events
26	0x000038	0x000138	CM – Comparator Interrupt
27	0x00003A	0x00013A	CN – Change Notification Interrupt
28	0x00003C	0x00013C	INT1 – External Interrupt 1
29	0x00003E	0x00013E	Reserved
30	0x000040	0x000140	IC7 – Input Capture 7
31	0x000042	0x000142	IC8 – Input Capture 8
32	0x000044	0x000144	DMA2 – DMA Channel 2
33	0x000046	0x000146	OC3 – Output Compare 3
34	0x000048	0x000148	OC4 – Output Compare 4
35	0x00004A	0x00014A	T4 – Timer4
36	0x00004C	0x00014C	T5 – Timer5
37	0x000046	0x00014E	INT2 – External Interrupt 2
38	0x000050	0x00014L	U2RX – UART2 Receiver
39	0x000052	0x000152	U2TX – UART2 Transmitter
40	0x000054	0x000152	SPI2E – SPI2 Error
40	0x000056	0x000154	SPI2 – SPI2 Transfer Done
41	0x000058	0x000158	C1RX – ECAN1 RX Data Ready
43	0x00005A	0x000158	C1 – ECAN1 Event
43	0x00005A	0x00015A	DMA3 – DMA Channel 3
45-52	0x00005E-0x00006C	0x00015E-0x00016C	Reserved
53	0x00003E-0x00000C	0x00016E	PMP – Parallel Master Port
54	0x000070	0x000170	DMA – DMA Channel 4

TABLE 7-1:INTERRUPT VECTORS

Vector Number	IVT Address	AIVT Address	Interrupt Source	
55-66	0x000072-0x000088	0x000172-0x000188	Reserved	
67	0x00008A	0x00018A	DCIE – DCI Error	
68	0x00008C	0x00018C	DCI – DCI Transfer Done	
69	0x00008E	0x00018E	DMA5 – DMA Channel 5	
70	0x000090	0x000190	RTCC – Real Time Clock	
71-72	0x000092-0x000094	0x000192-0x000194	Reserved	
73	0x000096	0x000196	U1E – UART1 Error	
74	0x000098	0x000198	U2E – UART2 Error	
75	0x00009A	0x00019A	CRC – CRC Generator Interrupt	
76	0x00009C	0x00019C	DMA6 – DMA Channel 6	
77	0x00009E	0x00019E	DMA7 – DMA Channel 7	
78	0x0000A0	0x0001A0	C1TX – ECAN1 TX Data Request	
79-85	0x0000A2-0x0000AE	0x0001A2-0x0001AE	Reserved	
86	0x0000B0	0x0001B0	DAC1R – DAC1 Right Data Request	
87	0x0000B2	0x0001B2	DAC1L – DAC1 Left Data Request	
88-126	0x0000B4-0x0000FE	0x0001B4-0x0001FE	Reserved	

TABLE 7-1: INTERRUPT VECTORS (CONTINUED)

7.3 Interrupt Control and Status Registers

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement a total of 30 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS) as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

7.3.2 IFSx

The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.3.3 IECx

The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.3.4 IPCx

The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level bits (ILR<3:0>) in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0>, and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt priority level. The user software can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-31.

7.4 Interrupts Resources

Many useful resources related to Interrupts are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

7.4.1 KEY RESOURCES

- Section 32. "Interrupts (Part III)" (DS70214)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

7.5 CPU Registers

REGISTER 7-1:	SR: CPU STATUS REGISTER ⁽¹⁾
---------------	----------------------------------------

	5444.6	B 8 4 4 6				5444	
bit 15							bit 8
OA	OB	SA	SB	OAB	SAB	DA	DC
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0

R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ^(2,3)		RA	N	OV	Z	С
bit 7							bit 0

Legend:			
C = Clear only bit	R = Readable bit	U = Unimplemented bit, read as '0'	
S = Set only bit	W = Writable bit	-n = Value at POR	
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits⁽²⁾

111 = CPU Interrupt Priority Level is 7 (15), user interrupts are disabled

- 110 = CPU Interrupt Priority Level is 6 (14)
- 101 = CPU Interrupt Priority Level is 5 (13)
- 100 = CPU Interrupt Priority Level is 4 (12)
- 011 = CPU Interrupt Priority Level is 3 (11)
- 010 = CPU Interrupt Priority Level is 2 (10)
- 001 = CPU Interrupt Priority Level is 1 (9)
- 000 = CPU Interrupt Priority Level is 0 (8)

Note 1: For complete register details, see Register 3-1.

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- 3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0	
—	—	—	US	EDT		DL<2:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0	
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	PSV	RND	IF	
bit 7							bit 0	
								
Legend:		C = Clear only	y bit					
R = Readable	bit	W = Writable	bit	-n = Value at POR '1' = Bit is set				
0' = Bit is cleared 'x = Bit is unknown			nown	U = Unimplemented bit, read as '0'				
				(2)				
bit 3 IPL3: CPU Interrupt Priority Level Status bit 3 ⁽²⁾								
1 = CPU interrupt priority level is greater than 7								

0 = CPU interrupt priority level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER	/-3: INTCC		UPICONT	ROL REGISTE	K 1						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—				
bit 7							bit (
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'					
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
				0 21110 0100							
bit 15	NSTDIS: Inte	rrupt Nesting D	isable bit								
		nesting is disat									
	•	nesting is enab									
bit 14		cumulator A O	•	•							
	•	caused by ove not caused by									
bit 13	-	cumulator B O									
		caused by ove	•	•							
	•	not caused by									
bit 12		Accumulator A Catastrophic Overflow Trap Flag bit									
	 1 = Trap was caused by catastrophic overflow of Accumulator A 0 = Trap was not caused by catastrophic overflow of Accumulator A 										
bit 11	-	-	-								
		COVBERR: Accumulator B Catastrophic Overflow Trap Flag bit 1 = Trap was caused by catastrophic overflow of Accumulator B									
	•	•	•	overflow of Accu							
bit 10		umulator A Ove	•	able bit							
		1 = Trap overflow of Accumulator A									
hit 0	0 = Trap disa		offow Trop En	abla hit							
bit 9		DVBTE: Accumulator B Overflow Trap Enable bit									
		1 = Trap overflow of Accumulator B 0 = Trap disabled									
bit 8	COVTE: Cata	COVTE: Catastrophic Overflow Trap Enable bit									
		1 = Trap on catastrophic overflow of Accumulator A or B enabled									
	0 = Trap disa										
bit 7		Shift Accumula		is bit Ilid accumulator	chift						
				invalid accumul							
bit 6	DIV0ERR: Ar	ithmetic Error S	Status bit								
	1 = Math error trap was caused by a divide by zero										
		or trap was not	-	-							
bit 5		DMA Controller troller error trap									
		troller error trap									
bit 4		Arithmetic Error									
		or trap has occu									
	0 = Math erro	or trap has not o	occurred								

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	 Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER	7-4: INTC	ON2: INTERR	UPT CONT	ROL REGIST	ER 2			
R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0	
ALTIVT	DISI	—		—	_	_	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	-		-	-	INT2EP	INT1EP	INT0EP	
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown	
bit 15	1 = Use alte	able Alternate In ernate vector tabl ndard (default) v	e	r Table bit				
bit 14	1 = DISI in	 0 = Use standard (default) vector table DISI: DISI Instruction Status bit 1 = DISI instruction is active 0 = DISI instruction is not active 						
bit 13-3	Unimpleme	ented: Read as '	0'					
bit 2	INT2EP: External Interrupt 2 Edge Detection			t Polarity Selec	t bit			
		t on negative edg t on positive edg						
bit 1	1 = Interrup	tternal Interrupt 1 It on negative edg It on positive edg	ge	t Polarity Selec	t bit			

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

bit 0 INT0EP: External Interrupt 0 Edge Detect Polarity Select bit

1 = Interrupt on negative edge 0 = Interrupt on positive edge

© 2007-2012 Microchip Technology Inc.

REGISTER 7	-5: IFS0:	INTERRUPT	FLAG STAT	US REGISTI	ER 0					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INT0IF			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'				
-n = Value at F	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkn	own			
hit 1E	Unimplana	nted. Dood oo	· • '							
bit 15	-	nted: Read as				1.11				
bit 14		/A Channel 1 E		complete Interi	upt Flag Status	s bit				
	•	request has ou request has no								
bit 13	-	1 Conversion (rupt Flag Statu	s bit					
		request has or	•	-p						
		request has no								
bit 12	U1TXIF: UART1 Transmitter Interrupt Flag Status bit									
		request has ou request has no								
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit									
	•	request has or request has no								
bit 10		1 Event Interrup		bit						
		request has o								
L:1 0		request has no		L 14						
bit 9		PI1 Error Interru		DIT						
		request has of								
bit 8		3 Interrupt Flag								
	1 = Interrupt	request has o	curred							
bit 7	0 = Interrupt request has not occurred T2IE : Timer2 Interrupt Flag Status bit									
bit i	T2IF: Timer2 Interrupt Flag Status bit 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 6	OC2IF: Outp	out Compare Cl	nannel 2 Interro	upt Flag Status	s bit					
		request has ou request has no								
bit 5	IC2IF: Input	Capture Chann	nel 2 Interrupt F	-lag Status bit						
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 4	-	/IA Channel 0 E		Complete Interr	upt Flag Status	s bit				
	1 = Interrupt	request has or request has no	curred	•						
bit 3	-	1 Interrupt Flag								
		request has or								
		request has no								

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

bit 2	OC1IF: Output Compare Channel 1	Interrupt Flag Status bit
-------	---------------------------------	---------------------------

- 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 INTOIF: External Interrupt 0 Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

REGISTER	7-6: IFS1:	INTERRUPT	FLAG STAT	US REGISTE	ER 1							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF					
bit 15							bit 8					
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
IC8IF	IC7IF		INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF					
bit 7							bit (
Legend:												
R = Readable	e bit	W = Writable	e bit	U = Unimpler	nented bit, rea	d as '0'						
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15	U2TXIF: UA	RT2 Transmitte	er Interrupt Flag	g Status bit								
		t request has or										
bit 14	•	t request has no		Yetus hit								
DIL 14		RT2 Receiver t request has or		bialus bil								
		•										
bit 13	 Interrupt request has not occurred INT2IF: External Interrupt 2 Flag Status bit 											
	1 = Interrupt request has occurred											
		t request has no										
bit 12	T5IF: Timer5 Interrupt Flag Status bit											
	 I = Interrupt request has occurred Interrupt request has not occurred 											
bit 11		T4IF: Timer4 Interrupt Flag Status bit										
	1 = Interrupt request has occurred											
	0 = Interrupt	t request has no	ot occurred									
bit 10		out Compare C		upt Flag Status	bit							
		t request has or t request has no										
bit 9		OC3IF: Output Compare Channel 3 Interrupt Flag Status bit										
	 I = Interrupt request has occurred Interrupt request has not occurred 											
bit 8	-	MA Channel 2 [complete Interr	upt Flag Status	s bit						
		t request has o			apt ing claim							
	0 = Interrupt	t request has no	ot occurred									
bit 7	IC8IF: Input Capture Channel 8 Interrupt Flag Status bit											
		t request has or t request has no										
bit 6	IC7IF: Input	Capture Chann	nel 7 Interrupt F	ag Status bit								
		t request has or t request has no										
bit 5	Unimpleme	nted: Read as	' 0 '									
bit 4	INT1IF: Exte	ernal Interrupt 1	Flag Status bit	t								
		t request has o										
		t request has no										
bit 3		Change Notific	-	Flag Status bit								
		t request has or t request has no										

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)

bit 2	CMIF: Comparator Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

- bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
_	DMA4IF	PMPIF			_	—	_				
oit 15							bit				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—	—	DMA3IF	C1IF ⁽¹⁾	C1RXIF ⁽¹⁾	SPI2IF	SPI2EIF				
bit 7							bit				
Legend:											
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unki	nown				
bit 15	Unimplemen										
bit 14	DMA4IF: DMA Channel 4 Data Transfer Complete Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
	•	•									
bit 13	PMPIF: Parallel Master Port Interrupt Flag Status bit 1 = Interrupt request has occurred										
	0 = Interrupt r										
bit 12-5	•	•									
bit 4	Unimplemented: Read as '0' DMA3IF: DMA Channel 3 Data Transfer Complete Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 3		C1IF: ECAN1 Event Interrupt Flag Status bit ⁽¹⁾									
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 2	C1RXIF: ECA	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit ⁽¹⁾									
	1 = Interrupt request has occurred										
	•	0 = Interrupt request has not occurred									
bit 1			ot Flag Status b	oit							
	1 = Interrupt r	•									
	0 = Interrupt r	•									
bit 0			pt Flag Status	bit							
	1 = Interrupt r	•									
	0 = Interrupt r	equest has no	loccurrea								

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

REGISTER	7-8: IFS3: I	NTERRUPT	FLAG STAT	US REGIST	=R 3			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
_	RTCIF	DMA5IF	DCIIF	DCIEIF	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
			_					
bit 7							bit C	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15	Unimplemen	ted: Read as '	0'					
bit 14	RTCIF: Real-	Time Clock and	d Calendar In	terrupt Flag Sta	atus bit			
	1 = Interrupt i	equest has occ	curred					
	0 = Interrupt i	equest has not	occurred					
bit 13	DMA5IF: DM	A Channel 5 Da	ata Transfer C	Complete Interr	upt Flag Status	bit		
		equest has occ						
	0 = Interrupt i	equest has not	cocurred					

REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

DCIIF: DCI Event Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred

DCIEIF: DCI Error Interrupt Flag Status bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

Unimplemented: Read as '0'

bit 12

bit 11

bit 10-0

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0					
DAC1LIF ⁽²⁾	DAC1RIF ⁽²⁾	00			00							
bit 15	DACTRIE	_	—	_								
							bit					
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0					
	C1TXIF ⁽¹⁾	DMA7IF	DMA6IF	CRCIF	U2EIF	U1EIF	_					
bit 7							bit					
Legend:												
R = Readable	hit	M = M/ritoblo	hit	LI – Unimplon	montod bit rook							
		W = Writable		•	nented bit, read		0.475					
-n = Value at F	POR	'1' = Bit is set	['0' = Bit is cle	ared	x = Bit is unkn	own					
bit 15	DAC1LIE: DA	C Left Chann	el Interrunt Fla	a Status hit(2)								
Sit TO	DAC1LIF: DAC Left Channel Interrupt Flag Status bit ⁽²⁾ 1 = Interrupt request has occurred											
	 Interrupt request has occurred Interrupt request has not occurred 											
bit 14	DAC1RIF: DAC Right Channel Interrupt Flag Status bit ⁽²⁾											
	1 = Interrupt request has occurred											
	0 = Interrupt r	equest has no	t occurred									
bit 13-7	Unimplement	ed: Read as	0'									
bit 6	C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit ⁽¹⁾											
	1 = Interrupt request has occurred											
	0 = Interrupt r	•										
bit 5	DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit											
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 											
bit 4	D = Interrupt request has not occurred DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit											
511 4	1 = Interrupt request has occurred											
	0 = Interrupt request has not occurred											
bit 3	CRCIF: CRC Generator Interrupt Flag Status bit											
	1 = Interrupt request has occurred											
	0 = Interrupt request has not occurred											
bit 2	U2EIF: UART	2 Error Interru	pt Flag Status	bit								
	1 = Interrupt r											
	0 = Interrupt request has not occurred											
bit 1	U1EIF: UART			bit								
	1 = Interrupt r 0 = Interrupt r											
hit O	•	•										
bit 0	Unimplement	eu: Read as	U									

-<u>____</u>

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

2: Interrupts are disabled on devices without Audio DAC modules.

EGISTER 7	-10: IEC0:	INTERRUPT	ENABLE CO	ONTROL REC	GISTER 0						
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE				
it 15							bi				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE				
oit 7							b				
egend:											
R = Readable	bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'					
n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is clea		x = Bit is unkn	own				
it 15	Unimplemen	ted: Read as	0'								
oit 14	DMA1IE: DM	A Channel 1 D	ata Transfer C	Complete Interru	upt Enable bit						
		request enable									
	-	request not en									
oit 13			•	rupt Enable bit							
		request enable request not en									
it 12	•	RT1 Transmitte		able bit							
1, 12		request enable	-								
		request not en									
oit 11	U1RXIE: UAF	U1RXIE: UART1 Receiver Interrupt Enable bit									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
		•									
oit 10		PI1IE: SPI1 Event Interrupt Enable bit = Interrupt request enabled									
		request enable									
oit 9	-	1 Error Interru									
	1 = Interrupt r	request enable	d								
÷ 0	•	request not en									
oit 8	T3IE: Timer3 Interrupt Enable bit										
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
oit 7	T2IE: Timer2 Interrupt Enable bit										
	1 = Interrupt request enabled										
	•	request not en									
oit 6	-	ut Compare Cl		upt Enable bit							
		request enable request not en									
oit 5	•	Capture Chann		Enable bit							
	•	request enable	•								
		request not en									
oit 4	DMA0IE: DM	A Channel 0 D	ata Transfer C	Complete Interru	upt Enable bit						
		request enable									
	•	request not en									
oit 3	T1IE: Timer1	Interrupt Enab	ole bit								
	a 1	request enable									

REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Flag Status bit
	1 = Interrupt request enabled0 = Interrupt request not enabled

REGISTER	7-11: IEC1:	INTERRUPT	ENABLE CO		GISTER 1						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE				
bit 15							bit 8				
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IC8IE	IC7IE		INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE				
bit 7	IGHE			ONIL	OWIL	WIZOTIE	bit 0				
Legend:			L :4			-l (O'					
R = Readable		W = Writable			nented bit, rea						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN				
bit 15	U2TXIE: UAF	RT2 Transmitter	r Interrupt Ena	able bit							
		request enable									
	0 = Interrupt i	request not ena	abled								
bit 14		RT2 Receiver Ir	•	e bit							
		request enable									
h:+ 40	•	request not ena									
bit 13		rnal Interrupt 2 request enable									
		request enable									
bit 12	T5IE: Timer5 Interrupt Enable bit										
		request enable									
	•	request not ena									
bit 11		T4IE: Timer4 Interrupt Enable bit									
		request enable request not ena									
bit 10	-	-		upt Enable bit							
	•	OC4IE: Output Compare Channel 4 Interrupt Enable bit 1 = Interrupt request enabled									
		request not ena									
bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit										
		request enable request not ena									
bit 8	DMA2IE: DM	IA Channel 2 D	ata Transfer C	Complete Interr	upt Enable bit						
	•	request enable									
		request not ena									
bit 7	IC8IE: Input Capture Channel 8 Interrupt Enable bit										
		request enable request not ena									
bit 6	-	Capture Chann		Enable bit							
	•	request enable									
	0 = Interrupt i	request not ena	abled								
bit 5	Unimplemen	ted: Read as '	0'								
bit 4		rnal Interrupt 1									
		request enable									
bit 3		request not ena Change Notifica		Enable bit							
DIL D	-	request enable	-								
		request not ena									

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 2	CMIE: Comparator Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 1	MI2C1IE: I2C1 Master Events Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled
bit 0	SI2C1IE: I2C1 Slave Events Interrupt Enable bit
	1 = Interrupt request enabled0 = Interrupt request not enabled

U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
	DMA4IE	PMPIE									
 oit 15	DIVIAHIL						bit				
							DIL				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_		_	DMA3IE	C1IE ⁽¹⁾	C1RXIE ⁽¹⁾	SPI2IE	SPI2EIE				
bit 7							bit				
Legend:											
R = Readab		W = Writable		•	nented bit, read						
-n = Value a	it POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
L:4 / F											
bit 15	-	ted: Read as									
bit 14	DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit										
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
	•	•									
bit 13	PMPIE: Parallel Master Port Interrupt Enable bit										
	1 = Interrupt request enabled										
		request not en	abled								
	Unimplemented: Read as '0'										
bit 12-5	Unimplemen	ted: Read as	ʻ0 '								
bit 12-5 bit 4	•		'0' Data Transfer C	complete Interr	upt Enable bit						
	DMA3IE: DM		ata Transfer C	complete Interr	upt Enable bit						
	DMA3IE: DM 1 = Interrupt	IA Channel 3 E	oata Transfer C d	Complete Interr	upt Enable bit						
bit 4	DMA3IE: DM 1 = Interrupt 0 = Interrupt	IA Channel 3 E request enable request has er	oata Transfer C d		upt Enable bit						
bit 4	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN	IA Channel 3 E request enable request has er	Data Transfer C ed habled pt Enable bit ⁽¹⁾		rupt Enable bit						
bit 4	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed		rupt Enable bit						
	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed)							
bit 4	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt C1RXIE: ECA	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte)							
bit 4	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt C1RXIE: ECA 1 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en AN1 Receive E	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte)							
bit 4 bit 3 bit 2	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt 1 = Interrupt 1 = Interrupt 0 = Interrupt 0 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en AN1 Receive E request enable	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte ed abled)							
bit 4	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt C1RXIE: EC/ 1 = Interrupt 0 = Interrupt SPI2IE: SPI2	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en AN1 Receive E request enable request not en	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte ed abled bit Enable bit)							
bit 4 bit 3 bit 2	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt C1RXIE: EC/ 1 = Interrupt 0 = Interrupt 0 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt 1 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en AN1 Receive E request enable request not en	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte ed abled ot Enable bit ed)							
bit 4 bit 3 bit 2 bit 1	DMA3IE: DM 1 = Interrupt 0 = Interrupt C1IE: ECAN 1 = Interrupt 0 = Interrupt C1RXIE: ECA 1 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en AN1 Receive E request enable request not en 2 Event Interrup request enable	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte ed abled ot Enable bit ed abled)							
bit 4 bit 3 bit 2	DMA3IE: DM 1 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt 0 = Interrupt 1 = Interrupt 0 = Interrupt SPI2IE: SPI2 1 = Interrupt 0 = Interrupt 0 = Interrupt 0 = Interrupt	IA Channel 3 E request enable request has er 1 Event Interru request enable request not en AN1 Receive E request enable request not en Event Interrup request enable request not en	Data Transfer C ed labled pt Enable bit ⁽¹⁾ ed abled Data Ready Inte abled ot Enable bit ed abled pt Enable bit)							

7 4 2 ---

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

REGISTER	R /-13: IEC3:	INTERRUPT	ENABLE C	ONTROL RE	GISTER 3			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
_	RTCIE	DMA5IE	DCIIE	DCIEIE	—	—	_	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	_	—	_	—	—	—	
bit 7							bit C	
Legend:								
R = Readal	ble bit	W = Writable	bit	U = Unimpler	mented bit, reac	l as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 15	Unimplemen	ted: Read as '	0'					
bit 14	RTCIE: Real-	Time Clock and	d Calendar In	terrupt Enable	bit			
		request enable						
	0 = Interrupt	request not ena	abled					
bit 13	DMA5IE: DM	A Channel 5 D	ata Transfer (Complete Interi	rupt Enable bit			
	•	request enable request not ena						
bit 12	DCIIE: DCI E	vent Interrupt E	Enable bit					

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

	Done. Don Event interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 11	DCIEIE: DCI Error Interrupt Enable bit

```
1 = Interrupt request enabled
```

- 0 = Interrupt request not enabled
- bit 10-0 Unimplemented: Read as '0'

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
DAC1LIE ⁽²⁾	DAC1RIE ⁽²⁾	_	_	—	—	—	
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	C1TXIE ⁽¹⁾	DMA7IE	DMA6IE	CRCIE	U2EIE	U1EIE	—
bit 7							bit
Lowandi							
Legend: R = Readable	, hit	\\/ = \\/ritabla	hit	II – Unimplor	monted hit read		
-n = Value at		W = Writable '1' = Bit is set		'0' = Bit is cle	mented bit, read	x = Bit is unkn	0.000
	FUR		L		aleu		
bit 15	DAC1LIE: DA	C Left Channe	el Interrupt En	able bit ⁽²⁾			
	1 = Interrupt r						
	0 = Interrupt r	•					
bit 14	DAC1RIE: DA			nable bit ⁽²⁾			
	1 = Interrupt r	•					
bit 13-7	0 = Interrupt r Unimplement	•					
bit 6	•			nterrupt Enable	o hit(1)		
	1 = Interrupt r		•	nterrupt Enable			
		equest not occ					
bit 5	DMA7IE: DM	A Channel 7 D	ata Transfer C	Complete Interr	upt Enable bit		
		equest enable					
	-	equest not en					
bit 4				Complete Interr	upt Enable bit		
	1 = Interrupt r 0 = Interrupt r	equest enable					
bit 3	CRCIE: CRC	•		oit			
DIL 3	1 = Interrupt r		•	JIL			
	0 = Interrupt r						
bit 2	U2EIE: UART	2 Error Interru	pt Enable bit				
	1 = Interrupt r	equest enable	d				
	0 = Interrupt r	equest not en	abled				
bit 1	U1EIE: UART		-				
	1 = Interrupt r 0 = Interrupt r	equest enable					

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

2: Interrupts are disabled on devices without Audio DAC modules.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
0-0	R/W-1		R/W-U	0-0	R/W-1		R/W-U
 bit 15		T1IP<2:0>		—		OC1IP<2:0>	bi
511 15							DI
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC1IP<2:0>				INT0IP<2:0>	
bit 7							bi
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimplem	ented: Read as ')'				
bit 14-12	T1IP<2:0>:	Timer1 Interrupt	Priority bits				
	111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is dis					
bit 11	-	ented: Read as '					
bit 10-8		>: Output Compa		-	rity bits		
	111 = Inter •	rupt is priority 7 (I	nignest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	abled				
bit 7		ented: Read as '					
bit 6-4	•	: Input Capture C		errunt Priority h	nits		
		rupt is priority 7 (I					
	•		0 1	, ,			
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 3	Unimplem	ented: Read as ')'				
bit 2-0	INT0IP<2:0	>: External Interr	upt 0 Priority	/ bits			
	111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
	000 = Inter	rupt source is dis	abled				

DS70292G-page 110

REGISTER	7-16: IPC1	: INTERRUPT	PRIORITY	CONTROL R	EGISTER 1		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T2IP<2:0>		<u> </u>		OC2IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	N/ W- I	IC2IP<2:0>	N/W-0		N/W-1	DMA0IP<2:0>	N/W-U
bit 7							bit
Legend: R = Readab	le hit	W = Writable	hit	II = I Inimplei	mented bit, rea	ad as 'O'	
-n = Value a		'1' = Bit is set	on	'0' = Bit is cle		x = Bit is unkn	own
					arcu		OWIT
bit 15	Unimpleme	ented: Read as ')'				
bit 14-12	T2IP<2:0>:	Timer2 Interrupt	Priority bits				
	111 = Interi	rupt is priority 7 (I	nighest prior	ity interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 11	Unimpleme	ented: Read as ')'				
bit 10-8	OC2IP<2:0	>: Output Compa	re Channel	2 Interrupt Prior	ity bits		
	111 = Inter	rupt is priority 7 (I	nighest prior	ity interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is dis	abled				
bit 7		ented: Read as '					
bit 6-4	-	: Input Capture C		errupt Priority b	its		
		rupt is priority 7 (I					
	•						
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 3		ented: Read as '					
bit 2-0	DMA0IP<2:	:0>: DMA Channe	el 0 Data Tra	ansfer Complete	e Interrupt Pric	rity bits	
	111 = Interi	rupt is priority 7 (I	nighest prior	ity interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is dis	abled				

.... 40

		: INTERRUPT					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		U1RXIP<2:0>		—		SPI1IP<2:0>	
bit 15							b
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SPI1EIP<2:0>				T3IP<2:0>	
bit 7							b
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplei	mented bit, rea	id as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as '	0'				
bit 14-12	U1RXIP<2:	0>: UART1 Rece	eiver Interrup	t Priority bits			
		rupt is priority 7 (I	-	-			
	•						
	•						
	001 = Interr	rupt is priority 1					
		rupt source is dis	abled				
bit 11	Unimpleme	ented: Read as '	0'				
bit 10-8	SPI1IP<2:0	>: SPI1 Event In	terrupt Priorit	ty bits			
	111 = Interr	rupt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
		upt source is dis	abled				
bit 7	Unimpleme	ented: Read as '	0'				
bit 6-4	SPI1EIP<2:	0>: SPI1 Error Ir	nterrupt Prior	ity bits			
	111 = Interr	rupt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 3	Unimpleme	ented: Read as '	0'				
bit 2-0	T3IP<2:0>:	Timer3 Interrupt	Priority bits				
	111 = Interr	rupt is priority 7 (I	highest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
		upt source is dis	ahlad				

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	_	—	—		DMA1IP<2:0>	
oit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	N/W-1	AD1IP<2:0>	N/ VV-U	0-0	FV/ V V = 1	U1TXIP<2:0>	N/ VV-U
bit 7		7.D m 32.0				0117(11-12.0)	bit (
Legend:							
R = Readab	le hit	W = Writable	hit	U = Unimplen	nented bit rea	ad as '0'	
-n = Value a		'1' = Bit is set	5 N	'0' = Bit is cle		x = Bit is unkn	own
bit 15-11	Unimpleme	nted: Read as ')'				
bit 10-8	-	0>: DMA Channe		nsfer Complete	Interrupt Prio	ritv bits	
		upt is priority 7 (I				,	
	•		•				
	•						
	•	untin mainaite d					
		upt is priority 1 upt source is dis	abled				
bit 7	Unimpleme	-					
	-	nted: Read as ')'	e Interrupt Prior	itv bits		
	AD1IP<2:0>	nted: Read as '(ADC1 Converse:)' sion Complet	•	ity bits		
	AD1IP<2:0>	nted: Read as ')' sion Complet	•	ity bits		
	AD1IP<2:0>	nted: Read as '(ADC1 Converse:)' sion Complet	•	ity bits		
	AD1IP<2:0> 111 = Intern	nted: Read as '(ADC1 Converse upt is priority 7 (I)' sion Complet	•	ity bits		
	AD1IP<2:0> 111 = Intern	nted: Read as '(ADC1 Convers upt is priority 7 (I upt is priority 1	₎ ' sion Complet nighest priori	•	ity bits		
bit 6-4	AD1IP<2:0> 111 = Intern	nted: Read as ' ADC1 Converse upt is priority 7 (I upt is priority 1 upt source is disc	₎ ' sion Complet nighest priori abled	•	ity bits		
bit 6-4 bit 3	AD1IP<2:0> 111 = Intern	nted: Read as '(: ADC1 Convers upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(₎ , sion Complet nighest priori abled	ty interrupt)	ity bits		
bit 6-4 bit 3	AD1IP<2:0> 111 = Intern	nted: Read as '(ADC1 Converse upt is priority 7 (I) upt is priority 1 upt source is disa nted: Read as '()>: UART1 Trans	^{o'} sion Complet nighest priori abled o' smitter Interru	ty interrupt) upt Priority bits	ity bits		
bit 6-4 bit 3	AD1IP<2:0> 111 = Intern	nted: Read as '(: ADC1 Convers upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as '(^{o'} sion Complet nighest priori abled o' smitter Interru	ty interrupt) upt Priority bits	ity bits		
bit 6-4 bit 3	AD1IP<2:0> 111 = Intern	nted: Read as '(ADC1 Converse upt is priority 7 (I) upt is priority 1 upt source is disa nted: Read as '()>: UART1 Trans	^{o'} sion Complet nighest priori abled o' smitter Interru	ty interrupt) upt Priority bits	ity bits		
bit 6-4 bit 3	AD1IP<2:0> 111 = Intern	nted: Read as '(ADC1 Converse upt is priority 7 (If upt source is dise nted: Read as '()>: UART1 Transe upt is priority 7 (If)	^{o'} sion Complet nighest priori abled o' smitter Interru	ty interrupt) upt Priority bits	ity bits		
bit 7 bit 6-4 bit 3 bit 2-0	AD1IP<2:0> 111 = Intern	nted: Read as '(ADC1 Converse upt is priority 7 (I) upt is priority 1 upt source is disa nted: Read as '()>: UART1 Trans	^{)'} sion Complet nighest priori abled ^{)'} smitter Interru nighest priori	ty interrupt) upt Priority bits	ity bits		

REGISTER	7-19: IPC4		PRIORITY	CONTROL R	EGISTER 4		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		CNIP<2:0>		<u> </u>		CMIP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		MI2C1IP<2:0>		_		SI2C1IP<2:0>	
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable I	oit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
							•
bit 15	Unimpleme	ented: Read as '0)'				
bit 14-12	CNIP<2:0>	: Change Notifica	tion Interrup	t Priority bits			
		rupt is priority 7 (ł	-	-			
	•						
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is disa	abled				
bit 11	Unimpleme	ented: Read as 'o)'				
bit 10-8	CMIP<2:0>	: Comparator Inte	errupt Priority	y bits			
	111 = Inter	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is disa					
bit 7	-	ented: Read as '0					
bit 6-4		:0>: I2C1 Master			3		
	111 = Inter	rupt is priority 7 (I	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is disa					
bit 3	-	ented: Read as '0					
bit 2-0		:0>: I2C1 Slave E					
	111 = Inter	rupt is priority 7 (ł	nghest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1					
	000 = Inter	rupt source is disa	abled				

- ---.... ------

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC8IP<2:0>				IC7IP<2:0>	
bit 15					I		bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
			<u> </u>		10/00-1	INT1IP<2:0>	10,00-0
oit 7						iiii - 2.0	bit C
L egend: R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	Unimpleme	nted: Read as '	0'				
oit 14-12	IC8IP<2:0>:	Input Capture C	Channel 8 Inte	errupt Priority b	its		
		upt is priority 7 (• •			
	•						
	•						
	• 001 – Intorri	upt is priority 1					
		upt source is dis	abled				
bit 11		nted: Read as '					
bit 10-8	-	Input Capture C		errunt Priority b	its		
		upt is priority 7 (• •			
	•			,			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
bit 7-3	Unimpleme	nted: Read as '	0'				
oit 2-0	-	: External Interi		bits			
		upt is priority 7 (
	•		0	,			
	•						
	•	unt in priority 4					
		upt is priority 1					

000 = Interrupt source is disabled


U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T4IP<2:0>		—		OC4IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	N/W-1	OC3IP<2:0>	N/W-0		N/W-1	DMA2IP<2:0>	N/ VV-U
bit 7							bit (
Logondi							
Legend: R = Readabl	le bit	W = Writable t	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 15	Unimpleme	ented: Read as '0)'				
bit 14-12	T4IP<2:0>:	Timer4 Interrupt	Priority bits				
	111 = Interr	upt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is disa	abled				
bit 11	Unimpleme	ented: Read as '0)'				
bit 10-8		>: Output Compa		•	rity bits		
	111 = Interr	rupt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
		upt is priority 1					
L:1 7		upt source is disa					
bit 7	-	ented: Read as '0					
bit 6-4		: Output Compa upt is priority 7 (h			ity bits		
	•	upt is phonity 7 (i	lighest priori	ity interrupt)			
	•						
	•						
		upt is priority 1 upt source is disa	abled				
bit 3		ented: Read as '0					
bit 2-0	-	0>: DMA Channe		unsfer Complete	e Interrupt Prio	ritv bits	
		rupt is priority 7 (h				,	
	•						
	•						
	• 001 = Interr	upt is priority 1					
		upt source is disa					

DECISTED 7-21. IDCA- INTERDURT DRIOPITY CONTROL DECISTER A

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		U2TXIP<2:0>				U2RXIP<2:0>	
pit 15					I		bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		INT2IP<2:0>				T5IP<2:0>	
bit 7							bi
Legend:							
R = Readab	le bit	W = Writable		U = Unimpler	mented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	-	nted: Read as '					
bit 14-12		>: UART2 Trans					
	•	upt is priority 7 (nignest priori	ity interrupt)			
	•						
	•						
		upt is priority 1	م ام ام ما				
L:L 44		ipt source is dis					
bit 11	-	nted: Read as '		t Dui - uitu - hitu			
bit 10-8		>: UART2 Rece		-			
	•	upt is priority 7 (nignest priori	ity interrupt)			
	•						
	•						
		upt is priority 1	ablad				
bit 7		ipt source is dis					
	-	nted: Read as '		/ hita			
bit 6-4		 External Interi upt is priority 7 (
	•		nighest phon	ity interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	ablad				
hit 2		nted: Read as '					
bit 3 bit 2-0	-						
DIL 2-0		Fimer5 Interrupt .pt is priority 7 (-	ity interrunt)			
	•		ingriest priori	ity interrupt)			
	•						
	•						
		upt is priority 1	ablad				
	000 = mem	pt source is dis	auleu				

REGISTER		: INTERRUPT F		CONTROL R	EGISTER 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		C1IP<2:0> ⁽¹⁾				C1RXIP<2:0>(1)	
bit 15							bi
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SPI2IP<2:0>		_		SPI2EIP<2:0>	
bit 7							bi
Legend:							
R = Readabl	e bit	W = Writable b	it	U = Unimpler	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own
bit 15	Unimpleme	ented: Read as '0	3				
bit 14-12	C1IP<2:0>:	ECAN1 Event Int	errupt Prior	ity bits ⁽¹⁾			
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
		rupt source is disa	bled				
bit 11	Unimpleme	ented: Read as '0	3				
bit 10-8	C1RXIP<2:	0>: ECAN1 Recei	ve Data Re	ady Interrupt Pr	iority bits ⁽¹⁾		
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
		upt source is disa	bled				
bit 7	Unimpleme	ented: Read as '0	,				
bit 6-4	SPI2IP<2:0	>: SPI2 Event Inte	errupt Priori	ty bits			
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
		upt source is disa	bled				
bit 3	Unimpleme	ented: Read as '0	,				
bit 2-0	SPI2EIP<2:	0>: SPI2 Error Int	errupt Prior	ity bits			
	111 = Interr	rupt is priority 7 (h	ighest priori	ty interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
		upt source is disa	blod				

-.... -----



dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	U-0	U-0				
		0-0	U-0	U-0	U-0	U-0
	—	_		—	—	—
						bit 8
U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	_	_		DMA3IP<2:0>	
						bit 0
t	W = Writable I	oit	U = Unimpler	nented bit, read	as '0'	
R	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
		— — — — — t — W = Writable I	w = Writable bit		W = Writable bit U = Unimplemented bit, read	— — — DMA3IP<2:0> t W = Writable bit U = Unimplemented bit, read as '0'

bit 15-3 Unimplemented: Read as '0'

bit 2-0 DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	_	—	_	—		DMA4IP<2:0>	
bit 15							bit 8
		D 444 0					
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		PMPIP<2:0>		—			— hit (
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	own
bit 15-11	Unimpleme	ented: Read as '	0'				
bit 10-8	DMA4IP<2:	0>: DMA Chann	el 4 Data Tra	nsfer Complete	Interrupt Priori	ty bits	
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 7	Unimpleme	ented: Read as '	0'				
	•	ented: Read as ' >: Parallel Maste		pt Priority bits			
	PMPIP<2:0		er Port Interru				
	PMPIP<2:0	>: Parallel Maste	er Port Interru				
	PMPIP<2:0	>: Parallel Maste	er Port Interru				
bit 7 bit 6-4	PMPIP<2:0 111 = Interr •	>: Parallel Maste	er Port Interru				

bit 3-0 Unimplemented: Read as '0'

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 7-26: IPC14: INTERRUPT PRIORITY CONTROL REGISTER 14

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		DCIEIP<2:0>		—	—	_	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		
bit 15	Unimpleme	nted: Read as '0)'				

DIT 15	Unimplemented: Read as 10
bit 14-12	DCIEIP<2:0>: DCI Error Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 11-0	Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
_	_		—	_		RTCIP<2:0>					
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	10,00-1	DMA5IP<2:0>	10,00-0		10,00-1	DCIIP<2:0>	10.00-0				
bit 7		2.0				2011 2.0	bit 0				
							_				
_egend: R = Readab	le hit	W = Writable	hit	II = I Inimple	mented bit, rea	ad as 'N'					
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr					
oit 15-11	Unimpleme	nted: Read as '	0'								
bit 10-8	RTCIP<2:0>: Real-Time Clock and Calendar Interrupt Flag Status bits										
	111 = Interr	111 = Interrupt is priority 7 (highest priority interrupt)									
	•										
	•										
		upt is priority 1 upt source is dis	abled								
bit 7	Unimpleme	nted: Read as '	0'								
bit 6-4	DMA5IP<2:0>: DMA Channel 5 Data Transfer Complete Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	001 = Interrupt is priority 1										
		upt source is dis									
bit 3-0	DCIIP<2:0>: DCI Event Interrupt Priority bits										
	111 = Interr	upt is priority 7 (highest priori	ty interrupt)							
	•										
	•										
		upt is priority 1	a la la al								
	000 = interr	upt source is dis	abied								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		CRCIP<2:0>		_		U2EIP<2:0>					
bit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
—		U1EIP<2:0>				—	_				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown				
bit 15	Unimpleme	nted: Read as ') '								
bit 14-12	CRCIP<2:0	>: CRC Generate	or Error Inter	rupt Flag Priorit	v bits						
	CRCIP<2:0>: CRC Generator Error Interrupt Flag Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•	•									
	• 001 = Interr	upt is priority 1									
		upt is priority i upt source is dis	abled								
bit 11		nted: Read as '									
bit 10-8	U2EIP<2:0>	: UART2 Error I	nterrupt Prio	rity bits							
	111 = Interrupt is priority 7 (highest priority interrupt)										
	• • • • • • • • • • • • • • • • • • •										
	•										
	• 001 = Interrupt is priority 1										
		upt source is dis	abled								
bit 7		nted: Read as '									
bit 6-4	-			rity bits							
	U1EIP<2:0>: UART1 Error Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)										
	•			,							
	•										
	• 001 – Intor r	upt is priority 1									
		upt is priority i upt source is dis	abled								
hit 2 0		ntod: Dood oo '									

_ _ . . _ _

bit 3-0 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	_	_		_		C1TXIP<2:0>(1)	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		DMA7IP<2:0>		—		DMA6IP<2:0>	
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
L:4 7 44		nted: Deed ee (~'				
bit 15-11	•	nted: Read as '			(4)		
bit 10-8	C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits ⁽¹⁾						
011 10-0					Priority bits		
DIL 10-0		upt is priority 7 (l			Priority bits		
bit 10-0					Priority dits."		
Dit 10-0					Priority bits		
Dit 10-0	111 = Intern • •				Priority bits."		
DIL 10-0	111 = Intern • • • • •	upt is priority 7 (l	highest priorit				
bit 7	111 = Intern • • • • • • • • • • • • • • • • • • •	upt is priority 7 (l upt is priority 1	highest priorif abled				
	111 = Intern • • • • • • • • • • • • • • • • • • •	upt is priority 7 (l upt is priority 1 upt source is dis	highest priorif abled	ty interrupt)	-	rity bits	
bit 7	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 7 (I upt is priority 1 upt source is dis inted: Read as '(highest priorit abled o' el 7 Data Tra	ty interrupt) nsfer Complete	-	rity bits	
bit 7	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as '(0>: DMA Channe	highest priorit abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits	
bit 7	111 = Intern • • 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0	upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as '(0>: DMA Channe	highest priorit abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits	
bit 7	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0 111 = Intern	upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as 'd 0>: DMA Chann upt is priority 7 (l	highest priorit abled o' el 7 Data Tra	ty interrupt) nsfer Complete		rity bits	
bit 7	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:0 111 = Intern 001 = Intern	upt is priority 7 (l upt is priority 1 upt source is dis inted: Read as 'ú 0>: DMA Chann upt is priority 7 (l upt is priority 1	abled _D ' el 7 Data Tra highest priorit	ty interrupt) nsfer Complete		rity bits	
bit 7 bit 6-4	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern	upt is priority 7 (l upt is priority 1 upt source is dis inted: Read as '(0>: DMA Chann upt is priority 7 (l upt is priority 1 upt source is dis	abled o [,] el 7 Data Tra highest priorit	ty interrupt) nsfer Complete		rity bits	
bit 7 bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern Unimpleme	upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as 'd 0>: DMA Channe upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as 'd	abled ^{D'} el 7 Data Tra highest priorit abled	ty interrupt) nsfer Complete ty interrupt)	e Interrupt Prio		
bit 7 bit 6-4	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (l upt is priority 1 upt source is dis inted: Read as '(0>: DMA Chann upt is priority 7 (l upt source is dis inted: Read as '(0>: DMA Chann	abled ^{D'} el 7 Data Tra highest priorit abled D' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	e Interrupt Prio		
bit 7 bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as 'd 0>: DMA Channe upt is priority 7 (l upt is priority 1 upt source is dis ented: Read as 'd	abled ^{D'} el 7 Data Tra highest priorit abled D' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	e Interrupt Prio		
bit 7 bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern Unimpleme DMA6IP<2:(upt is priority 7 (l upt is priority 1 upt source is dis inted: Read as '(0>: DMA Chann upt is priority 7 (l upt source is dis inted: Read as '(0>: DMA Chann	abled ^{D'} el 7 Data Tra highest priorit abled D' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	e Interrupt Prio		
bit 7 bit 6-4 bit 3	111 = Intern 001 = Intern 000 = Intern Unimpleme DMA7IP<2:(111 = Intern 001 = Intern 000 = Intern Unimpleme DMA6IP<2:(111 = Intern	upt is priority 7 (l upt is priority 1 upt source is dis inted: Read as '(0>: DMA Chann upt is priority 7 (l upt source is dis inted: Read as '(0>: DMA Chann	abled ^{D'} el 7 Data Tra highest priorit abled D' el 6 Data Tra	ty interrupt) nsfer Complete ty interrupt)	e Interrupt Prio		

Note 1: Interrupts are disabled on devices without ECAN[™] modules.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER	7-30: IPC1	9: INTERRUPT	PRIORITY	CONTROL	REGISTER 19	1	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
_		DAC1LIP<2:0>(1)		D	AC1RIP<2:0> ^{(*}	1)
bit 15	·				•		bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7	·	·			·	•	bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 14-12	111 = Interr • •	2:0>: DAC Left C rupt is priority 7 (I					
		upt is priority if	abled				
bit 11	Unimpleme	ented: Read as '	0'				
bit 10-8	111 = Interr • • 001 = Interr	2:0>: DAC Right rupt is priority 7 (I rupt is priority 1 rupt source is dis	highest priori		us bit ⁽¹⁾		
bit 7-0		ented: Read as '					
	-						

REGISTER 7-30: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

Note 1: Interrupts are disabled on devices without Audio DAC modules.

REGISTER 7	7-31: INTTR	EG: INTERR	UPT CONTI	ROL AND STA	ATUS REGI	STER		
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	
_	—	—	_		ILF	<3:0>		
bit 15							bit 8	
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
_				VECNUM<6:0	>			
bit 7							bit C	
Legend:								
R = Readable	e bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x		x = Bit is unkr	x = Bit is unknown	
bit 15-12	Unimplomon	ted: Read as '	`					
	-			-1				
bit 11-8		w CPU Interru	-	el bits				
	1111 = CPU	Interrupt Priorit	y Level is 15					
	•							
	•							
		Interrupt Priorit						
bit 7	0000 = CPU Interrupt Priority Level is 0 Unimplemented: Read as '0'							
	Unimplemen	ted: Read as '	0.					

0111111 = Interrupt Vector pending is number 135

0000001 = Interrupt Vector pending is number 9 0000000 = Interrupt Vector pending is number 8

•

7.6 Interrupt Setup Procedures

7.6.1 INITIALIZATION

To configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level depends on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

7.6.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development tool suite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program re-enters the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

7.6.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

7.6.4 INTERRUPT DISABLE

All user interrupts can be disabled using this procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

NOTES:

8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 38. "Direct Memory Access (DMA) (Part III)" (DS70215) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 peripherals that can utilize DMA are listed in Table 8-1.

Peripheral to DMA Association	DMAxREQ Register IRQSEL<6:0> Bits			
INT0 – External Interrupt 0	0000000	—	—	
IC1 – Input Capture 1	000001	0x0140 (IC1BUF)	—	
OC1 – Output Compare 1 Data	0000010	—	0x0182 (OC1R)	
OC1 – Output Compare 1 Secondary Data	0000010	—	0x0180 (OC1RS)	
IC2 – Input Capture 2	0000101	0x0144 (IC2BUF)	—	
OC2 – Output Compare 2 Data	0000110	—	0x0188 (OC2R)	
OC2 – Output Compare 2 Secondary Data	0000110	—	0x0186 (OC2RS)	
TMR2 – Timer2	0000111	—	—	
TMR3 – Timer3	0001000	—	—	
SPI1 – Transfer Done	0001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)	
UART1RX – UART1 Receiver	0001011	0x0226 (U1RXREG)	—	
UART1TX – UART1 Transmitter	0001100	—	0x0224 (U1TXREG)	
ADC1 – ADC1 convert done	0001101	0x0300 (ADC1BUF0)	—	
UART2RX – UART2 Receiver	0011110	0x0236 (U2RXREG)	—	
UART2TX – UART2 Transmitter	0011111	—	0x0234 (U2TXREG)	
SPI2 – Transfer Done	0100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)	
ECAN1 – RX Data Ready	0100010	0x0440 (C1RXD)	—	
PMP – Master Data Transfer	0101101	0x0608 (PMDIN1)	0x0608 (PMDIN1)	
ECAN1 – TX Data Request	1000110	—	0x0442 (C1TXD)	
DCI – Codec Transfer Done	0111100	0x0290 (RXBUF0)	0x0298 (TXBUF0)	
DAC1 – Right Data Output	1001110	—	0x03F6 (DAC1RDAT)	
DAC2 – Left Data Output	1001111	—	0x03F8 (DAC1LDAT)	

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.

The DMA controller supports the following features:

- Eight DMA channels
- Register Indirect With Post-increment Addressing mode
- Register Indirect Without Post-increment Addressing mode
- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full block transfer complete

- · Byte or word transfers
- · Fixed priority channel arbitration
- Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM start addresses after each block transfer complete)
- DMA request for each channel can be selected from any supported interrupt source
- · Debug support features

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.




FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS

8.1 DMA Resources

Many useful resources related to the CPU are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532311

8.1.1 KEY RESOURCES

- Section 38. "Direct Memory Access (DMA) (Part III)" (DS70215)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

8.2 DMAC Registers

Each DMAC Channel x (x = 0, 1, 2, 3, 4, 5, 6 or 7) contains the following registers:

- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACS0 and DMACS1, are common to all DMAC channels. DMACS0 contains the DMA RAM and SFR write collision flags, XWCOLx and PWCOLx, respectively. DMACS1 indicates DMA channel and Ping-Pong mode status.

The DMAxCON, DMAxREQ, DMAxPAD and DMAxCNT are all conventional read/write registers. Reads of DMAxSTA or DMAxSTB reads the contents of the DMA RAM Address register. Writes to DMAx-STA or DMAxSTB write to the registers. This allows the user to determine the DMA buffer pointer value (address) at any time.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

8.3 DMA Control Registers

R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 U-0 U-0 CHEN SIZE DIR HALF NULLW bit 15 bit 8 U-0 U-0 R/W-0 R/W-0 U-0 U-0 R/W-0 R/W-0 AMODE<1:0> MODE<1:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '0' = Bit is cleared '1' = Bit is set x = Bit is unknown bit 15 CHEN: Channel Enable bit 1 = Channel enabled 0 = Channel disabled bit 14 SIZE: Data Transfer Size bit 1 = Byte 0 = Word bit 13 DIR: Transfer Direction bit (source/destination bus select) 1 = Read from DMA RAM address, write to peripheral address 0 = Read from peripheral address, write to DMA RAM address HALF: Early Block Transfer Complete Interrupt Select bit bit 12 1 = Initiate block transfer complete interrupt when half of the data has been moved 0 = Initiate block transfer complete interrupt when all of the data has been moved bit 11 NULLW: Null Data Peripheral Write Mode Select bit 1 = Null data write to peripheral in addition to DMA RAM write (DIR bit must also be clear) 0 = Normal operation bit 10-6 Unimplemented: Read as '0' bit 5-4 AMODE<1:0>: DMA Channel Operating Mode Select bits 11 = Reserved (acts as Peripheral Indirect Addressing mode) 10 = Peripheral Indirect Addressing mode 01 = Register Indirect without Post-Increment mode 00 = Register Indirect with Post-Increment mode bit 3-2 Unimplemented: Read as '0' bit 1-0 MODE<1:0>: DMA Channel Operating Mode Select bits 11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer) 10 = Continuous, Ping-Pong modes enabled 01 = One-Shot, Ping-Pong modes disabled 00 = Continuous, Ping-Pong modes disabled

REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 8	-2: DIVIAXI	REQ: DMA C	HANNEL X	IRQ SELECT	REGISTER			
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
FORCE ⁽¹⁾	_	—	—	_	_	—		
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—			I	RQSEL6<6:0>	(2)			
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at F	POR	'1' = Bit is set	= Bit is set '0' = Bit is cleared x = Bit is			x = Bit is unkn	unknown	
bit 15	FORCE: Force	e DMA Transfe	er bit ⁽¹⁾					
		ngle DMA tran						
	0 = Automatic	DMA transfer	initiation by D	MA request				
bit 14-7	Unimplemented: Read as '0'							
bit 6-0	IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits ⁽²⁾							
	1111111 = DMAIRQ127 selected to be Channel DMAREQ							
	•							
	0000000 = DMAIRQ0 selected to be Channel DMAREQ							
	0000000 - D				¢			

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
 - 2: Refer to Table 7-1 for a complete listing of IRQ numbers for all interrupt sources.

REGISTER 8-3:	DMAxSTA: DMA CHANNEL x RAM START ADDRESS REGISTER A ⁽¹⁾
---------------	--------------------------------------------------------------------

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-4: DMAxSTB: DMA CHANNEL x RAM START ADDRESS REGISTER B⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STB<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PAE)<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown		nown		

REGISTER 8-5: DMAXPAD: DMA CHANNEL x PERIPHERAL ADDRESS REGISTER⁽¹⁾

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-6: DMAxCNT: DMA CHANNEL x TRANSFER COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
_	—	_	—	_	_	CNT<	9:8> (2)	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CNT<7:0> ⁽²⁾								
bit 7							bit 0	

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 CNT<9:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: Number of DMA transfers = CNT<9:0> + 1.

REGISTER 8	-7: DMAC	S0: DMA CO	NTROLLER	STATUS RE	GISTER 0		
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
PWCOL7	PWCOL6	PWCOL5	PWCOL4	PWCOL3	PWCOL2	PWCOL1	PWCOL0
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
XWCOL7	XWCOL6	XWCOL5	XWCOL4	XWCOL3	XWCOL2	XWCOL1	XWCOL0
bit 7	,	,	/	/	/		bit (
Legend:		C = Clear only	v bit				
R = Readable	bit	W = Writable	•	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	าดพท
bit 15	1 = Write colli	annel 7 Periph sion detected collision detecte		llision Flag bit			
bit 14	1 = Write colli	annel 6 Periph sion detected collision detecte		llision Flag bit			
bit 13	1 = Write colli	annel 5 Periph sion detected collision detecte		llision Flag bit			
bit 12	1 = Write colli	annel 4 Periph sion detected		llision Flag bit			
bit 11	1 = Write colli	annel 3 Periph sion detected		llision Flag bit			
bit 10	PWCOL2: Ch 1 = Write colli	annel 2 Periph	eral Write Col	llision Flag bit			
bit 9	1 = Write colli	annel 1 Periph sion detected collision detecte		llision Flag bit			
bit 8	1 = Write colli	annel 0 Periph sion detected		llision Flag bit			
bit 7	1 = Write colli	annel 7 DMA F sion detected		llision Flag bit			
bit 6	XWCOL6: Ch 1 = Write colli	annel 6 DMA I	RAM Write Co	llision Flag bit			
bit 5	XWCOL5: Ch 1 = Write colli	annel 5 DMA F	RAM Write Co	llision Flag bit			
bit 4	1 = Write colli	annel 4 DMA F sion detected collision detecte		llision Flag bit			

REGISTER 8-7: DMACS0: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)

bit 3	XWCOL3: Channel 3 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 2	XWCOL2: Channel 2 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 1	XWCOL1: Channel 1 DMA RAM Write Collision Flag bit
	1 = Write collision detected
	0 = No write collision detected
bit 0	XWCOL0: Channel 0 DMA RAM Write Collision Flag bit
	1 = Write collision detected

0 = No write collision detected

U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1					
_	_	_	_		LSTC	H<3:0>						
oit 15	·						bit					
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0					
pit 7							bit					
_egend:												
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'						
n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is clea		x = Bit is unki	nown					
bit 15-12	Unimplemen											
oit 11-8			nannel Active I									
	1111 = No DI 1110-1000 =		as occurred sir	ice system Res	et							
			as by DMA Cł	nannel 7								
		0110 = Last data transfer was by DMA Channel 6 0101 = Last data transfer was by DMA Channel 5										
	0100 = Last data transfer was by DMA Channel 4											
	0011 = Last data transfer was by DMA Channel 3											
	0010 = Last data transfer was by DMA Channel 2											
	0001 = Last data transfer was by DMA Channel 1 0000 = Last data transfer was by DMA Channel 0											
oit 7			-									
	PPST7: Channel 7 Ping-Pong Mode Status Flag bit 1 = DMA7STB register selected											
	0 = DMA7STA	•										
oit 6	PPST6: Channel 6 Ping-Pong Mode Status Flag bit											
	1 = DMA6STE 0 = DMA6STA	U U										
bit 5	PPST5: Chan	inel 5 Ping-Po	ng Mode Statu	is Flag bit								
	1 = DMA5STB register selected											
	0 = DMASSTA register selected											
oit 4	PPST4: Chan	inel 4 Ping-Po	ng Mode Statu	ıs Flag bit								
	1 = DMA4STB register selected											
	0 = DMA4STA register selected											
oit 3	PPST3: Channel 3 Ping-Pong Mode Status Flag bit											
	1 = DMA3STB register selected											
oit 2	0 = DMA3STA register selected PPST2: Channel 2 Ping-Pong Mode Status Flag hit											
	PPST2: Channel 2 Ping-Pong Mode Status Flag bit											
	1 = DMA2STB register selected 0 = DMA2STA register selected											
oit 1	PPST1: Channel 1 Ping-Pong Mode Status Flag bit											
	1 = DMA1STE	-	-	ie i i i g i i i								
	0 = DMA1STA	-										
bit 0	PPST0: Chan	-		e Elaa bit								
			ng moue olait	IS Flay DIL								
JILU	1 = DMA0STE	-	-	is Flag bit								

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAI	DR<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'		ad as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared	ł	x = Bit is unkno	own	

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS

bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

NOTES:

9.0 OSCILLATOR CONFIGURATION


- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304 dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 39. "Oscillator (Part III)" (DS70216) of the "dsPIC33F/ PIC24H Family Reference Manual". which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- An Oscillator Control register (OSCCON)
- Non-volatile Configuration bits for main oscillator selection
- · An auxiliary crystal oscillator for Audio DAC

A simplified diagram of the oscillator system is shown in Figure 9-1.





9.1 CPU Clocking System

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices provide seven system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase-Locked Loop (PLL)
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- · Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

9.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> bits (CLKDIV<10:8>).

The primary oscillator can use one of the following as its clock source:

- Crystal (XT): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- High-Speed Crystal (HS): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- External Clock (EC): External clock signal is directly applied to the OSC1 pin.

The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.

The Low-Power RC (LPRC) internal oscillator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip PLL to provide a wide range of output frequencies for device operation. PLL configuration is described in Section 9.1.4 "PLL Configuration".

The FRC frequency depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

9.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 27.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Configuration Select bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 9-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected) FOSC is divided by 2 to generate the device instruction clock (FCY) and peripheral clock time base (FP). FCY defines the operating speed of the device, and speeds up to 40 MHz are supported by the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 architecture.

Instruction execution speed or device operating frequency, FCY, is given by:

EQUATION 9-1: DEVICE OPERATING FREQUENCY

$$FCY = \frac{FOSC}{2}$$

9.1.3 AUXILIARY OSCILLATOR

The Auxiliary Oscillator (AOSC) can be used for peripherals that need to operate at a frequency unrelated to the system clock such as a Digital-to-Analog Converter (DAC).

The Auxiliary Oscillator can use one of the following as its clock source:

- Crystal (XT): Crystal and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the SOCI and SOSCO pins.
- High-Speed Crystal (HS): Crystals in the range of 10 to 40 MHz. The crystal is connected to the SOSCI and SOSCO pins.
- External Clock (EC): External clock signal up to 64 MHz. The external clock signal is directly applied to SOSCI pin.

9.1.4 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor 'M,' by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor 'N2.' This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4 or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by:

EQUATION 9-2: Fosc CALCULATION

$$FOSC = FIN \bullet \left(\frac{M}{N1 \bullet N2}\right)$$

For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL.

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

EQUATION 9-3: XT WITH PLL MODE EXAMPLE

$$FCY = \frac{FOSC}{2} = \frac{1}{2} \left(\frac{10000000 \bullet 32}{2 \bullet 2} \right) = 40MIPS$$

FIGURE 9-2: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/ X04 PLL BLOCK DIAGRAM




TABLE 9-1. CONFIGURATION	BIT VALUES FOR C		·	
Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	XX	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	XX	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	XX	100	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	-
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	-
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	_
Primary Oscillator (XT)	Primary	01	010	-
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	XX	001	1
Fast RC Oscillator (FRC)	Internal	XX	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

9.2 Oscillator Resources

Many useful resources related to the Oscillator are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532311

9.2.1 KEY RESOURCES

- Section 39. "Oscillator (Part III)" (DS70216)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

9.3 Oscillator Control Registers

U-0 R/W-y R/W-y U-0 R-0 R-0 R-0 R/W-y COSC<2:0> NOSC<2:0>(2) bit 15 bit 8 R/W-0 R/W-0 R-0 U-0 R/C-0 U-0 R/W-0 R/W-0 CLKLOCK IOLOCK LOCK CF LPOSCEN OSWEN bit 7 bit 0 y = Value set from Configuration bits on POR Legend: C = Clear only bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14-12 COSC<2:0>: Current Oscillator Selection bits (read-only) 111 = Fast RC oscillator (FRC) with Divide-by-n 110 = Fast RC oscillator (FRC) with Divide-by-16 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (SOSC) 011 = Primary oscillator (XT, HS, EC) with PLL 010 = Primarv oscillator (XT, HS, EC) 001 = Fast RC Oscillator (FRC) with divide-by-N and PLL (FRCDIVN + PLL) 000 = Fast RC oscillator (FRC) Unimplemented: Read as '0' bit 11 bit 10-8 NOSC<2:0>: New Oscillator Selection bits⁽²⁾ 111 = Fast RC oscillator (FRC) with Divide-by-n 110 = Fast RC oscillator (FRC) with Divide-by-16 101 = Low-Power RC oscillator (LPRC) 100 = Secondary oscillator (SOSC) 011 = Primary oscillator (XT, HS, EC) with PLL 010 = Primary oscillator (XT, HS, EC) 001 = Fast RC Oscillator (FRC) with divide-by-N and PLL (FRCDIVN + PLL) 000 = Fast RC oscillator (FRC) CLKLOCK: Clock Lock Enable bit bit 7 If clock switching is enabled and FSCM is disabled, FCKSM<1:0>(FOSC<7:6>) = 0b01 1 = Clock switching is disabled, system clock source is locked 0 = Clock switching is enabled, system clock source can be modified by clock switching bit 6 IOLOCK: Peripheral Pin Select Lock bit 1 = Peripherial pin select is locked, write to peripheral pin select registers not allowed 0 = Peripherial pin select is not locked, write to peripheral pin select registers allowed bit 5 LOCK: PLL Lock Status bit (read-only) 1 = Indicates that PLL is in lock, or PLL start-up timer is satisfied 0 = Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled bit 4 Unimplemented: Read as '0' Note 1: Writes to this register require an unlock sequence. Refer to Section 39. "Oscillator (Part III)" (DS70216) in the "dsPIC33F/PIC24H Family Reference Manual" (available from the Microchip website) for details. Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. 2: This applies to clock switches in either direction. In these instances, the application must switch to FRC

OSCCON: OSCILLATOR CONTROL REGISTER^(1,3) **REGISTER 9-1:**

- mode as a transition clock source between the two PLL modes.
- 3: This register is reset only on a Power-on Reset (POR).

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER^(1,3) (CONTINUED)

- bit 3 CF: Clock Fail Detect bit (read/clear by application)
 - 1 = FSCM has detected clock failure
 - 0 = FSCM has not detected clock failure
- bit 2 Unimplemented: Read as '0'
- bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
 - 1 = Enable secondary oscillator
 - 0 = Disable secondary oscillator
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **Section 39. "Oscillator (Part III)"** (DS70216) in the *"dsPIC33F/PIC24H Family Reference Manual"* (available from the Microchip website) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - **3:** This register is reset only on a Power-on Reset (POR).

REGISTER	9-2: CLKD	DIV: CLOCK DI	VISOR RE	GISTER ⁽²⁾			
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
ROI		DOZE<2:0>		DOZEN ⁽¹⁾		FRCDIV<2:0>	
bit 15							bit 8
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLPC	ST<1:0>	—			PLLPRE<4:0	>	
bit 7							bit C
Legend:		v = Value set f	rom Configu	ration bits on P	OR		
R = Readable	a bit	W = Writable b	-		nented bit, rea	d as '0'	
-n = Value at		'1' = Bit is set	Л	'0' = Bit is cle			
	PUR	I = DILIS SEL			areu	x = Bit is unki	IOWII
bit 15	ROI: Recove	er on Interrupt bit					
		ts clears the DO		the processor c	lock/periphera	l clock ratio is s	et to 1:1
		ts have no effect					
bit 14-12	DOZE<2:0>	Processor Cloc	k Reduction	Select bits			
	111 = Fcy/1	28					
	110 = Fcy/6						
	101 = Fcy/3						
	100 = Fcy/1 011 = Fcy/8						
	010 = Fcy/4						
	001 = Fcy/2						
	000 = Fcy/1						
bit 11	DOZEN: Doz	ze Mode Enable	bit ⁽¹⁾				
		2:0> field specifie			ipheral clocks	and the process	or clocks
bit 10-8		>: Internal Fast			S		
	111 = FRC (divide by 256					
	110 = FRC c						
	101 = FRC d						
	100 = FRC (
	011 = FRC o 010 = FRC o						
	010 = FRC (001 = FRC (-					
		divide by 1 (defai	ult)				
bit 7-6		I:0>: PLL VCO C		er Select bits (al	so denoted as	'N2', PLL posts	caler)
	11 = Output/					, .	,
	10 = Reserv						
	01 = Output/						
	00 = Output/	2					
bit 5	Unimpleme	nted: Read as '0	,				
bit 4-0	PLLPRE<4:	0>: PLL Phase D	etector Inpu	ıt Divider bits (a	lso denoted as	s 'N1', PLL pres	caler)
	11111 = Inp	ut/33					
	•						
	•						
	•						
	00000 = Inp	ut/2 (default)					
	00001 = Inp						

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER⁽²⁾

Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.

2: This register is reset only on a Power-on Reset (POR).

REGISTER	R 9-3: PLLFE	BD: PLL FEE	DBACK DIV	ISOR REGIS	STER "				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
	—	_	_	_	—	_	PLLDIV<8>		
bit 15							bit 8		
R/W-0	D/M/ O			R/W-0	R/W-0	R/W-0			
R/W-U	R/W-0	R/W-1	R/W-1		R/W-U	R/W-U	R/W-0		
			PLLD	IV<7:0>					
bit 7							bit C		
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit, rea					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-9	Unimplemen	ted: Read as '	0'						
bit 8-0	PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier)								
	111111111	= 513							
	•								
	•								
	•								
	000110000 = 50 (default)								
	•								
	•								
	•								
	000000010 =								

REGISTER 9-3-PLLEBD PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

00000001 = 3 000000000 = 2

Note 1: This register is reset only on a Power-on Reset (POR).

REGISTER 9-	4: OSCT	UN: FRC OS	CILLATOR	TUNING REG	SISTER ⁽²⁾			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	_	_	_		—	—	_	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_				<5:0> ⁽¹⁾			
bit 7							bit 0	
Legend:								
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value at P		'1' = Bit is set		'0' = Bit is cle		x = Bit is unknown		
bit 15-6	Unimplemen	ted: Read as ')'					
bit 5-0		RC Oscillator T						
	111111 = Ce	enter frequency	-0.375% (7.3	45 MHz)				
	•							
	•							
	•							
	100000 = Ce 011111 = Ce	enter frequency enter frequency enter frequency enter frequency	-12% (6.49 N +11.625% (8	/Hz) .23 MHz)				
	•							
	•							

- 000001 = Center frequency +0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal)
- Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.
 - 2: This register is reset only on a Power-on Reset (POR).

REGISTERS	9-5: ACLI		ARY CONT	ROL REGIST	ER					
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	SELACLK	AOSCI	DSCMD<1:0> APSTSCLR<2:0						
bit 15							bit 8			
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
ASRCSEL	0-0	0-0	0-0	0-0	0-0	0-0	0-0			
bit 7	_	—				—	bit			
							DIL			
Legend:										
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown			
bit 15-14	Unimpleme	ented: Read as '0)'							
bit 13	SELACLK: Select Auxiliary Clock Source for Auxiliary Clock Divider									
	•	y Oscillators prov			•					
bit 12-11	 0 = PLL output (Fosc) provides the source clock for the Auxiliary Clock Divider AOSCMD<1:0>: Auxiliary Oscillator Mode 									
		ternal Clock Mod								
	10 = XT Os	cillator Mode Sel	ect							
	01 = HS Oscillator Mode Select 00 = Auxiliary Oscillator Disabled									
		•		D						
bit 10-8		R<2:0>: Auxiliary	Clock Output	Divider						
	111 = divide									
	110 = divided by 2 101 = divided by 4									
	100 = divided by 4									
	011 = divided by 16									
	010 = divide	•								
	001 = divide	ed by 64 ed by 256 (defaul	t)							
bit 7		Select Reference	,	e for Auxiliary	Clock					
~		Oscillator is the		•	0.001					
		y Oscillator is the								
	-									

REGISTER 9-5: ACLKCON: AUXILIARY CONTROL REGISTER⁽¹⁾

Note 1: This register is reset only on a Power-on Reset (POR).

Unimplemented: Read as '0'

bit 6-0

9.4 Clock Switching Operation

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 27.1 "Configuration Bits**" for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

9.4.2 OSCILLATOR SWITCHING SEQUENCE

Performing a clock switch requires this basic sequence:

- 1. If desired, read the COSC bits (OSCCON<14:12>) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- Write the appropriate value to the NOSC control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

 The clock switching hardware compares the COSC status bits with the new value of the NOSC control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the status bits, LOCK (OSCCON<5>) and the CF (OSCCON<3>) are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
 - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
 - 3: Refer to Section 39. "Oscillator (Part III)" (DS70216) in the "dsPIC33F/PIC24H Family Reference Manual" for details.

9.5 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

In the event of an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

^{© 2007-2012} Microchip Technology Inc.

NOTES:

10.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 devices can manage power consumption in four ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- · Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake up.

10.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of these events:

- · Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV #IDLE MODE ; Put the device into IDLE mode

10.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

10.5 Power-Saving Resources

Many useful resources related to Power-Saving are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

10.5.1 KEY RESOURCES

- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- · Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
T5MD	T4MD	T3MD	T2MD	T1MD		_	DCIMD
oit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD		C1MD	AD1MD
pit 7	OZIND	0 mile		GITTIND		0 THE	bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpleme	ented bit rea	id as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clear		x = Bit is unkr	nown
bit 15		5 Module Disat odule is disable					
		odule is disable					
bit 14		4 Module Disat	-				
	-	odule is disable					
	-	odule is enable					
bit 13	T3MD: Timer	3 Module Disat	ole bit				
	1 = Timer3 m	odule is disable	ed				
	0 = Timer3 m	odule is enable	d				
bit 12	T2MD: Timer	2 Module Disat	ole bit				
	-	odule is disable					
		odule is enable					
bit 11	-	1 Module Disat					
	-	odule is disable odule is enable					
bit 10-9		ted: Read as '					
bit 8	-	Module Disable					
	-	ule is disabled					
	0 = DCI modu						
bit 7		1 Module Disab	le bit				
	$1 = I^2 C1 \mod 1$	ule is disabled					
	0 = I ² C1 mod	ule is enabled					
bit 6		2 Module Disa					
		odule is disabl					
		odule is enable					
bit 5		1 Module Disa					
	-	odule is disabl odule is enable					
bit 4		2 Module Disal					
Dit 4		lule is disabled					
		lule is enabled					
bit 3		1 Module Disal	ole bit				
		lule is disabled					
	0 = SPI1 mod	lule is enabled					
bit 2	Unimplemen	ted: Read as '	o'				
	C1MD: ECAN	1 Module Disa	ble bit				
bit 1		adula ia diaabl	ed				
bit 1	1 = ECAN1 m	iouule is uisabi					
bit 1	-	nodule is enable					
bit 1 bit 0	0 = ECAN1 m		ed				
	0 = ECAN1 m AD1MD: AD0 1 = ADC1 mo	nodule is enable	ed ible bit d				

10.6 Power-Saving Control Registers

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0				
IC8MD	IC7MD	—	—	—	—	IC2MD	IC1MD				
bit 15	•						bit 8				
				DAALO	DAMA	D 444 0	D 444.0				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
 bit 7	_			OC4MD	OC3MD	OC2MD	OC1MD				
							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	•	t Capture 8 Mo		it							
		pture 8 module pture 8 module									
bit 14	•	t Capture 2 Mo		it							
	•	pture 7 module									
		pture 7 module									
bit 13-10	Unimpleme	Unimplemented: Read as '0'									
bit 9	IC2MD: Inpu	t Capture 2 Mo	dule Disable b	it							
		pture 2 module pture 2 module									
bit 8	IC1MD: Inpu	t Capture 1 Mo	dule Disable b	it							
		pture 1 module pture 1 module									
bit 7-4		nted: Read as									
bit 3	-	tput Compare 4		ole bit							
		ompare 4 mod									
	0 = Output C	ompare 4 mod	ule is enabled								
bit 2		tput Compare 3		ole bit							
		ompare 3 mod ompare 3 mod									
bit 1	OC2MD: Ou	tput Compare 2	2 Module Disab	ole bit							
	•	ompare 2 mod									
	-	ompare 2 mod									
bit 0		tput Compare 1		le bit							
	1 = Output C	ompare 1 mod	ule is disabled								

REGISTER	10-3: PMD3	B: PERIPHER	AL MODULI	E DISABLE O	CONTROL RE	EGISTER 3	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	_	—		—	CMPMD	RTCCMD	PMPMD
bit 15							bit 8
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
CRCMD	DAC1MD						_
bit 7	Briomi						bit (
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15-11	Unimplemen	ted: Read as '0	,				
bit 10	CMPMD: Con	mparator Module	e Disable bit				
		tor module is dis					
	0 = Comparat	tor module is er	abled				
bit 9		CC Module Dis					
		dule is disabled					
1.11.0		dule is enabled					
bit 8		P Module Disab	ie dit				
		lule is disabled lule is enabled					
bit 7		C Module Disab	le bit				
		lule is disabled					
	0 = CRC mod	lule is enabled					
bit 6	DAC1MD: DA	AC1 Module Dis	able bit				
	1 = DAC1 mo	dule is disabled	ł				
	0 = DAC1 mo	dule is enabled					
bit 5-0	Unimplemen	ted: Read as '0	,				

11.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section "30. I/O Ports with Peripheral Pin Select" (DS70190) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





© 2007-2012 Microchip Technology Inc.

11.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

Refer to "**Pin Diagrams**" for the available pins and their functionality.

11.3 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the Analog-to-Digital (ADC) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) is converted.

The AD1PCFGL register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

11.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP, as shown in Example 11-1.

11.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-ofstates even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-ofstate.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

MOV0xFF00, W0; Configure PORTB<15:8> as inputsMOVW0, TRISBB; and PORTB<7:0> as outputsNOP; Delay 1 cyclebtssPORTB, #13; Next Instruction

PORT WRITE/READ EXAMPLE

EXAMPLE 11-1:

11.6 Peripheral Pin Select

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

11.6.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

11.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.6.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it is mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-16). Each register contains sets of 5-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 11-2 illustrates remappable pin selection for U1RX input.




FIGURE 11-2: REMAPPABLE MUX INPUT FOR U1RX




TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTIO


Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<4:0>
External Interrupt 2	INT2	RPINR1	INT2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 7	IC7	RPINR10	IC7R<4:0>
Input Capture 8	IC8	RPINR10	IC8R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2	RPINR23	SS2R<4:0>
DCI Serial Data Input	CSDI	RPINR24	CSDIR<4:0>
DCI Serial Clock Input	CSCK	RPINR24	CSCKR<4:0>
DCI Frame Sync Input	COFS	RPINR25	COFSR<4:0>
ECAN1 Receive	CIRX	RPINR26	CIRXR<4:0>

Note 1: Unless otherwise noted, all inputs use Schmitt input buffers.

11.6.2.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5-bit fields, with each set associated with one RPn pin (see Register 11-17 through Register 11-29). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-2 and Figure 11-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.



Function RPnR<4:0> **Output Name** NULL RPn tied to default port pin 00000 C10UT RPn tied to Comparator1 Output 00001 C2OUT RPn tied to Comparator2 Output 00010 U1TX 00011 RPn tied to UART1 Transmit **U1RTS** 00100 RPn tied to UART1 Ready To Send U2TX RPn tied to UART2 Transmit 00101 U2RTS 00110 RPn tied to UART2 Ready To Send SDO1 RPn tied to SPI1 Data Output 00111 SCK1 01000 RPn tied to SPI1 Clock Output SS1 01001 RPn tied to SPI1 Slave Select Output SDO2 RPn tied to SPI2 Data Output 01010 RPn tied to SPI2 Clock Output SCK2 01011 SS2 RPn tied to SPI2 Slave Select Output 01100 CSDO 01101 RPn tied to DCI Serial Data Output CSCK RPn tied to DCI Serial Clock Output 01110 COFS RPn tied to DCI Frame Sync Output 01111 C1TX 10000 RPn tied to ECAN1 Transmit OC1 RPn tied to Output Compare 1 10010 OC2 RPn tied to Output Compare 2 10011 OC3 RPn tied to Output Compare 3 10100

RPn tied to Output Compare 4

TABLE 11-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

10101

OC4

11.6.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. dsPIC33F devices include three features to prevent alterations to the peripheral map:

- Control register lock sequence
- Continuous state monitoring
- Configuration bit pin select lock

11.6.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Note: MPLAB[®] C30 provides built-in C language functions for unlocking the OSCCON register: __builtin_write_OSCCONL(value) __builtin_write_OSCCONH(value) See MPLAB Help for more information.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

11.6.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset is triggered.

11.6.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY configuration bit (FOSC<5>) blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

11.7 I/O Helpful Tips

- 1. In some cases, certain pins as defined in TABLE 30-9: "DC Characteristics: I/O Pin Input Specifications" under "Injection Current", have internal protection diodes to VDD and VSS. The term "Injection Current" is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with nominal VDD with respect to the VSS and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- I/O pins that are shared with any analog input pin, 2. (i.e., ANx), are always analog pins by default after any reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a '0' regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the analog pin configuration registers in the ADC module, (i.e., ADxPCFGL, AD1PCFGH), by setting the appropriate bit that corresponds to that I/O port pin to a '1'. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as a digital I/O pin for that pin to function as a digital I/O pin.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-toright. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

- 4. Each CN pin has a configurable internal weak pull-up resistor. The pull-ups act as a current source connected to the pin, and eliminates the need for external resistors in certain applications. The internal pull-up is to ~(VDD-0.8) not VDD. This is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH and at or below the VOL levels. However, for LEDs unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of the data sheet. For example:

VOH = 2.4v @ IOH = -8 mA and VDD = 3.3V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 30.0 "Electrical Characteristics" for additional information.

11.8 I/O Resources

Many useful resources related to I/O are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532311

11.8.1 KEY RESOURCES

- Section 10. "I/O Ports" (DS70193)
- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

11.9 Peripheral Pin Select Registers

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 family of devices implement 33 registers for remappable peripheral configuration:

- 16 Input Remappable Peripheral Registers:
 - RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR11 and PRINR18-RPINR26
- 13 Output Remappable Peripheral Registers:
 - RPOR0-RPOR12

Note:	Inpu	t and Output	t Re	gister	valu	es can	only
	be	changed	if	the	IOI	_OCK	bit
	(OS	CCON<6>)	is	set	to	'0'.	See
	Sec	tion 11.6.3.1		"Cont	rol	Reg	ister
	Loc	k" for a spec	cific	comm	and	seque	nce.

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	—			INT1R<4:0>		
bit 15			•				bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0	Inimplemented: Read as '0'
-------------------------------------	----------------------------

```
      bit 12-8
      INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the corresponding RPn pin

      1111 = Input tied to Vss

      11001 = Input tied to RP25

      •

      •

      00001 = Input tied to RP1

      00000 = Input tied to RP0

      bit 7-0
```

U-0	11.0						
	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	_	—	—	_	_	
						bit 8	
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	—			INT2R<4:0>			
						bit 0	
	W = Writable I	bit	U = Unimplemented bit, read as '0'				
1	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
	_	W = Writable	W = Writable bit	W = Writable bit U = Unimpler	— — INT2R<4:0> W = Writable bit U = Unimplemented bit, read	— — INT2R<4:0> W = Writable bit U = Unimplemented bit, read as '0'	

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INT2R<4:0>: Assign External Interrupt 2 (INTR2) to the corresponding RPn pin

11111 = Input tied to Vss 11001 = Input tied to RP25

•

.

REGISTER	11-3: RPINR	3: PERIPHE	RAL PIN SE			3	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		_			T3CKR<4:0>		
bit 15	· · · · · · · · · · · · · · · · · · ·						bit 8
				D 444 4	D 4 4 4	D 4 4 4	D 444 4
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_	—			T2CKR<4:0>		
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12-8	T3CKR<4:0>	: Assign Timer	3 External Cl	ock (T3CK) to t	he correspondi	ng RPn pin	
	11111 = Inpu	-		. ,		•	
	11001 = Inpu	t tied to RP25					
	•						
	•						
	•						
	00001 = Inpu	t tied to RP1					
	00000 = Inpu	t tied to RP0					
bit 7-5	Unimplemen	ted: Read as '	0'				

T2CKR<4:0>: Assign Timer2 External Clock (T2CK) to the corresponding RPn pin

bit 4-0

11111 = Input tied to Vss 11001 = Input tied to RP25

REGISTER	11-4: RPINF	R4: PERIPHE	RAL PIN SE	LECTINPUT	REGISTER	4	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_					T5CKR<4:0	>	
bit 15							bit
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—			T4CKR<4:0	>	
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set	•			x = Bit is unkı	nown
	11001 = Inpl	ut tied to RP25					
		ut tied to RP1 ut tied to RP0					
bit 7-5	Unimplemer	nted: Read as 'o)'				
bit 4-0	T4CKR<4:0>	. Assign Timer	External Clo	ock (T4CK) to t	he correspond	ling RPn pin	
	11111 = Inpu 11001 = Inpu	ut tied to Vss ut tied to RP25					
	•						
	•						
	•						
		ut tied to RP1 ut tied to RP0					

REGISTER 11-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_	—	—			IC2R<4:0>				
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
—			IC1R<4:0>						
bit 7	bit 7						bit C		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value a	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown			
-II - Value at FOR I - Dit is set				arcu	X = Dit 15 unit				
bit 15-13		nted: Read as '							
	Unimpleme		0'						
bit 15-13	Unimplemei IC2R<4:0>: / 11111 = Inp	nted: Read as 'i Assign Input Ca ut tied to Vss	0'						
bit 15-13	Unimplemen IC2R<4:0>: . 11111 = Inp 11001 = Inp	n ted: Read as ' Assign Input Ca	0'						
bit 15-13	Unimplemei IC2R<4:0>: / 11111 = Inp	nted: Read as 'i Assign Input Ca ut tied to Vss	0'						
bit 15-13	Unimplemen IC2R<4:0>: . 11111 = Inp 11001 = Inp	nted: Read as 'i Assign Input Ca ut tied to Vss	0'						
bit 15-13	Unimplemen IC2R<4:0>: , 11111 = Inp 11001 = Inp •	nted: Read as ' Assign Input Ca ut tied to Vss ut tied to RP25	0'						
bit 15-13	Unimplemen IC2R<4:0>: , 11111 = Inp 11001 = Inp	nted: Read as ' Assign Input Ca ut tied to Vss ut tied to RP25 ut tied to RP1	0'						
bit 15-13 bit 12-8	Unimplemen IC2R<4:0>: . 11111 = Inp 11001 = Inp	nted: Read as ' Assign Input Ca ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0	^{0'} pture 2 (IC2)						
bit 15-13 bit 12-8 bit 7-5	Unimplemen IC2R<4:0>: , 11111 = Inp 11001 = Inp • • • • 00001 = Inp 00000 = Inp	nted: Read as ' Assign Input Ca ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0 nted: Read as '	₀ , pture 2 (IC2)	to the correspo	onding RPn pin				
bit 15-13 bit 12-8	Unimplemen IC2R<4:0>: , 11111 = Inp 11001 = Inp • • • • • • • • • • • • • • • • • • •	nted: Read as ' Assign Input Ca ut tied to Vss ut tied to RP25 ut tied to RP1 ut tied to RP0	₀ , pture 2 (IC2)	to the correspo	onding RPn pin				

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_	—			IC8R<4:0>		
bit 15	pit 15						bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	_			IC7R<4:0>		
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 12-8	11111 = Inpu 11001 = Inpu • • • • • •	it tied to Vss it tied to RP25			onding RPn pin		
	00000 = Inpu	it tied to RP0					
bit 7-5	Unimplemen						
bit 4-0	it 4-0 IC7R<4:0>: Assign Input Capture 7 (IC 11111 = Input tied to Vss 11001 = Input tied to RP25			to the correspo	onding RPn pin		

REGISTER 11-6: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTER 10

00001 = Input tied to RP1 00000 = Input tied to RP0

•

REGISTER 11-7: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	_	—	—	_	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			OCFAR<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 OCFAR<4:0>: Assign Output Compare A (OCFA) to the corresponding RPn pin

11111 = Input tied to Vss 11001 = Input tied to RP25

•

•

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—		_			U1CTSR<4:0	>	
bit 15							bit 8
			D 44/4			D 44/4	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
-:+ 7	_	—			U1RXR<4:0>	•	h:+ 0
bit 7							bit C
Legend:							
R = Readab	le bit	W = Writable	oit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared		ared	x = Bit is unknown	
bit 15-13	Unimpleme	nted: Read as ')'				
bit 12-8	-	0>: Assign UAR		end $(\overline{11000})$ to	the correspo	ndina RPn nin	
		ut tied to Vss				ionig i i i più	
		ut tied to RP25					
	•						
	•						
	•						
		ut tied to RP1 ut tied to RP0					
oit 7-5	00000 = Inp)'				
	00000 = Inp Unimpleme	ut tied to RP0		1RX) to the cor	responding RF	n pin	
	00000 = Inp Unimpleme U1RXR<4:0 11111 = Inp	ut tied to RP0 nted: Read as '(1RX) to the cor	responding RF	n pin	
	00000 = Inp Unimpleme U1RXR<4:0 11111 = Inp	ut tied to RP0 nted: Read as '(>: Assign UART ut tied to Vss		1RX) to the cor	responding RF	'n pin	
bit 7-5 bit 4-0	00000 = Inp Unimpleme U1RXR<4:0 11111 = Inp	ut tied to RP0 nted: Read as '(>: Assign UART ut tied to Vss		1RX) to the cor	responding RF	'n pin	

REGISTER 11-8: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_		_			U2CTSR<4:0	>	
bit 15		· ·					bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_					U2RXR<4:0	>	
bit 7							bit 0
Legend:			•.				
R = Readab		W = Writable b	Dit	•	nented bit, rea		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkı	nown
		out tied to Vss					
	•	but tied to RP25					
	• • 00001 = Inp	out tied to RP25					
bit 7-5 bit 4-0	• • • • • • • • • • • • • • • • • • •	out tied to RP25					

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
_	_	_			SCK1R<4:0>						
oit 15			•				bit 8				
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
—	—	—			SDI1R<4:0>						
oit 7							bit 0				
_egend:											
R = Readable bit W = Writable bit			bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown					
oit 15-13	Unimpleme	ented: Read as '	D'								
oit 12-8	SCK1R<4:0	SCK1R<4:0>: Assign SPI1 Clock Input (SCK1) to the corresponding RPn pin									
		11111 = Input tied to Vss									
		put tied to RP25									
	•										
	•										
	• 00001 = Input tied to RP1										
	00000 = Input tied to RP0										
oit 7-5		ented: Read as '	0'								
	SDI1R<4:0>: Assign SPI1 Data Input (SDI1) to the corresponding RPn pin										
oit 4-0	11111 = Input tied to Vss										
oit 4-0		•									
bit 4-0	11111 = In	•									
oit 4-0	11111 = In	put tied to Vss									
bit 4-0	11111 = In	put tied to Vss									

REGISTER 11-10: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

REGISTER 11-11: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	_	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—	—			SS1R<4:0>			
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS1R<4:0>: Assign SPI1 Slave Select Input (SS1) to the corresponding RPn pin

11111 = Input tied to Vss
11001 = Input tied to RP25
•

•

•

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_		—			SCK2R<4:0	>			
bit 15							bit 8		
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
_		_			SDI2R<4:0				
bit 7							bit C		
Legend:									
R = Readabl	le bit	W = Writable I	oit	U = Unimpler	mented bit, rea	ad as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown		
	11001 = Input tied to RP25 • •								
	00001 = Input tied to RP1 00000 = Input tied to RP0								
bit 7-5	Unimplemen	ited: Read as ')'						
bit 4-0	11111 = Inpu 11001 = Inpu	Assign SPI2 D ut tied to Vss ut tied to RP25	ata Input (SD	I2) to the corre	esponding RPr	ı pin			
	• •								
	00001 = Inpu 00000 = Inpu								

REGISTER 11-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			SS2R<4:0>		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS2R<4:0>: Assign SPI2 Slave Select Input (SS2) to the corresponding RPn pin

	Input tied to Vss Input tied to RP25
•	

•

•

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—		_			CSCKR<4:0	>		
pit 15							bit 8	
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
_	— — CSDIR<4:0>							
oit 7							bit (
Legend:								
R = Readab	R = Readable bit W = Writable bit			U = Unimplen	nented bit, rea	d as '0'		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	a = Bit is unknown	
	11001 = Inpu • • • 00001 = Inpu	ut tied to RP25 ut tied to RP1						
	•	ut tied to RP0						
bit 4-0	CSDIR<4:0> 11111 = Inpu 11001 = Inpu		erial Data Inpu	ut (CSDI) to the	e correspondin	g RPn pin		

REGISTER 11-14: RPINR24: PERIPHERAL PIN SELECT INPUT REGISTER 24

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—			COFSR<4:0>		
bit 7		·					bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-5 Unimplemented: Read as '0'

bit 4-0 **COFSR<4:0>:** Assign DCI Frame Sync Input (COFS) to the corresponding RPn pin 11111 = Input tied to Vss

- 11001 = Input tied to RP25
- •
- .

00001 = Input tied to RP1

00000 = Input tied to RP0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—		_	_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—		C1RXR<4:0>				
bit 7	·						bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-5	Unimplemented: Read as '0'						
bit 4-0	4-0 C1RXR<4:0>: Assign ECAN1Receive (C1RX) to the corresponding RPn pin						
	11111 = Input tied to Vss						
	11001 = Input tied to RP25						
	•						
	•						
	•						

REGISTER 11-16: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26⁽¹⁾

Note 1: This register is disabled on devices without an ECAN[™] module.

REGISTER 11-17: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—			RP1R<4:0>		
bit 15		·					bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		—			RP0R<4:0>	•	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable b		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 12-8 **RP1R<4:0>:** Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP0R<4:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-18: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP3R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP2R<4:0>		
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R<4:0>:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R<4:0>:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 11-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	—			RP5R<4:0>	•		
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	_	—	RP4R<4:0>					
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			nown		

bit 12-8	RP5R<4:0>: Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
hit 4-0	PD/D 10 : Derinheral Output Eurotion is Assigned to PD/ Output Pin hits (see Table 11-2 for

bit 4-0 **RP4R<4:0>:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-20: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP7R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP6R<4:0>		
bit 7							bit 0

Legend:					
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R<4:0>:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP6R<4:0>:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-21: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unkno			iown	
R = Readable bit W = Writable b		bit	U = Unimplemented bit, read as '0'				
Legend:							
bit 7							bit 0
—	_	—			RP8R<4:0>		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15			•				bit 8
_		_			RP9R<4:0>		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 12-8 **RP9R<4:0>:** Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP8R<4:0>:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-22: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP11R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP10R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R<4:0>:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R<4:0>:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 11-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—			RP13R<4:0	>		
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	RP12R<4:0>					
bit 7							bit C	
Legend:								
R = Readable	bit	W = Writable b	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown		

DIL 15-13	Unimplemented: Read as 0
bit 12-8	RP13R<4:0>: Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP12R<4:0>: Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-24: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP15R<4:0>		
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP14R<4:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R<4:0>:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP14R<4:0>:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 11-2 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	_	—	RP17R<4:0>					
bit 15								
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	RP16R<4:0>					
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknow			nown		

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP17R<4:0>: Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP16R<4:0>: Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-26: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—			RP19R<4:0>		
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	RP18R<4:0>				
bit 7	·						bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP19R<4:0>:** Peripheral Output Function is Assigned to RP19 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP18R<4:0>:** Peripheral Output Function is Assigned to RP18 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-27:	RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10⁽¹⁾
-----------------	-----------------------------------------------------------------------

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—			RP21R<4:0	>	
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	-			RP20R<4:0	>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable b		bit	it U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP21R<4:0>:** Peripheral Output Function is Assigned to RP21 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP20R<4:0>:** Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-28: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—	—			RP23R<4:0>				
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—				RP22R<4:0>				
bit 7		•	•				bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
-n = Value a	t POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown						
bit 15-13	Unimplemen	ted: Read as '	0'						
bit 12-8		RP23R<4:0>: Peripheral Output Function is Assigned to RP23 Output Pin bits (see Table 11-2 for peripheral function numbers)							
bit 7-5		Unimplemented: Read as '0'							
bit 4-0	RP22R<4:0>		utput Function	is Assigned to	RP22 Output I	Pin bits (see Tat	ble 11-2 for		

Note 1: This register is implemented in 44-pin devices only.

-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
R = Readable bit W = Writable b		bit	U = Unimplemented bit, read as '0'				
Legend:							
bit 7							bit
—	_	—	RP24R<4:0>				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit
	—				RP25R<4:0	>	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

REGISTER 11-29: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12⁽¹⁾

bit 15-13 **Unimplemented:** Read as '0'

bit 12-8 **RP25R<4:0>:** Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 11-2 for peripheral function numbers)

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **RP24R<4:0>:** Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

NOTES:

12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real-Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

TABLE 12-1: TIMER MODE SETTINGS

Mode	TCS	TGATE	TSYNC
Timer	0	0	Х
Gated timer	0	1	х
Synchronous counter	1	х	1
Asynchronous counter	1	х	0

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



12.1 Timer Resources

Many useful resources related to Timers are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

12.1.1 KEY RESOURCES

- Section 11. "Timers" (DS70205)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

12.2 Timer1 Control Register

R/W-0 U-0 R/W-0 U-0 U-0 U-0 U-0 U-0 TON TSIDL bit 15 bit 8 U-0 R/W-0 R/W-0 R/W-0 U-0 R/W-0 R/W-0 U-0 TGATE TCKPS<1:0> TSYNC TCS bit 7 bit 0 Legend: R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 TON: Timer1 On bit 1 = Starts 16-bit Timer1 0 = Stops 16-bit Timer1 Unimplemented: Read as '0' bit 14 bit 13 TSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-7 Unimplemented: Read as '0' bit 6 TGATE: Timer1 Gated Time Accumulation Enable bit When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled bit 5-4 TCKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1 bit 3 Unimplemented: Read as '0' bit 2 TSYNC: Timer1 External Clock Input Synchronization Select bit When TCS = 1: 1 = Synchronize external clock input 0 = Do not synchronize external clock input When TCS = 0: This bit is ignored. bit 1 TCS: Timer1 Clock Source Select bit 1 = External clock from pin T1CK (on the rising edge) 0 = Internal clock (FCY) bit 0 Unimplemented: Read as '0'

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

NOTES:

13.0 TIMER2/3 AND TIMER4/5 FEATURE

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304. the of dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com). 2: Some registers and associated bits
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2 and Timer4 are Type B timers with the following specific features:

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.


A block diagram of the Type B timer is shown in Figure 13-1.

Timer3 and Timer5 are Type C timers with the following specific features:


- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- At least one Type C timer has the ability to trigger an analog-to-digital conversion.
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler

A block diagram of the Type C timer is shown in Figure 13-2.

FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 or 4)







The Timer2/3 and Timer4/5 modules can operate in one of the following modes:

- · Timer mode
- · Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

Mode	TCS	TGATE
Timer	0	0
Gated timer	0	1
Synchronous counter	1	Х

13.1 16-bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

Note:	Only Timer2 and Timer3 can trigger a	ı
	DMA data transfer.	

13.2 32-bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control register (TxCON<3>) must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control register (TxCON) bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit). For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 13-2.

TABLE 13-2: 32-BIT TIMER

TYPE B Timer (Isw)	TYPE C Timer (msw)
Timer2	Timer3
Timer4	Timer5


A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-bit timer module can operate in one of the following modes:


- Timer mode
- · Gated Timer mode
- · Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
- If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word.





13.3 Timer Resources

Many useful resources related to Timers are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532311

13.3.1 KEY RESOURCES

- Section 11. "Timers" (DS70205)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

13.4 Timerx/y Control Registers

REGISTER 13-1:	TxCON: TIMER CONTROL REGISTER ($x = 2 \text{ or } 4, y = 3 \text{ or } 5$)
----------------	------------------------------------------------------------------------------

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
TON		TSIDL				_	—		
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0		
_	TGATE	TCKP	S<1:0>	T32	—	TCS	_		
bit 7	·						bit (
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkn	own		
		A							
bit 15	TON: Timerx								
		1 (in 32-bit Tim bit TMRx:TMF							
		bit TMRx:TMF							
	-	0 (in 16-bit Tim	•						
	1 = Starts 16-								
	0 = Stops 16-bit timer								
bit 14	-	ted: Read as							
bit 13		in Idle Mode bi							
	 1 = Discontinue timer operation when device enters Idle mode 0 = Continue timer operation in Idle mode 								
bit 12-7		ted: Read as							
bit 6	-	erx Gated Time		n Enable bit					
	When TCS =	1:							
	This bit is ignored.								
<u>When TCS = 0:</u> 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled									
bit 5-4		: Timerx Input		le Select hits					
DIL 0-4	11 = 1:256 pr	•	CIUCKTTCSCA						
	10 = 1:64 pre								
	01 = 1:8 prescale value								
	00 = 1:1 prescale value								
bit 3	T32: 32-bit Timerx Mode Select bit								
	 TMRx and TMRy form a 32-bit timer TMRx and TMRy form separate 16-bit timer 								
bit 2		ted: Read as	-						
bit 1	•	Clock Source							
		clock from TxC							
			n pin						
		lock (Fosc/2)							

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
TON ⁽²⁾	_	TSIDL ⁽¹⁾	_		_	_	_	
bit 15							bit	
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	
	TGATE ⁽²⁾	TCKPS	<1:0> ⁽²⁾	—		TCS ⁽²⁾		
bit 7							bit	
Legend:								
R = Readab	ole bit	W = Writable I	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own	
		o (2)						
bit 15	TON: Timery							
	1 = Starts 16- 0 = Stops 16-							
bit 14	•	ted: Read as '0)'					
bit 13	TSIDL: Stop i	n Idle Mode bit	(1)					
		 1 = Discontinue timer operation when device enters Idle mode 0 = Continue timer operation in Idle mode 						
bit 12-7	Unimplemen	ted: Read as ')'					
bit 6	TGATE: Time	erx Gated Time	Accumulatio	n Enable bit ⁽²⁾				
	When TCS =							
	This bit is ignored.							
		<u>When TCS = 0:</u> 1 = Gated time accumulation enabled						
		e accumulation						
bit 5-4	TCKPS<1:0>	: Timerx Input	Clock Presca	ale Select bits ⁽²⁾				
	11 = 1:256 pr							
	10 = 1:64 pre							
	01 = 1:8 pres 00 = 1:1 pres							
bit 3-2	•	ted: Read as '()'					
bit 1	•	Clock Source S						
	1 = External o	clock from TxCl	< pin					
	0 = Internal cl	lock (Fosc/2)						
bit 0	Unimplemen	tod: Dood on '	·'					

REGISTER 13-2: TxCON: TIMER CONTROL REGISTER (x = 3 OR 5)

Note 1: When 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control register (TxCON<3>), these bits have no effect.

NOTES:

14.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices support up to four input capture channels.


The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- 1. Simple Capture Event modes:
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- 2. Capture timer value on every edge (rising and falling)
- 3. Prescaler Capture Event modes:
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of two 16bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- · 4-word FIFO buffer for capture values
 - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts
- Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to '1' (ICI<1:0> = 00)



14.1 Input Capture Resources

Many useful resources related to Input Capture are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

14.1.1 KEY RESOURCES

- Section 12. "Input Capture" (DS70198)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

14.2 Input Capture Registers

REGISTER 14-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2, 7 OR 8)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	ICSIDL	—	—			—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Module Stop in Idle Control bit
	1 = Input capture module halts in CPU Idle mode
	0 = Input capture module continues to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture Timer Select bits
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits
	11 = Interrupt on every fourth capture event
	 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event
	00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	1 = Input capture overflow occurred
	0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (Rising edge detect only, all other control bits are not applicable.) 110 = Unused (module disabled) 101 = Capture mode, every 16th rising edge 100 = Capture mode, every 4th rising edge 011 = Capture mode, every rising edge 010 = Capture mode, every falling edge 010 = Capture mode, every falling edge 001 = Capture mode, every edge (rising and falling)
	(ICI<1:0> bits do not control interrupt generation for this mode.) 000 = Input capture module turned off

NOTES:

15.0 OUTPUT COMPARE


- This data sheet summarizes the features Note 1: of the dsPIC33FJ32GP302/304. dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.

The Output Compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- · Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault protection
- PWM mode with Fault protection

FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



15.1 Output Compare Modes


Configure the Output Compare modes by setting the appropriate Output Compare Mode bits (OCM<2:0>) in the Output Compare Control register (OCxCON<2:0>). Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.

TABLE 15-1:	OUTPUT COMPARE MODES
-------------	-----------------------------

- Note 1: Only OC1 and OC2 can trigger a DMA data transfer.
 - 2: See Section 13. "Output Compare" (DS70209) in the "dsPIC33F/PIC24H Family Reference Manual" for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation
000	Module Disabled	Controlled by GPIO register	—
001	Active-Low One-Shot	0	OCx Rising edge
010	Active-High One-Shot	1	OCx Falling edge
011	Toggle Mode	Current output is maintained	OCx Rising and Falling edge
100	Delayed One-Shot	0	OCx Falling edge
101	Continuous Pulse mode	0	OCx Falling edge
110	PWM mode without fault protection	0, if OCxR is zero 1, if OCxR is non-zero	No interrupt
111	PWM mode with fault protection	0, if OCxR is zero 1, if OCxR is non-zero	OCFA Falling edge for OC1 to OC4

FIGURE 15-2: OUTPUT COMPARE OPERATION



15.2 Output Compare Resources

Many useful resources related to Output Compare are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

15.2.1 KEY RESOURCES

- Section 13. "Output Compare" (DS70209)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

15.3 Output Compare Control Register

REGISTER 15-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2, 3 OR 4)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
—	—	OCSIDL	—	—	—	—	_			
bit 15							bit 8			
U-0	U-0	U-0	R-0 HC	R/W-0	R/W-0	R/W-0	R/W-0			
—		—	OCFLT	OCTSEL		OCM<2:0>				
bit 7							bit C			
Legend:		HC = Cleared ir	n Hardware	HS = Set in H	lardware					
R = Readab	le bit	W = Writable bi	t	U = Unimplen	nented bit, rea	id as '0'				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkı	nown			
bit 15-14	Unimplemen	nted: Read as '0								
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit									
	 1 = Output Compare x halts in CPU Idle mode 0 = Output Compare x continues to operate in CPU Idle mode 									
		•	-	in CPU Idle mo	ode					
bit 12-5	-	nted: Read as '0								
bit 4	OCFLT: PWM Fault Condition Status bit									
	 1 = PWM Fault condition has occurred (cleared in hardware only) 0 = No PWM Fault condition has occurred 									
	0 = NO PWM Fault condition has occurred(This bit is only used when OCM<2:0> = 111.)									
bit 3	OCTSEL: Output Compare Timer Select bit									
	1 = Timer3 is the clock source for Compare x									
	0 = Timer2 is the clock source for Compare x									
bit 2-0	OCM<2:0>: Output Compare Mode Select bits									
	111 = PWM mode on OCx, Fault pin enabled									
	110 = PWM mode on OCx, Fault pin disabled									
	101 = Initialize OCx pin low, generate continuous output pulses on OCx pin 100 = Initialize OCx pin low, generate single output pulse on OCx pin									
		are event toggles								
	010 = Initializ	ze OCx pin high,	compare ever							
	010 = Initialize OCx pin high, compare event forces OCx pin low 001 = Initialize OCx pin low, compare event forces OCx pin high									
		ze OCx pin low, c t compare chann		forces OCx pir	n high					

16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304. the of dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with Motorola[®] SPI and SIOP.

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of 4 pins:

- · SDIx (serial data input)
- SDOx (serial data output)
- <u>SCK</u>x (shift clock input or output)
- SSx (active-low slave select).

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.




FIGURE 16-1: SPI MODULE BLOCK DIAGRAM

16.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
 - b) If FRMPOL = 0, use a pull-up resistor on $\frac{1}{SSx}$.

Note:	This	insures	that	the	first	fra	ame
	transr	nission a	after i	nitializa	ation	is	not
	shifte						

- 2. In non-framed 3-wire mode, (i.e., not using SSx from a master):
 - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
 - b) If CKP = <u>0</u>, always place a pull-down resistor on SSx.
 - **Note:** This will insure that during power-up and initialization the master/slave will not lose sync due to an errant SCK transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame sync pulse is active on the SSx pin, which indicates the start of a data frame.

Note: Not all third-party devices support Frame mode timing. Refer to the SPI electrical characteristics for details.

- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.
- 5. To avoid invalid slave read data to the master, the user's master software must guarantee enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPI shift register and is empty once the data transmission begins.

16.2 SPI Resources

Many useful resources related to SPI are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

16.2.1 KEY RESOURCES

- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

16.3 SPI Control Registers

REGISTER 16-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
SPIEN		SPISIDL	—	—	—	_	—
bit 15							bit 8
	D/O A						.
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0
 bit 7	SPIROV	—	—	—	_	SPITBF	SPIRBF bit 0
							bit e
Legend:		C = Clearable	bit				
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14 bit 13 bit 12-7 bit 6	0 = Disables of Unimplemen SPISIDL: Sto 1 = Discontinue 0 = Continue Unimplemen SPIROV: Rec 1 = A new by previous	module ted: Read as 'i p in Idle Mode ue module ope module operati ted: Read as 'i ceive Overflow	bit ration when de ion in Idle mod o' Flag bit pletely receive xBUF register	evice enters Id le ed and discard	and SSx as ser le mode ed. The user so		read the
bit 5-2	Unimplemen	ted: Read as '	0'				
bit 1	-	x Transmit Buff		bit			
	0 = Transmit Automatically		<b empty<br="" is="">e when CPU v	vrites SPIxBUI	F location, load	•	SPIxSR.
bit 0	1 = Receive c 0 = Receive is Automatically		RXB is full SPIxRXB is e e when SPIx t	empty ransfers data 1	from SPIxSR to BUF location, r		Έ.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾			
bit 15	·						bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSEN ⁽³⁾	CKP	MSTEN		SPRE<2:0>(2	2)	PPRE	<1:0> ⁽²⁾			
bit 7							bit			
Legend:	1.11		1.11			(0)				
R = Readable		W = Writable		-	nented bit, read					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-13	Unimplemen	ted: Read as '	∩'							
bit 12	•	able SCKx pin		ar modes only)						
		SPI clock is disa								
		SPI clock is ena								
bit 11	DISSDO: Dis	able SDOx pin	bit							
	1 = SDOx pin is not used by module; pin functions as I/O									
	0 = SDOx pir	n is controlled b	y the module							
bit 10	MODE16: Word/Byte Communication Select bit									
	 1 = Communication is word-wide (16 bits) 0 = Communication is byte-wide (8 bits) 									
		-	. ,							
bit 9	SMP: SPIx Data Input Sample Phase bit									
	<u>Master mode</u> 1 = Input data	<u>.</u> a sampled at ei	nd of data out	out time						
		a sampled at m								
	Slave mode:									
		e cleared when		in Slave mode.						
bit 8	CKE: SPIx C	lock Edge Sele	ect bit ⁽¹⁾							
					clock state to Id					
					ock state to activ	e clock state (see bit 6)			
bit 7	SSEN: Slave Select Enable bit (Slave mode) ⁽³⁾									
		used for Slave r not used by mo		rolled by part f	unotion					
hit C	-	-								
bit 6	CKP: Clock Polarity Select bit 1 = Idle state for clock is a high level; active state is a low level									
		for clock is a lo								
bit 5		ster Mode Enab								
bit o	1 = Master m									
	0 = Slave mo									
		–				, .				
	e CKE bit is not RMEN = 1).	t used in the Fra	amed SPI mo	des. Program t	his bit to '0' for t	ne ⊢ramed SF	'l modes			
(1)	···· <u>·</u> ·····									

2: Do not set both Primary and Secondary prescalers to the value of 1:1.

3: This bit must be cleared when FRMEN = 1.

REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - **2:** Do not set both Primary and Secondary prescalers to the value of 1:1.
 - **3:** This bit must be cleared when FRMEN = 1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0		
FRMEN	SPIFSD	FRMPOL	_	—	_	—			
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0		
		—	—	—		FRMDLY	—		
bit 7							bit C		
Legend:									
R = Readabl	e hit	W = Writable	hit	II – I Inimpler	mented hit read	d as 'O'			
				U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown					
-n = Value at	PUR	'1' = Bit is set		0 = Bit is cle	areo	x = Bit is unkno	OWN		
bit 15	1 = Framed S	med SPIx Supp SPIx support en	abled (SSx p	in used as fram	ne sync pulse ir	nput/output)			
bit 14	 0 = Framed SPIx support disabled SPIFSD: Frame Sync Pulse Direction Control bit 1 = Frame sync pulse input (slave) 0 = Frame sync pulse output (master) 								
bit 13	1 = Frame sy	ame Sync Puls /nc pulse is acti /nc pulse is acti	ve-high						
bit 12-2	-	nted: Read as '							
bit 1	1 = Frame sy 0 = Frame sy	ame Sync Pulse /nc pulse coinci /nc pulse prece	des with first des first bit cl	bit clock					
hit 0	يرج جون ما مرجونا ما ا	tod. Dood on t	<u>_</u> '						

REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

bit 0 **Unimplemented:** Read as '0' This bit must not be set to '1' by the user application.

17.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

The I²C module has a 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation.
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7 and 10-bit addressing
- I²C Port allows bidirectional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly.

17.1 Operating Modes

The hardware fully implements all the master and slave functions of the I^2C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.


The l^2C module can operate either as a slave or a master on an l^2C bus.

The following types of I²C operation are supported:

- I²C slave operation with 7-bit addressing
- I²C slave operation with 10-bit addressing
- I²C master operation with 7-bit or 10-bit addressing

For details about the communication sequence in each of these modes, refer to the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.

FIGURE 17-1: I^2C^{TM} BLOCK DIAGRAM (x = 1)



17.2 I²C Resources

Many useful resources related to I^2C are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532311

17.2.1 KEY RESOURCES

- Section 11. "Inter-Integrated Circuit™ (I²C™)" (DS70195)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

17.3 I²C Registers

I2CxCON and I2CxSTAT are control and status registers, respectively. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it.
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read.
- I2CxTRN is the transmit register to which bytes are written during a transmit operation.
- The I2CxADD register holds the slave address.
- A status bit, ADD10, indicates 10-bit Address mode.
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value.

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0			
I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN			
bit 15		•				·	bit 8			
R/W-0	R/W-0	R/W-0	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC	R/W-0 HC			
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7	SITCEN	ACRET	ACKEN	ROEN	I LIN	ROLIN	bit (
				1						
Legend:		•	mented bit, read							
R = Readable		W = Writable		HS = Set in h		HC = Cleared				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	IOWN			
bit 15	12CEN: 12Cx									
			le and configure ile. All l ² C™ pir			as serial port pir tions	าร			
bit 14	Unimplemer	nted: Read as	ʻ0 '							
bit 13	I2CSIDL: Sto	p in Idle Mode	bit							
			eration when de tion in Idle mod		n Idle mode					
bit 12	SCLREL: SCLx Release Control bit (when operating as I ² C slave)									
	 1 = Release SCLx clock 0 = Hold SCLx clock low (clock stretch) 									
	If STREN = 1: Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware clea									
	at beginning of slave transmission. Hardware clear at end of slave reception.									
	If STREN = 0:									
	Bit is R/S (i.e transmission.		only write '1' to	o release cloc	k). Hardware cl	ear at beginning	g of slave			
bit 11	IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit									
	 1 = IPMI mode is enabled; all addresses Acknowledged 0 = IPMI mode disabled 									
bit 10	A10M: 10-bit Slave Address bit									
) is a 10-bit slav) is a 7-bit slave								
bit 9	DISSLW: Disable Slew Rate Control bit									
		e control disable e control enable								
bit 8	SMEN: SMBus Input Levels bit									
	 1 = Enable I/O pin thresholds compliant with SMBus specification 0 = Disable SMBus input thresholds 									
bit 7	GCEN: General Call Enable bit (when operating as I^2C slave)									
	1 = Enable in (module i	nterrupt when a s enabled for r	general call ac	•	,	RSR				
hit 6		call address dis		hon operating	$ac l^2 C alove)$					
bit 6	STREN: SCLx Clock Stretch Enable bit (when operating as I ² C slave)									
	Used in conjunction with SCLREL bit. 1 = Enable software or receive clock stretching 0 = Disable software or receive clock stretching									

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge 0 = Send ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as l^2C master)
	1 = Enables Receive mode for l^2C . Hardware clear at end of eighth bit of master receive data byte 0 = Receive sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence 0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I ² C master)
	1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence0 = Start condition not in progress

R-0 HSC	R-0 HSC	U-0	U-0	U-0	R/C-0 HS	R-0 HSC	R-0 HSC		
ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10		
bit 15							bit		
R/C-0 HS	R/C-0 HS	R-0 HSC	R/C-0 HSC	R/C-0 HSC	R-0 HSC	R-0 HSC	R-0 HSC		
IWCOL	I2COV	DA	Р	S	RW	RBF	TBF		
bit 7							bit		
Legend:		U = Unimpler	nented bit, re	ad as '0'		C = Clea	ar only bit		
R = Readable	bit	W = Writable	bit	HS = Set in I	nardware	HSC = Hardw	are set/cleare		
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15	(when opera 1 = NACK re 0 = ACK rec	Acknowledge St ting as I ² C™ m cceived from slav eived from slav t or clear at end	aster, applica ive e		transmit operat	ion)			
bit 14	1 = Master ti 0 = Master ti	ansmit is in pro ansmit is not in	gress (8 bits progress	+ ACK)		e to master trans end of slave Ack	·		
bit 13-11	Unimpleme	nted: Read as	0'						
bit 10	BCL: Master Bus Collision Detect bit								
	0 = No collis	Ilision has beer ion et at detection o			operation				
bit 9	GCSTAT: General Call Status bit								
	0 = General	call address wa call address wa t when address	as not receive		ess. Hardware (clear at Stop dei	tection.		
bit 8	ADD10: 10-bit Address Status bit								
	0 = 10-bit ad	dress was mate dress was not i t at match of 2r	matched	tched 10-bit ad	ddress. Hardwa	re clear at Stop	detection.		
bit 7		te Collision Det				·			
	0 = No collis	npt to write the l ion et at occurrence	Ū						
bit 6		eive Overflow F				y soltware).			
Dit U	1 = A byte w 0 = No overf	as received wh	ile the I2CxR	C C	c				
bit 5		ddress bit (whe		_					
	1 = Indicates 0 = Indicates	s that the last by that the last by ear at device ac	/te received \ /te received \	was data was device ado		f slave byte.			
bit 4	P: Stop bit								
		s that a Stop bit was not detecte		tected last					

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER

REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R_W: Read/Write Information bit (when operating as I^2C slave)
	1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I^2C device address byte.
bit 1	RBF: Receive Buffer Full Status bit 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
—	—	—	_	—	—	AMSK9	AMSK8	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-10 Unimplemented: Read as '0'

bit 9-0 AMSKx: Mask for Address Bit x Select bit

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN 2.0, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA[®] encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8-bit or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or two stop bits
- Hardware flow control option with UxCTS and UxRTS pins
- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data buffer
- · 4-deep FIFO Receive Data buffer
- · Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive interrupts
- · A separate interrupt for all UART error conditions
- · Loopback mode for diagnostic support
- Support for sync and break characters
- · Support for automatic baud rate detection
- IrDA[®] encoder and decoder logic
- 16x baud clock output for IrDA[®] support

A simplified block diagram of the UART module is shown in Figure 18-1. The UART module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 18-1: UART SIMPLIFIED BLOCK DIAGRAM



18.1 UART Helpful Tips

- 1. In multi-node direct-connect UART networks, UART receive inputs react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UART module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock relative to the incoming UxRX bit timing is no longer synchronized, resulting in the first character being invalid. This is to be expected.

18.2 UART Resources

Many useful resources related to UART are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

```
Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:
http://www.microchip.com/wwwproducts/
Devices.aspx?dDocName=en532311
```

18.2.1 KEY RESOURCES

- Section 17. "UART" (DS70188)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

18.3 UART Control Registers

REGISTER 18-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
UARTEN ⁽¹⁾	—	USIDL	IREN ⁽²⁾	RTSMD	—	UEN<1:0>		
bit 15 bit 8								

R/W-0 HC	R/W-0	R/W-0 HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL	<1:0>	STSEL
bit 7							bit 0

Legend:	HC = Hardware cleared		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	 UARTEN: UARTx Enable bit⁽¹⁾ 1 = UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN<1:0> 0 = UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption minimal
bit 14	Unimplemented: Read as '0'
bit 13	USIDL: Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12	IREN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾
	 1 = IrDA[®] encoder and decoder enabled 0 = IrDA[®] encoder and decoder disabled
bit 11	RTSMD: Mode Selection for UxRTS Pin bit
	1 = <u>UxRTS</u> pin in Simplex mode 0 = UxRTS pin in Flow Control mode
bit 10	Unimplemented: Read as '0'
bit 9-8	UEN<1:0>: UARTx Enable bits
	 11 = UxTX, UxRX and BCLK pins are enabled and used; UxCTS pin controlled by port latches 10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used 01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin controlled by port latches 00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLK pins controlled by port latches
bit 7	WAKE: Wake-up on Start bit Detect During Sleep Mode Enable bit
	 1 = UARTx continues to sample the UxRX pin; interrupt generated on falling edge; bit cleared in hardware on following rising edge 0 = No wake-up enabled
bit 6	LPBACK: UARTx Loopback Mode Select bit
	1 = Enable Loopback mode 0 = Loopback mode is disabled
bit 5	ABAUD: Auto-Baud Enable bit
	 1 = Enable baud rate measurement on the next character – requires reception of a Sync field (55h) before other data; cleared in hardware upon completion 0 = Baud rate measurement disabled or completed
Note 1:	Refer to Section 17. "UART" (DS70188) in the <i>"dsPIC33F/PIC24H Family Reference Manual"</i> for information on enabling the UART module for receive or transmit operation.

2: This feature is only available for the 16x BRG mode (BRGH = 0).

REGISTER 18-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

bit 4	URXINV: Receive Polarity Inversion bit 1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	 BRGH: High Baud Rate Enable bit 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15				•			bit 8
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0
Legend:		HC = Hardwar	re cleared			C = Clea	ar only bit
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x = Bit is unki		nown	

<pre>KISEL<1:0>: Transmission Interrupt Mode Selection bits = Reserved; do not use = Interrupt when a character is transferred to the Transmit Shift register, and as a result, the transmit buffer becomes empty = Interrupt when the last character is shifted out of the Transmit Shift register; all transmit operations are completed = Interrupt when a character is transferred to the Transmit Shift register (this implies there is at least one character open in the transmit buffer) KINV: Transmit Polarity Inversion bit <u>tEN = 0:</u> UxTX Idle state is '0' UxTX Idle state is '1' IrDA[®] encoded UxTX Idle state is '1' IrDA[®] encoded UxTX Idle state is '0' mplemented: Read as '0' KBRK: Transmit Break bit</pre>
 Interrupt when a character is transferred to the Transmit Shift register, and as a result, the transmit buffer becomes empty Interrupt when the last character is shifted out of the Transmit Shift register; all transmit operations are completed Interrupt when a character is transferred to the Transmit Shift register (this implies there is at least one character open in the transmit buffer) (INV: Transmit Polarity Inversion bit <u>IEN = 0:</u> UXTX Idle state is '0' UXTX Idle state is '0' UXTX Idle state is '1' ITDA[®] encoded UXTX Idle state is '1' IrDA[®] encoded UXTX Idle state is '0' (BRK: Transmit Break bit
 operations are completed Interrupt when a character is transferred to the Transmit Shift register (this implies there is at least one character open in the transmit buffer) CINV: Transmit Polarity Inversion bit CEN = 0: UxTX Idle state is '0' UxTX Idle state is '1' ITDA[®] encoded UxTX Idle state is '1' IrDA[®] encoded UxTX Idle state is '0' CINC Provide the transmit Break bit
 Interrupt when a character is transferred to the Transmit Shift register (this implies there is at least one character open in the transmit buffer) CINV: Transmit Polarity Inversion bit EN = 0: UxTX Idle state is '0' UxTX Idle state is '1' EN = 1: IrDA[®] encoded UxTX Idle state is '1' IrDA[®] encoded UxTX Idle state is '0' mplemented: Read as '0' CBRK: Transmit Break bit
EN = 0: UxTX Idle state is '0' UxTX Idle state is '1' EN = 1: IrDA [®] encoded UxTX Idle state is '1' IrDA [®] encoded UxTX Idle state is '0' mplemented: Read as '0' KBRK: Transmit Break bit
UxTX Idle state is '0' UxTX Idle state is '1' IEN = 1: IrDA [®] encoded UxTX Idle state is '1' IrDA [®] encoded UxTX Idle state is '0' mplemented: Read as '0' KBRK: Transmit Break bit
UxTX Idle state is '1' <u>EN = 1:</u> IrDA [®] encoded UxTX Idle state is '1' IrDA [®] encoded UxTX Idle state is '0' mplemented: Read as '0' (BRK: Transmit Break bit
<u>EN = 1:</u> IrDA [®] encoded UxTX Idle state is '1' IrDA [®] encoded UxTX Idle state is '0' mplemented: Read as '0' (BRK: Transmit Break bit
IrDA [®] encoded UxTX Idle state is '1' IrDA [®] encoded UxTX Idle state is '0' mplemented: Read as '0' KBRK: Transmit Break bit
IrDA [®] encoded UxTX Idle state is '0' mplemented: Read as '0' (BRK: Transmit Break bit
mplemented: Read as '0' (BRK: Transmit Break bit
(BRK: Transmit Break bit
Send Sync Break on next transmission - Start bit, followed by twelve '0' bits, followed by Stop bit
cleared by hardware upon completion
Sync Break transmission disabled or completed
(EN: Transmit Enable bit ⁽¹⁾
Transmit enabled, UxTX pin controlled by UARTx Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled
by port
(BF: Transmit Buffer Full Status bit (read-only)
Transmit buffer is full
Transmit buffer is not full, at least one more character can be written
IT: Transmit Shift Register Empty bit (read-only)
Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed
Transmit Shift Register is not empty, a transmission is in progress or queued
KISEL<1:0>: Receive Interrupt Mode Selection bits
= Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)
 Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters) Interrupt is set on UxRSR transfer making the receive buffer 3/4 full (i.e., has 3 data characters Interrupt is set when any character is received and transferred from the UxRSR to the received

Note 1: Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	 1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect 0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (read/clear only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 → 0 transition) resets the receiver buffer and the UxRSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

19.0 ENHANCED CAN (ECAN™) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

19.1 Overview

The Enhanced Controller Area Network (ECAN[™]) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier)
 acceptance filters
- Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- · Programmable clock source
- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

19.2 Frame Types

The ECAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:

- Standard Data Frame: A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18bit Extended Identifier (EID).
- Extended Data Frame: An extended data frame is similar to a standard data frame, but includes an extended identifier as well.
- Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.

• Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.


• Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.

· Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.





19.3 Modes of Operation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- Initialization mode
- · Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- · Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

19.3.1 INITIALIZATION MODE

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module cannot be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:

- All Module Control registers
- Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

19.3.2 DISABLE MODE

In Disable mode, the module does not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.

If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL1<7:5>) = 001, that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the ECAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the ECAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

19.3.3 NORMAL OPERATION MODE

Normal Operation mode is selected when REQOP<2:0> = 000. In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

19.3.4 LISTEN ONLY MODE

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

19.3.5 LISTEN ALL MESSAGES MODE

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = '111'. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

19.3.6 LOOPBACK MODE

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

19.4 ECAN Resources

Many useful resources related to ECAN are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

19.4.1 KEY RESOURCES

- Section 21. "Enhanced Controller Area Network (ECAN™)" (DS70185)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

19.5 ECAN Control Registers

CiCTRL1: ECAN™ CONTROL REGISTER 1 REGISTER 19-1: U-0 U-0 R/W-0 R/W-0 r-0 R/W-1 R/W-0 R/W-0 CSIDL REQOP<2:0> ABAT ____ bit 15 bit 8 R-1 R-0 U-0 R/W-0 U-0 U-0 R/W-0 R-0 OPMODE<2:0> CANCAP WIN bit 7 bit 0 Legend: r = Bit is reserved R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '0' = Bit is cleared -n = Value at POR '1' = Bit is set x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 CSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12 ABAT: Abort All Pending Transmissions bit 1 = Signal all transmit buffers to abort transmission. 0 = Module will clear this bit when all transmissions are aborted bit 11 Reserved: Do not use bit 10-8 REQOP<2:0>: Request Operation Mode bits 111 = Set Listen All Messages mode 110 = Reserved 101 = Reserved 100 = Set Configuration mode 011 = Set Listen Only Mode 010 = Set Loopback mode 001 = Set Disable mode 000 = Set Normal Operation mode bit 7-5 OPMODE<2:0>: Operation Mode bits 111 = Module is in Listen All Messages mode 110 = Reserved 101 = Reserved 100 = Module is in Configuration mode 011 = Module is in Listen Only mode 010 = Module is in Loopback mode 001 = Module is in Disable mode 000 = Module is in Normal Operation mode bit 4 Unimplemented: Read as '0' bit 3 CANCAP: CAN Message Receive Timer Capture Event Enable bit 1 = Enable input capture based on CAN message receive 0 = Disable CAN capture bit 2-1 Unimplemented: Read as '0' bit 0 WIN: SFR Map Window Select bit 1 = Use filter window 0 = Use buffer window

REGISTER 19	9-2: CiCTR	RL2: ECAN™	CONTROL	REGISTER 2	2		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—		—	—	—
bit 15							bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
_	—	_	DNCNT<4:0>				
bit 7							bit 0
Legend:		C = Writable b	oit, but only '0	' can be writter	n to clear the bit		
R = Readable bit W = Writabl		W = Writable	bit U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown						IOWII	

bit 15-5 bit 4-0	Unimplemented: Read as '0' DNCNT<4:0>: DeviceNet [™] Filter Bit Number bits 10010-11111 = Invalid selection 10001 = Compare up to data byte 3, bit 6 with EID<17>
	•
	• 00001 = Compare up to data byte 1, bit 7 with EID<0> 00000 = Do not compare data bytes

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0			
_	_				FILHIT<4:0>					
it 15							bit			
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0			
_				ICODE<6:0>						
pit 7							bit			
_egend:		C = Writable	bit, but only '0)' can be writter	n to clear the bit					
R = Readable	e bit	W = Writable	-		mented bit, read					
n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
oit 15-13 oit 12-8	-	ted: Read as ' Filter Hit Num								
	10000-1111									
	01111 = Filte									
	•									
	•									
	• 00001 = Filter 1									
	00001 = Filte 00000 = Filte									
oit 7	Unimplemen	ted: Read as '	0'							
oit 6-0	ICODE<6:0>:	Interrupt Flag	Code bits							
		11111 = Rese								
		IFO almost full eceiver overflo								
		/ake-up interru								
	1000001 = E									
	1000000 = N	o interrupt								
	•									
	•									
	0010000-0111111 = Reserved									
	0001111 = RB15 buffer Interrupt									
	•									
	•									
	• 0001001 = RB9 buffer interrupt									
	0001000 = RB8 buffer interrupt									
		RB7 buffer inte								
		RB6 buffer inte RB5 buffer inte								
		RB4 buffer inte								
		RB3 buffer inte								
	0000010 = 1	RB2 buffer inte	TUDI							
		RB1 buffer inte								

REGISTER	19-4: CiFCT	RL: ECAN™	FIFO CON	TROL REGIS	TER		
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	DMABS<2:0>		—	—	_	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	FSA<4:0>						
bit 7							bit 0
Lenend		0 Weiteble					
Legend:	1				n to clear the bi		
R = Readab		W = Writable		•	mented bit, read		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
	DMABS<2:0>: DMA Buffer Size bits 111 = Reserved 110 = 32 buffers in DMA RAM 101 = 24 buffers in DMA RAM 100 = 16 buffers in DMA RAM 011 = 12 buffers in DMA RAM 010 = 8 buffers in DMA RAM 001 = 6 buffers in DMA RAM 000 = 4 buffers in DMA RAM						
bit 12-5	•	ted: Read as '					
bit 4-0	FSA<4:0>: FIFO Area Starts with Buffer bits 11111 = Read buffer RB31 11110 = Read buffer RB30 •						
	00001 = TX/F	RX buffer TRB	1				

00000 = TX/RX buffer TRB0

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_				FBF	P<5:0>		
bit 15							bit 8
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
—	—			FNR	B<5:0>		
bit 7							bit (
Legend:		C = Writable b	oit, but only '0	' can be writter	n to clear the	bit	
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7-6	• • • • • • • • • • • • • • • • • • •	RB30 buffer IRB1 buffer IRB0 buffer ented: Read as '0	o '				
bit 5-0	011111 = 011110 = •	>: FIFO Next Rea RB31 buffer RB30 buffer IRB1 buffer IRB1 buffer	id Buffer Poin	ter bits			

bit 15 R/C-0 R/C-0 R/C-0 U-0 R/C-0 R/C-0 R/C-0 R/C-0 IVRIF WAKIF ERRIF — FIFOIF RBOVIF RBIF TBIF	REGISTER	19-6: CilNTF	: ECAN™ IN	ITERRUPT	FLAG REGIS	STER		
bit 15 Image: the second s	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
R/C-0 R/C-0 <th< td=""><td>_</td><td>—</td><td>TXBO</td><td>TXBP</td><td>RXBP</td><td>TXWAR</td><td>RXWAR</td><td>EWARN</td></th<>	_	—	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN
IVRIF WAKIF ERRIF FIFOIF RBOVIF RBIF TBIF bit 7	bit 15							bit 8
bit 7 Legend: C = Writable bit, but only '0' can be written to clear the bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 TXBO: Transmitter in Error State Bus Off bit 1 = Transmitter is not in Suo Off state 0 = Transmitter is not in Suo Off state 0 = Transmitter is not in Suo Passive bit 1 = Transmitter is not in Suo Passive state 0 = Transmitter is not in Suo Passive state 0 = Receiver is not in Bus Passive state 0 = Receiver is not in Bus Passive state 0 = Receiver is not in Error Warning state 0 = Transmitter is not State Warning bit 1 = Receiver is in the Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state bit 9 RXWAR: Receiver is not in Error State Warning bit 1 = Receiver is not in Error State Warning state bit 8 EWARN: Transmitter or Receiver is not In Error State Warning state 0 = Interrupt Request has occurred bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred bit 6 EWARN: Eus Wake up Activity Interrupt Flag bit 1 = Interrupt Request has occurred bit 5 <td>R/C-0</td> <td>R/C-0</td> <td>R/C-0</td> <td>U-0</td> <td>R/C-0</td> <td>R/C-0</td> <td>R/C-0</td> <td>R/C-0</td>	R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
Lagend: C = Writable bit, but only '0' can be written to clear the bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1 = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 15 TXBO: Transmitter in Error State Bus Off bit 1 = Transmitter is not in Bus Off state 0 = Transmitter is not in Bus Off state 0 = Transmitter is not in Bus Passive state bit 12 TXBP: Transmitter in Error State Bus Passive state 0 = Receiver is not in Bus Passive state bit 11 RXEP: Receiver in Error State Bus Passive state 0 = Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter in Error Warning state 0 = Transmitter is in Cirror Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is in Error Warning state c = Receiver is not in Error Warning state 0 = Receiver is in Error State Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning state c = Transmitter or Receiver is in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 4 Unimplememeted: Read as '0' </td <td>IVRIF</td> <td>WAKIF</td> <td>ERRIF</td> <td></td> <td>FIFOIF</td> <td>RBOVIF</td> <td>RBIF</td> <td>TBIF</td>	IVRIF	WAKIF	ERRIF		FIFOIF	RBOVIF	RBIF	TBIF
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 TKBO: Transmitter in Error State Bus Off bit 1 = Transmitter is in Bus Off state 0' = Transmitter is not in Bus Off state bit 12 TKBP: Transmitter in Error State Bus Passive bit 1 1 = Transmitter is not in Bus Passive state 0' = Transmitter is not in Bus Passive state 0 = Transmitter is in Bur Off State 0' = Transmitter is not in Bus Passive state 0 = Receiver is in Bus Possive state 0' = Transmitter is in Error Varning state 0 = Transmitter is in Error Varning state 0' = Transmitter is in Error Varning state 0 = Receiver is in to Error Warning state 0' = Transmitter or Receiver is ror State Warning bit 1 = Receiver is in Error Varning state 0' = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0' = Transmitter or Receiver is not in Error State Warning state 1 = Receiver is in Error Varning state 0' = Interrupt Request has occurred 1 = Interrupt Requesthas occurr	bit 7							bit (
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 1 TXBO: Transmitter in Error State Bus Off bit 1 = Transmitter is in Bus Off state 0 = Transmitter is not in Bus Off state 0 1 TXBP: Transmitter in Error State Bus Passive bit 1 = Transmitter is not in Bus Passive state 0 = Transmitter is not in Bus Passive state 0 1 1 RCPT Receiver is not in Bus Passive state 0 1 1 Receiver is not in Bus Passive state 0 1 1 1 1 Receiver is not in Error State Warning bit 1 1 1 1 Receiver is not in Error Warning state 0 1 1 1 1 1 1 Receiver is not in Error Warning state 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Legend:		C = Writable	bit, but only '()' can be writte	n to clear the bi	t	
bit 15-14 Unimplemented: Read as '0' bit 13 TXBO: Transmitter in Error State Bus Off bit 1 = Transmitter is in Dus Off state 0 = Transmitter is not in Bus Off state 1 = Transmitter is not in Bus Passive state 1 = Transmitter is not in Bus Passive state 0 = Transmitter is not in Bus Passive state 1 = Receiver is not in Bus Passive state 0 = Receiver is not in Error State Bus Passive state 0 = Receiver is not in Error State Warning bit 1 = Transmitter is not in Error Warning state 0 = Receiver is not in Error State Warning bit 1 = Receiver is not in Error Warning state 0 = Receiver is not in Error State Warning state 0 = Transmitter or Receiver is In Error State Warning state 1 = Intansmitter or Receiver is not in Error State Warning state bit 8 EWARN : Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF : Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred bit 6 WAKIF : Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has occurred bit 5 ERRIF : Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred bit 4 Unimplemented : Read as '0' bit 3 FIFOIF : FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has oc	R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
bit 13 TXBO: Transmitter in Error State Bus Off bit 1 = Transmitter is in Bus Off state = Transmitter is in Bus Passive state bit 12 TXBP: Transmitter in Error State Bus Passive bit 1 = Transmitter is not in Bus Passive state = Transmitter is not in Bus Passive state bit 11 RXBP: Receiver is not in Bus Passive state bit 11 RXBP: Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is not in Error Warning state 0 = Transmitter is not in Error Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error State Warning bit 1 = Transmitter or Receiver is not in Error State Warning state 0 = Receiver is not in Error State Warning state bit 8 EWARN: Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 4 Unimplemented: Read as '0' 1 = Interrupt Request has oc	-n = Value at	POR	'1' = Bit is set	İ	'0' = Bit is cle	eared	x = Bit is unkr	nown
1 = Transmitter is in Bus Off state 0 = Transmitter is not in Bus Off state bit 12 TXBP: Transmitter in Error State Bus Passive bit 1 = Transmitter is in Bus Passive state 0 = Transmitter is not in Bus Passive state 0 = Receiver is Forro State Bus Passive bit 1 = Receiver is in Bus Passive state 0 = Receiver is not in Bus Passive state 0 = Receiver is in Error State Warning bit 1 = Transmitter is in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error State Warning state 0 = Receiver is not in Error State Warning state 0 = Transmitter or Receiver is Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 8 EWARN: Transmitter or Receiver is not Error State Warning state 0 = Transmitter or Receiver is not Error State Warning state 0 = Interrupt Request has not occurred bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has not occurred <td>bit 15-14</td> <td>Unimplemen</td> <td>ted: Read as '</td> <td>0'</td> <td></td> <td></td> <td></td> <td></td>	bit 15-14	Unimplemen	ted: Read as '	0'				
0 = Transmitter is not in Bus Off state bit 12 TXBP: Transmitter is In Error State Bus Passive bit 1 = Transmitter is not in Bus Passive state 0 = Transmitter is not in Bus Passive state bit 11 RXBP: Receiver in Error State Bus Passive state 0 = Transmitter is not in Bus Passive state bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state 0 = Transmitter is not Error Warning state 0 = Receiver is in Error Warning state 0 = Receiver is in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver is Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit <t< td=""><td>bit 13</td><td>-</td><td></td><td></td><td>bit</td><td></td><td></td><td></td></t<>	bit 13	-			bit			
bit 12 TXBP: Transmitter in Error State Bus Passive bit 1 = Transmitter is in Bus Passive state 0 = Transmitter is in tim Bus Passive state bit 11 RXBP: Receiver in Error State Bus Passive bit 1 = Receiver is not in Bus Passive state 0 = Receiver is not in Bus Passive state 0 = Receiver is not in Bus Passive state 0 = Receiver is not in Bus Passive state bit 10 TXMR: Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state 0 = Transmitter is not in Error Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error State Warning bit 1 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has cocurred 0 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 4 Unimplemented: Read as '0' bit 3								
1 = Transmitter is not in Bus Passive state 0 = Transmitter is not in Bus Passive state bit 11 RXBP: Receiver in Error State Bus Passive state 0 = Receiver is in Bus Passive state 0 = Receiver is in Bus Passive state 0 = Receiver is in Bus Passive state 0 = Receiver is not in Bus Passive state 0 = Receiver is not in Error Varning state 0 = Transmitter is not in Error Warning state 0 = Transmitter is not in Error Varning state 0 = Receiver is not in Error Varning state 0 = Receiver is not in Error Varning state 0 = Receiver is not in Error Varning state 0 = Receiver is not reror Varning state 0 = Receiver is not in Error State Warning state 0 = Receiver is not reror Varning state 0 = Receiver is not reror Varning state 0 = Receiver is not reror Varning state 0 = Transmitter or Receiver is not reror State Warning state bit 8 EWARN: Transmitter or Receiver is not reror State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not cremed bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has not occurred bit 6 WAKIF: Bus Wake-up Activity Inte								
0 = Transmitter is not in Bus Passive state bit 11 RXBP: Receiver in Error State Bus Passive bit 1 = Receiver is in Bus Passive state 0 = Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state 0 = Transmitter is in Error Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning bit 1 = Transmitter or Receiver is in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred bit 6 WAKIF: Eus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred bit 4 Unimplemented: Read as '0' 1 1 bit 4 Unimplemented: Read as '0' 1 1 bit 4 Unimplemented: Read as cour	bit 12				ssive bit			
bit 11 RXBP: Receiver in Error State Bus Passive bit 1 = Receiver is in Bus Passive state 0 = Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is not in Error Warning state 0 = Transmitter is not in Error State Warning bit 1 = Transmitter is not in Error Warning state 0 = Receiver is in Error Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is not in Error Warning state 0 = Receiver is not in Error State Warning bit 1 = Transmitter or Receiver is nor State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 8 EWARN: Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit 1 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' 1 = Interrupt Request has not occurred bit 2 RBOVIF: RX Buffer Overflow In					•			
1 = Receiver is in Bus Passive state 0 = Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state 0 = Transmitter is not in Error Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error State Warning bit 1 = Transmitter or Receiver in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 7 WRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CIINTF<13:8> register) 1 = Interrupt Request has occurred bit 4 Unimplemented: Read as '0'	bit 11				-			
0 = Receiver is not in Bus Passive state bit 10 TXWAR: Transmitter in Error State Warning bit 1 = Transmitter is in Error Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is in Error Warning state 0 = Receiver is in Error Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning bit 1 = Transmitter or Receiver is in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 5 ERRIF: Error Interrupt Flag bit 1 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 4 Unimplemented: Read as '0' bit 5 ERGVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has not occurred <td></td> <td></td> <td></td> <td></td> <td>vebit</td> <td></td> <td></td> <td></td>					vebit			
1 = Transmitter is in Error Warning state 0 = Transmitter is not in Error Warning state bit 9 RXWAR: Receiver in Error Varning state 0 = Receiver is in Error Warning state 0 = Receiver is in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error Warning state 0 = Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Interrupt Request has occurred 0 = Interrupt Request has occurred </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
0 = Transmitter is not in Error Warning state bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is in Error Warning state 0 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning bit 1 = Transmitter or Receiver is in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has oc	bit 10	TXWAR: Trar	nsmitter in Erro	or State Warni	ng bit			
bit 9 RXWAR: Receiver in Error State Warning bit 1 = Receiver is in Error Warning state 0 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver is In Error State Warning state 0 = Transmitter or Receiver is in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CIINTF<13:8> register) 1 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has not occurred bit 1 Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Int		•						
1 = Receiver is in Error Warning state 0 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning bit 1 = Transmitter or Receiver is in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has not occurred bit 1 Interrupt Request has occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has not occurred bit 1 Interrupt Request has not occurred bit 2 RBOVIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred Interrupt Req		-						
0 = Receiver is not in Error Warning state bit 8 EWARN: Transmitter or Receiver in Error State Warning state 1 = Transmitter or Receiver is in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Int	bit 9	1 = Receiver is in Error Warning state						
bit 8 EWARN: Transmitter or Receiver in Error State Warning bit 1 = Transmitter or Receiver is in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred 0 = Interrupt Request has								
1 = Transmitter or Receiver is in Error State Warning state 0 = Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 5 ERROVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has not occurred bit 1 Interrupt Request has not occurred bit 1 Interrupt Request has not occurred bit 1 Interrupt Request has not occurred bit 1 Interrupt Req	bit 8			•		ı bit		
0 = Transmitter or Receiver is not in Error State Warning state bit 7 IVRIF: Invalid Message Received Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 6 Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 1 Interrupt Request has occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 1 Interrupt Request has occurred bit 1 Interrupt Request has occurred bit 1 Interrupt Request has occurred bit 0 TBIF: TX Buffer In	bit o							
1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 4 Unimplemented: Read as '0' bit 5 ERRUF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Req								
0 = Interrupt Request has not occurred bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Inte	bit 7		•		pt Flag bit			
bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 4 Unimplemented: Read as '0' bit 5 RIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred		1 = Interrupt Request has occurred						
1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Requ		•	•					
0 = Interrupt Request has not occurred bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register) 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 1 = Interrupt Request has occurred <	bit 6				lag bit			
bit 5ERRIF: Error Interrupt Flag bit (multiple sources in CiINTF<13:8> register)1 = Interrupt Request has occurred0 = Interrupt Request has not occurredbit 4Unimplemented: Read as '0'bit 3FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurredbit 2BOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurredbit 1BIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurredbit 1BIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurredbit 0TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurredbit 0								
1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 0 = Interrupt Request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred bit 1 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred	bit 5							
0 = Interrupt Request has not occurred bit 4 Unimplemented: Read as '0' bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 = Interrupt Request has not occurred bit 1 = Interrupt Request has not occurred bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 1 = Interrupt Request has occurred								
bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred								
1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 2 RBOVIF : RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 RBIF : RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 RBIF : RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred bit 0 TBIF : TX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred	bit 4	Unimplemen	ted: Read as	0'				
0 = Interrupt Request has not occurred bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 1 = Interrupt Request has occurred	bit 3	FIFOIF: FIFO	Almost Full In	terrupt Flag b	bit			
bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred								
1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred bit 1 Image: The second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second seco		-	-					
bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has not occurred 0 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred	bit 2				ag bit			
bit 1 RBIF: RX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred			•					
1 = Interrupt Request has occurred 0 = Interrupt Request has not occurred bit 0 TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred	hit 1	-	-					
bit 0 = Interrupt Request has not occurred TBIF: TX Buffer Interrupt Flag bit 1 = Interrupt Request has occurred								
1 = Interrupt Request has occurred								
	bit 0							
0 = Interrupt Request has not occurred								
		0 = Interrupt F	Request has n	ot occurred				

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	_	_	—	_	_	_			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
IVRIE	WAKIE	ERRIE		FIFOIE	RBOVIE	RBIE	TBIE			
bit 7							bit (
Legend:		C = Writable b	oit. but only '()' can be writter	n to clear the bit					
R = Readabl	e bit	W = Writable			mented bit, read					
-n = Value at		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-8	Unimplemer	nted: Read as ')'							
bit 7	IVRIE: Invalio	d Message Rec	eived Interru	pt Enable bit						
	1 = Interrupt Request Enabled									
		Request not en								
bit 6	WAKIE: Bus Wake-up Activity Interrupt Flag bit									
		Request Enable								
L:1 F		Request not en								
bit 5		Interrupt Enab								
		Request Enable Request not en								
bit 4	-									
	-	nted: Read as '(a hit						
bit 3) Almost Full Inf Request Enable		ebit						
	1 = Interrupt Request Enabled 0 = Interrupt Request not enabled									
bit 2	-	-		nable bit						
	RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt Request Enabled									
	0 = Interrupt	0 = Interrupt Request not enabled								
bit 1	RBIE: RX Bu	iffer Interrupt Er	able bit							
		Request Enable								
		Request not en								
bit 0		ffer Interrupt En								
		Request Enable								
	0 = interrupt	Request not en	apied							

REGISTER 19-8: CIEC: ECAN[™] TRANSMIT/RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TERR	CNT<7:0>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			RERR	CNT<7:0>			
bit 7							bit 0
Legend:		C = Writable bi	t, but only '	0' can be written to	clear the	bit	
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			

bit 15-8	TERRCNT<7:0>: Transmit Error Count bits
bit 7-0	RERRCNT<7:0>: Receive Error Count bits

REGISTER 19-9: CICFG1: ECAN™ BAUD RATE CONFIGURATION REGISTER 1

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 15 bit 8	_	—	—	—	—	—	—	_
	bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW	<1:0>			BRF	P<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ 10 = Length is 3 x TQ 01 = Length is 2 x TQ 00 = Length is 1 x TQ
bit 5-0	BRP<5:0>: Baud Rate Prescaler bits
	11 1111 = TQ = 2 x 64 x 1/FCAN
	•
	•
	•
	00 0010 = TQ = 2 x 3 x 1/FCAN 00 0001 = TQ = 2 x 2 x 1/FCAN 00 0000 = TQ = 2 x 1 x 1/FCAN

R/W-xR/W-xR/W-xR/W-xR/W-xSEG2PHTSSAMSEG1PH<2:0>PRSEG<2:0>bit 7bit 7	U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x				
R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x <th< td=""><td></td><td>WAKFIL</td><td>_</td><td>_</td><td></td><td></td><td>SEG2PH<2:0></td><td></td></th<>		WAKFIL	_	_			SEG2PH<2:0>					
SEG2PHTS SAM SEG1PH<2:0> PRSEG<2:0> bit 7 bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' WaKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up bit 13-11 Unimplemented: Read as '0' 00 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus Line bit 1 = Length is 1 x To 000 = Length is 1 x To 0 = CaptH SEG2PH<2:0>: Phase Segment 1 bits 1 = Length is 1 x To 000 = Length is 1 x To 0 = Length is 1 x To 000 = Length is 8 x To 0 = Length is 8 x To . 0 = Length is 8 x To . 0 = Length i	bit 15							bit				
SEG2PHTS SAM SEG1PH<2:0> PRSEG<2:0> bit 7 bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' WaKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up bit 13-11 Unimplemented: Read as '0' 00 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus line filter for wake-up 0 = CAN bus Line bit 1 = Length is 1 x To 000 = Length is 1 x To 0 = CaptH SEG2PH<2:0>: Phase Segment 1 bits 1 = Length is 1 x To 000 = Length is 1 x To 0 = Length is 1 x To 000 = Length is 8 x To 0 = Length is 8 x To . 0 = Length is 8 x To . 0 = Length i												
bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 WAKFIL: Select CAN bus Line filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter for Wake-up 0 = CAN bus line is sample for the CAN bus line bit 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is 8 x TQ 0 = 0 0 = Length is 1 x TQ 0 = 0 0			R/W-x			R/W-x		R/W-x				
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' bit 14 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up bit 13-11 Unimplemented: Read as '0' bit 10-8 SEG2PH<2:0>: Phase Segment 2 bits 111 = Length is 1 x TQ 000 = Length is 1 x TQ 000 = Length is 1 x TQ 000 = Length is 0 read the sample point 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled three times at the sample point 0 = Bus line is sampled three times at the sample point 0 = Bus line is sampled three times at the sample point 0 = Bus line is sampled three times at the sample point 0 = Bus line is sampled three times at the sample point 0 = Bus line is sampled three times at the sample point 0 = Bus line is sampled three times at the sample point 0 = Bus line is sampled three times at the sample point 0 = Bus line is sampled three times at the sample	SEG2PHT	S SAM		SEG1PH<2:0	>		PRSEG<2:0>					
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' '' Bit is unknown 0 = CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up '' 0 = CAN bus line filter is not used for wake-up '' '' bit 13-11 Unimplemented: Read as '0' '' SEG2PH<2:0>: Phase Segment 2 bits '' '' 000 = Length is 1 x TQ '' '' 000 = Length is 1 x TQ '' '' 000 = Length is 1 x TQ '' '' 000 = Length is 1 x TQ '' '' 000 = Length is 1 x TQ '' '' 000 = Length is 1 x TQ '' '' 000 = Length is 1 x TQ '' '' 000 = Length is 1 x TQ '' '' 000 = Length is 1 x TQ '' ''' <	bit 7							bit				
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 Unimplemented: Read as '0' '' bit 14 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up bit 13-11 Unimplemented: Read as '0' SEG2PH-2:0>: Phase Segment 2 bits 111 = Length is 1 x TQ 000 = Length is 1 x TQ 000 = Length is 1 x TQ 000 = Length is is sampled three times at the sample point 000 = Length is 1 x TQ bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ <	Legend:											
bit 15 Unimplemented: Read as '0' bit 14 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up bit 13-11 Unimplemented: Read as '0' bit 10-8 SEG2PH<2:0>: Phase Segment 2 bits 111 = Length is 8 x To • • • • • • • • • • • • • • • • • • •	R = Readab	le bit	W = Writable	e bit	U = Unimple	mented bit, re	ad as '0'					
bit 14 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 111 Unimplemented: Read as '0' SEG2PH2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ 000 = Length is 1 x TQ 000 = Length is 1 x TQ 000 = Length is 1 x TQ 1 = Feely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 1 = Length is 8 x TQ 000 = Length is 1 x TQ 000 = Length is 1 x TQ 000 = Length is 1 x TQ	-n = Value a	t POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkno	own				
bit 14 WAKFIL: Select CAN bus Line Filter for Wake-up bit 1 = Use CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 111 Unimplemented: Read as '0' SEG2PH2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ 000 = Length is 1 x TQ 000 = Length is 1 x TQ 000 = Length is 1 x TQ 1 = Feely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 1 = Length is 8 x TQ 000 = Length is 1 x TQ 000 = Length is 1 x TQ 000 = Length is 1 x TQ	hit 15	Unimplome	atadı Dood oo	· ^ '								
<pre>1 = Use CAN bus line filter for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line filter is not used for wake-up 0 = CAN bus line is 8 x TQ 0 = Length is 1 x TQ 0 = Length is 1 x TQ 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater 0 = Maximum of SEG1PH bits or lnformation Processing Time (IPT), whichever is greater 0 = Maximum of SEG1PH bits or lnformation Processing Time (IPT), whichever is greater 0 = Maximum of SEG1PH bits or lnformation Processing Time (IPT), whichever is greater 0 = Maximum of SEG1PH bits or lnformation Processing Time (IPT), whichever is greater 0 = Maximum of SEG1PH bits or lnformation Processing Time (IPT), whichever is greater 0 = Maximum of SEG1PH bits or lnformation Processing Time (IPT), whichever is greater 0 = Maximum of SEG1PH bits or lnformation Processing Time (IPT), whichever is greater 0 = Maximum of SEG1PH bits or lnformation Processing Time (IPT), whichever is greater 0 = Maximum of SEG1PH bits or lnformation Processing Time (IPT), whichever is greater 0 = Maximum of SEG1PH bits or lnformation Processing Time (IPT), whichever is greater 0 = Maximum of SEG1PH bits or lnformation Processing Time (IPT), whichever is greater 0 = Bus line is sampled of the CAN bus Line bit 1 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Length is 8 x TQ 0 = Length is 1 x TQ 0 = Length is 1 x TQ 0 = Length is 8 x TQ 0 = Length is 8 x TQ 0 = Length is 8 x TQ 0 = Length is 8 x TQ 0 = Length is 8 x TQ 0 = Length is 8 x TQ 0 = Length is 8 x TQ 0 = Length is 8 x TQ 0 = Length is 8 x TQ 0 = Length is 8 x TQ 0 = Length is 8 x TQ 0 = Length is 8 x TQ 0 = Length is 8 x</pre>		-			laka wa hit							
 0 = CAN bus line filter is not used for wake-up bit 13-11 Unimplemented: Read as '0' SEG2PH-2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ . 	DIC 14				vake-up bit							
bit 13-11 Unimplemented: Read as '0' bit 10-8 SEG2PH<2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ					a_un							
bit 10-8 SEG2PH<2:0>: Phase Segment 2 bits 111 = Length is 8 x TQ	hit 13_11				c-up							
<pre>111 = Length is 8 x Tq 111 = Length is 8 x Tq 000 = Length is 1 x Tq bit 7 SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is 8 x Tq bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 1 x Tq PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x Tq </pre>		-										
 bit 7 SEG2PHTS: Phase Segment 2 Time Select bit Freely programmable Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit Bus line is sampled three times at the sample point Bus line is sampled once at the sample point Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits Length is 1 x TQ bit 2-0 PRSEG<2:0>: Propagation Time Segment bits Length is 8 x TQ Length is 8 x TQ 	bit 10-0											
bit 7 SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ . 000 = Length is 1 x TQ . bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ 		•										
bit 7 SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ . 000 = Length is 1 x TQ . bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ 		•										
bit 7 SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ . 000 = Length is 1 x TQ . bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ 		•										
bit 7 SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ . 000 = Length is 1 x TQ . bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ 		000 = 1 enat	h is 1 x To									
 1 = Freely programmable 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ 000 = Length is 1 x TQ PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ . 	bit 7	-		ent 2 Time Sele	ect bit							
bit 6 SAM: Sample of the CAN bus Line bit 1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ • • • • • • • • • • • • •		1 = Freely pr	ogrammable									
<pre>1 = Bus line is sampled three times at the sample point 0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ</pre>					ion Processing	g Time (IPT), v	whichever is greate	er				
<pre>0 = Bus line is sampled once at the sample point bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ • • • • • bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • • • • •</pre>	bit 6											
bit 5-3 SEG1PH<2:0>: Phase Segment 1 bits 111 = Length is 8 x TQ • • • • • • • • • • • • • • • • • • • • • • • • • • • •												
<pre>111 = Length is 8 x TQ bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ</pre>	hit 5_3		=	=	e point							
• • • bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •	DII 0-0											
bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •												
bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •												
bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •		•										
bit 2-0 PRSEG<2:0>: Propagation Time Segment bits 111 = Length is 8 x TQ • •			h is 1 v To									
111 = Length is 8 x TQ • •	hit 2.0	-		Time Seamen	t hite							
• • •				Time ocginen								
• • $000 = 1 \text{ end} \text{ is } 1 \times \text{To}$		•										
• $000 = 1$ enote is 1 x To		•										
$0.00 = 1 \text{ ength is } 1 \times T_0$		•										
			h is 1 v To									

REGISTER 19-11: 0	CIFEN1: ECAN™ ACCEPTANCE FILTER ENA	ABLE REGISTER
-------------------	-------------------------------------	---------------

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7							bit 0

Legend:	C = Writable bit, but only '0)' can be written to clear the b	it
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

FLTENn: Enable Filter n to Accept Messages bits

1 = Enable Filter n

0 = Disable Filter n

REGISTER 19-12: CIBUFPNT1: ECAN™ FILTER 0-3 BUFFER POINTER REGISTER

	5-12. OIDO			0-5 DOLLER			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F3BF	P<3:0>			F2BF	P<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
1000 0	-	P<3:0>	10000		-	P<3:0>	10000
bit 7							bit 0
Legend:		C = Writable	bit, but only 'C)' can be written	to clear the bi	t	
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
bit 15-12	1111 = Filte 1110 = Filte • • • • •	RX Buffer mash r hits received in r hits received in r hits received in r hits received in	n RX FIFO bu n RX Buffer 1 n RX Buffer 1	-			

bit 7-4 **F1BP<3:0>:** RX Buffer mask for Filter 1 (same values as bit 15-12)

bit 3-0 F0BP<3:0>: RX Buffer mask for Filter 0 (same values as bit 15-12)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F7BI	D<3:0>			F6BF	P<3:0>	
bit 15						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F5BI	><3:0>			F4BF	P<3:0>	
bit 7							bit C
Legend:		C = Writable	bit, but only '0	' can be written	to clear the bi	t	
R = Readable bit W = Writable bit				U = Unimplen	nented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			
bit 15-12	1111 = Filte 1110 = Filte •	: RX Buffer mas er hits received ir er hits received ir er hits received ir	n RX FIFO buf n RX Buffer 14				
	0001	er hits received in					
bit 11-8	F6BP<3:0>	: RX Buffer mas	k for Filter 6 (s	ame values as	bit 15-12)		
bit 7-4	F5BP<3:0>	: RX Buffer mas	k for Filter 5 (s	ame values as	bit 15-12)		

REGISTER 19-13: CiBUFPNT2: ECAN™ FILTER 4-7 BUFFER POINTER REGISTER

bit 3-0	F4BP<3:0>: RX Buffer mask for Filter 4	(same values as bit 15-12)
		,

REGISTER 19-14: CiBUFPNT3: ECAN™ FILTER 8-11 BUFFER POINTER REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
-	F11BF	P<3:0>		_	F10BI	P<3:0>	-		
bit 15				1			bit 8		
DAMA	D 444.0	D 4440	D /// 0	DAMA		DAMA	DAALO		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F9BP	<3:0>			F8BF	P<3:0>			
bit 7							bit 0		
Legend:		C = Writable	bit, but only '0	' can be written	to clear the bit	t			
R = Readabl	e bit	W = Writable			nented bit, read				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-12	1111 = Filter 1110 = Filter • • • • • • • • • • • • • • • • • • •	F11BP<3:0>: RX Buffer mask for Filter 11 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 • • • • • • • • • • • • •							
bit 11-8	F10BP<3:0>	: RX Buffer ma	sk for Filter 10) (same values	as bit 15-12)				
bit 7-4	F9BP<3:0>:	RX Buffer mas	k for Filter 9 (same values as	bit 15-12)				
bit 3-0	F8BP<3:0>:	RX Buffer mas	k for Filter 8 (same values as	bit 15-12)				

REGISTER	19-15: CIDU	FPN14: ECA			RPUINIER	REGISTER				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	F15B	P<3:0>			F14BI	><3:0>				
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	F13B	P<3:0>			F12BI	><3:0>				
bit 7							bit 0			
Legend:		C = Writable	bit, but only '0	' can be writter	to clear the bi	t				
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cleared x = Bit is unknown						
bit 15-12	F15BP<3:0>: RX Buffer mask for Filter 15									
	1111 = Filter hits received in RX FIFO buffer									
	1110 = Filte	er hits received in	n RX Buffer 14	ŀ						
	•									
	•									
	•									
	0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0									
bit 11-8	F14BP<3:0	>: RX Buffer ma	sk for Filter 14	(same values	as bit 15-12)					
bit 7-4	F13BP<3:0	>: RX Buffer ma	sk for Filter 13	(same values	as bit 15-12)					

REGISTER 19-15: CiBUFPNT4: ECAN™ FILTER 12-15 BUFFER POINTER REGISTER

bit 3-0 **F12BP<3:0>:** RX Buffer mask for Filter 12 (same values as bit 15-12)

	n (n =	0-15)							
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3		
bit 15							bit 8		
DAA									
R/W-x SID2	R/W-x SID1	R/W-x SID0	U-0	R/W-x EXIDE	U-0	R/W-x EID17	R/W-x EID16		
bit 7	5101	SIDU	_	EXIDE			bit 0		
							bit 0		
Legend:		C = Writable b	oit, but only 'C)' can be writte	n to clear the bi	t			
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15-5 bit 4 bit 3	1 = Message 0 = Message Unimplemen EXIDE: Exter If MIDE = 1: 1 = Match on 0 = Match on	SID<10:0>: Standard Identifier bits 1 = Message address bit SIDx must be '1' to match filter 0 = Message address bit SIDx must be '0' to match filter Unimplemented: Read as '0' EXIDE: Extended Identifier Enable bit If MIDE = 1: 1 = Match only messages with extended identifier addresses 0 = Match only messages with standard identifier addresses							
bit 2 bit 1-0	•	E bit. I ted: Read as 'i Extended Iden							

1 = Message address bit EIDx must be '1' to match filter 0 = Message address bit EIDx must be '0' to match filter

REGISTER 19-16: CIRXFnSID: ECAN[™] ACCEPTANCE FILTER STANDARD IDENTIFIER REGISTER n (n = 0-15)

n (n =	0-15)					
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID14	EID13	EID12	EID11	EID10	EID9	EID8
						bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID6	EID5	EID4	EID3	EID2	EID1	EID0
						bit 0
	R/W-x EID14 R/W-x	EID14 EID13 R/W-x R/W-x	R/W-x R/W-x R/W-x EID14 EID13 EID12 R/W-x R/W-x R/W-x	R/W-x R/W-x R/W-x R/W-x EID14 EID13 EID12 EID11 R/W-x R/W-x R/W-x R/W-x	R/W-xR/W-xR/W-xR/W-xEID14EID13EID12EID11EID10R/W-xR/W-xR/W-xR/W-xR/W-x	R/W-xR/W-xR/W-xR/W-xR/W-xEID14EID13EID12EID11EID10EID9R/W-xR/W-xR/W-xR/W-xR/W-xR/W-x

REGISTER 19-17:	CIRXFnEID: ECAN™ ACCEPTANCE FILTER EXTENDED IDENTIFIER REGISTER
	n (n = 0-15)

Legend:	C = Writable bit, but only '	D' can be written to clear the b	it
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

EID<15:0>: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter

0 = Message address bit EIDx must be '0' to match filter

REGISTER 19-18: CiFMSKSEL1: ECAN™ FILTER 7-0 MASK SELECTION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSK<1:0>		F6MSK<1:0>		F5MS	K<1:0>	F4MSK<1:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSK<1:0>		F2MSK<1:0>		F1MSK<1:0>		F0MSK<1:0>	
bit 7							bit 0

Legend:	C = Writable bit, but only '0	can be written to clear the bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	F7MSK<1:0>: Mask Source for Filter 7 bit 11 = No mask 10 = Acceptance Mask 2 registers contain mask 01 = Acceptance Mask 1 registers contain mask 00 = Acceptance Mask 0 registers contain mask
bit 13-12	F6MSK<1:0>: Mask Source for Filter 6 bit (same values as bit 15-14)
bit 11-10	F5MSK<1:0>: Mask Source for Filter 5 bit (same values as bit 15-14)
bit 9-8	F4MSK<1:0>: Mask Source for Filter 4 bit (same values as bit 15-14)
bit 7-6	F3MSK<1:0>: Mask Source for Filter 3 bit (same values as bit 15-14)
bit 5-4	F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bit 15-14)
bit 3-2	F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bit 15-14)
bit 1-0	F0MSK<1:0>: Mask Source for Filter 0 bit (same values as bit 15-14)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15MSK<1:0>		F14MS	K<1:0>	F13M5	SK<1:0>	F12MS	K<1:0>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11M	1SK<1:0>	F10MS	K<1:0>	F9MS	K<1:0>	F8MSI	<<1:0>
bit 7							bit C
Legend:		C = Writable	bit, but only '0)' can be written	to clear the bit		
R = Readabl	le bit	W = Writable bit		U = Unimplemented bit, read		l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-14	11 = No mas 10 = Accepta 01 = Accepta 00 = Accepta	ance Mask 2 re ance Mask 1 re ance Mask 0 re	gisters contair gisters contair gisters contair	n mask n mask n mask			
bit 13-12				bit (same value	-		
bit 11-10	F13MSK<1:0	D>: Mask Source	e for Filter 13	bit (same valu	es as bit 15-14))	
bit 9-8	F12MSK<1:0	D>: Mask Source	e for Filter 12	bit (same value	es as bit 15-14)		
bit 7-6	F11MSK<1:0	D>: Mask Source	e for Filter 11	bit (same value	es as bit 15-14)		
bit 5-4	F10MSK<1:0	D>: Mask Source	e for Filter 10	bit (same value	es as bit 15-14))	
bit 3-2	F9MSK<1:0>	Hask Source	for Filter 9 bi	t (same values	as bit 15-14)		

REGISTER 19-19: CIFMSKSEL2: ECAN™ FILTER 15-8 MASK SELECTION REGISTER

bit 1-0 **F8MSK<1:0>:** Mask Source for Filter 8 bit (same values as bit 15-14)

REGISTER	R 19-20: CiRXI REGIS	/InSID: ECAN STER n (n = (ANCE FILTE	R MASK STA	ANDARD IDEI	NTIFIER	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	
bit 15							bit	
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x	
SID2	SID1	SID0	_	MIDE	_	EID17	EID16	
bit 7							bit	
Legend:		C = Writable	bit, but only '0	' can be writter	n to clear the bi	it		
R = Readab	ole bit	W = Writable	W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value a	at POR	'1' = Bit is set	'1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown	
bit 15-5	1 = Include b	Standard Identii it SIDx in filter is don't care in	comparison	son				
bit 4	Unimplemer	nted: Read as '	0'					
bit 3	MIDE: Identif	ier Receive Mo	ode bit					
	0 = Match eit	ly message typ her standard o ilter SID) = (Me	r extended ad	dress message	e if filters match		DE bit in filte	

- bit 2 Unimplemented: Read as '0'
- bit 1-0 EID<17:16>: Extended Identifier bits
 - 1 = Include bit EIDx in filter comparison
 - 0 = Bit EIDx is don't care in filter comparison

REGISTER 19-21: CIRXMnEID: ECAN[™] ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER n (n = 0-2)

		•	•				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:	C = Writable bit, but only '0	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Include bit EIDx in filter comparison

0 = Bit EIDx is don't care in filter comparison

REGISTER 19-22: CiRXFUL1: ECAN™ RECEIVE BUFFER FULL REGISTER 1

		-					
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFUL2	RXFUL1	RXFUL0
bit 7							bit 0
Legend: C = Writable bit, but			oit, but only '0'	can be writter	n to clear the bit		
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			

'0' = Bit is cleared

x = Bit is unknown

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

'1' = Bit is set

0 = Buffer is empty

-n = Value at POR

REGISTER 19-23: CIRXFUL2: ECAN™ RECEIVE BUFFER FULL REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24
bit 15							bit 8

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL18	RXFUL17	RXFUL16
bit 7							bit 0

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty

REGISTER 19-24: CIRXOVF1: ECAN III RECEIVE BUFFER OVERFLOW REGISTER 1								
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	
bit 15							bit 8	
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	
RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	
bit 7							bit 0	
Legend:		C = Writable b	oit, but only '0'	can be writter	n to clear the bit			
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				

'0' = Bit is cleared

x = Bit is unknown

DECIOTED 40.04. CODVOVE4. FOANIM DECENCE DUFFED OVEDELOW DECIOTED 4

bit 15-0

-n = Value at POR

RXOVF<15:0>: Receive Buffer n Overflow bits

'1' = Bit is set

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

REGISTER 19-25: CIRXOVF2: ECAN™ RECEIVE BUFFER OVERFLOW REGISTER 2

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24
bit 15							bit 8

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16
bit 7							bit 0

Legend:	C = Writable bit, but only '0' can be written to clear the bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0

RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition

	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPF	RI<1:0>			
bit 15	•						bit 8			
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPF	RI<1:0>			
bit 7							bit			
		O Militable I	:t. ht. a.a.h. (0)							
Legend:	a h:t		-		n to clear the bit					
R = Readabl		W = Writable		•	nented bit, read					
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN			
bit 15-8	See Definition	n for Rits $7-0$	ontrols Buffer	n						
bit 7	See Definition for Bits 7-0, Controls Buffer n TXENm: TX/RX Buffer Selection bit									
		Bn is a transmi								
	0 = Buffer TRBn is a receive buffer									
bit 6	TXABTm: Me	essage Aborted	l bit ⁽¹⁾							
	1 = Message was aborted									
	0 = Message completed transmission successfully									
bit 5	TXLARBm: Message Lost Arbitration bit ⁽¹⁾									
		lost arbitration								
	-	did not lose arl		-						
bit 4	TXERRm: Error Detected During Transmission bit ⁽¹⁾									
	1 = A bus error occurred while the message was being sent									
	0 = A bus error did not occur while the message was being sent									
bit 3	TXREQm: Message Send Request bit 1 = Requests that a message be sent. The bit automatically clears when the message is successful									
	⊥ = Requests sent	that a messag	e de sent. The	e dit automatica	ally clears when	i the message i	s successful			
	0 = Clearing the bit to '0' while set requests a message abort									
bit 2	RTRENm: Au	uto-Remote Tra	nsmit Enable	bit						
	1 = When a remote transmit is received, TXREQ will be set									
	0 = When a remote transmit is received, TXREQ will be unaffected									
bit 1-0	TXmPRI<1:0	>: Message Tra	ansmission Pri	iority bits						
	11 = Highest message priority									
	$1 \cap = High int_{i}$	ermediate mes	sage priority							
	0	ermediate mess								

REGISTER 19-26: CITRmnCON: ECAN™ TX/RX BUFFER m CONTROL REGISTER

The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM. Note:

19.6 ECAN Message Buffers

ECAN Message Buffers are part of DMA RAM Memory. They are not ECAN special function registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

BUFFER 19-1: ECAN™ MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	SID10	SID9	SID8	SID7	SID6
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-2	SID<10:0>: Standard Identifier bits
bit 1	SRR: Substitute Remote Request bit
	1 = Message will request remote transmission
	0 = Normal message
bit 0	IDE: Extended Identifier bit
	1 = Message will transmit extended identifier
	0 = Message will transmit standard identifier

BUFFER 19-2: ECAN™ MESSAGE BUFFER WORD 1

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
_	—	_	—	EID17	EID16	EID15	EID14
bit 15							bit 8

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

BUFFER 19-3	B: ECAN	I™ MESSAGE	BUFFER \	NORD 2			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15							bit 8
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	—	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0
Legend: R = Readable	hit	W = Writable	hit	II = I Inimpler	mented bit, read	1 as 'N'	
-n = Value at POR '1' = Bit is set		0° = Bit is cleared $x = Bit is unknown$					
bit 15-10	EID<5:0>: E	xtended Identifie	er bits				
bit 9	RTR: Remot	e Transmission	Request bit				
	1 = Message 0 = Normal r	e will request rer nessage	note transmi	ssion			
hit 0	PP1: Deserved Bit 1						

bit 8	RB1: Reserved Bit 1
	User must set this bit to '0' per CAN protocol.
bit 7-5	Unimplemented: Read as '0'
bit 4	RB0: Reserved Bit 0
	User must set this bit to '0' per CAN protocol.
bit 3-0	DLC<3:0>: Data Length Code bits

BUFFER 19-4: ECAN™ MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	yte 1			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	yte 0			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			t	U = Unimplemented bit, read as '0'			
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

Byte 1<15:8>: ECAN™ Message Byte 0 bit 15-8

bit 7-0 Byte 0<7:0>: ECAN Message Byte 1

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

BUFFER 19-5: ECAN™ MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	/te 3			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			B	/te 2			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is		'1' = Bit is set		'0' = Bit is cleared x = Bit is		x = Bit is unki	nown

bit 15-8 Byte 3<15:8>: ECAN™ Message Byte 3

bit 7-0 Byte 2<7:0>: ECAN Message Byte 2

BUFFER 19-6: ECAN™ MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
Byte 5									
bit 15									

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			By	te 4			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable b	it	U = Unimplem	ented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unknow	ı

bit 15-8 Byte 5<15:8>: ECAN™ Message Byte 5

bit 7-0 Byte 4<7:0>: ECAN Message Byte 4

BUFFER 19-7: ECAN™ MESSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			Ву	rte 7				
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
			Ву	rte 6				
bit 7							bit 0	
Legend:								
R = Readable b	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-8 Byte 7<15:8>: ECAN™ Message Byte 7

bit 7-0 Byte 6<7:0>: ECAN Message Byte 6

BUFFER 19-8: ECAN™ MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_			FILHIT<4:0> ⁽¹)	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—		—	_	—
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits⁽¹⁾

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

Note 1: These bits are only written by the module for receive buffers, and are unused for transmit buffers.


20.0 DATA CONVERTER INTERFACE (DCI) MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Data Converter Interface (DCI)" (DS70288) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

20.1 Module Introduction

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 Data Converter Interface (DCI) module allows simple interfacing of devices, such as audio coder/decoders (Codecs), ADC and D/A converters. The following interfaces are supported:

- Framed Synchronous Serial Transfer (Single or Multi-Channel)
- Inter-IC Sound (I²S) Interface
- · AC-Link Compliant mode
- The DCI module provides the following general features:
- · Programmable word size up to 16 bits
- Supports up to 16 time slots, for a maximum frame size of 256 bits
- Data buffering for up to 4 samples without CPU overhead



20.2 DCI Resources

Many useful resources related to DCI are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

20.2.1 KEY RESOURCES

- Section 20. "Data Converter Interface (DCI)" (DS70288)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

20.3 DCI Control Registers

REGISTER 20-1: DCICON1: DCI CONTROL REGISTER 1 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 U-0 DCIEN DCISIDL DLOOP CSCKD CSCKE COFSD bit 15 R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 R/W-0 R/W-0 UNFM CSDOM DJST COFSM<1:0> bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 DCIEN: DCI Module Enable bit 1 = Module is enabled 0 = Module is disabled bit 14 Unimplemented: Read as '0'

bit 13 DCISIDL: DCI Stop in Idle Control bit 1 = Module will halt in CPU Idle mode 0 = Module will continue to operate in CPU Idle mode bit 12 Unimplemented: Read as '0' bit 11 **DLOOP:** Digital Loopback Mode Control bit 1 = Digital Loopback mode is enabled. CSDI and CSDO pins internally connected. 0 = Digital Loopback mode is disabled bit 10 CSCKD: Sample Clock Direction Control bit 1 = CSCK pin is an input when DCI module is enabled 0 = CSCK pin is an output when DCI module is enabled bit 9 CSCKE: Sample Clock Edge Control bit 1 = Data changes on serial clock falling edge, sampled on serial clock rising edge 0 = Data changes on serial clock rising edge, sampled on serial clock falling edge bit 8 **COFSD:** Frame Synchronization Direction Control bit 1 = COFS pin is an input when DCI module is enabled 0 = COFS pin is an output when DCI module is enabled bit 7 UNFM: Underflow Mode bit 1 = Transmit last value written to the transmit registers on a transmit underflow 0 = Transmit '0's on a transmit underflow bit 6 CSDOM: Serial Data Output Mode bit 1 = CSDO pin will be tri-stated during disabled transmit time slots 0 = CSDO pin drives '0's during disabled transmit time slots bit 5 **DJST:** DCI Data Justification Control bit 1 = Data transmission/reception is begun during the same serial clock cycle as the frame synchronization pulse 0 = Data transmission/reception is begun one serial clock cycle after frame synchronization pulse bit 4-2 Unimplemented: Read as '0' bit 1-0 COFSM<1:0>: Frame Sync Mode bits 11 = 20-bit AC-Link mode 10 = 16-bit AC-Link mode $01 = I^2S$ Frame Sync mode 00 = Multi-Channel Frame Sync mode

bit 8

bit 0

U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0								
_	_		_	BLEN	N<1:0>	_	COFSG3								
bit 15	·						bit 8								
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0								
	COFSG<2:0>		_		WS	<3:0>									
bit 7							bit (
Legend:															
R = Readab	le bit	W = Writable b	bit	U = Unimplen	nented bit, read	d as '0'									
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown								
							-								
bit 15-12	Unimplemen	ted: Read as '0)'												
bit 11-10	BLEN<1:0>: Buffer Length Control bits														
	11 = Four data words will be buffered between interrupts														
	10 = Three data words will be buffered between interrupts														
	01 = Two data words will be buffered between interrupts														
	00 = One data word will be buffered between interrupts														
bit 9	Unimplemen	ted: Read as '0)'												
bit 8-5	COFSG<3:0>: Frame Sync Generator Control bits														
	1111 = Data frame has 16 words														
	•														
	•														
	•														
	0010 = Data 1	frame has 3 wo	rds												
		frame has 2 wo													
	0000 = Data 1	frame has 1 wo	rd												
bit 4	Unimplemen	ted: Read as '0)'												
	WS<3:0>: DC	CI Data Word Si	ze bits												
bit 3-0	1111 = Data word size is 16 bits														
bit 3-0	1111 = Data	word size is 16	bits			•									
bit 3-0	1111 = Data •	word size is 16	bits												
bit 3-0	1111 = Data • •	word size is 16	bits												
bit 3-0	1111 = Data • •	word size is 16	bits												
dit 3-0	•	word size is 16 word size is 5 b													
DIT 3-0	• • • • • • • • • • • • • • • • • • •	word size is 5 b word size is 4 b	its its												
DIT 3-0	• • • 0100 = Data • 0011 = Data • 0010 = Invali	word size is 5 b word size is 4 b i d Selection . D	its its o not use. Ut	nexpected resu	-										

REGISTER 20-3: DCICON3: DCI CONTROL REGISTER 3

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	_	_		BCG	<11:8>	
bit 15							bit 8
[
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BCC	6<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit					x = Bit is unkr	nown	

bit 15-12 Unimplemented: Read as '0'

bit 11-0 BCG<11:0>: DCI Bit Clock Generator Control bits

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0				
_	_	_	_		SLOT	<3:0>					
bit 15							bit				
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0				
—	—	—	—	ROV	RFUL	TUNF	TMPTY				
bit 7							bit				
<u> </u>											
Legend:	1. 1.4					1					
R = Readab		W = Writable b	Dit	-	nented bit, read						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown				
L:1 4 5 4 0		ted. Deed es fo	. 3								
bit 15-12 bit 11-8	-	ted: Read as '0									
JIL 11-8		DCI Slot Status 5 is currently a									
		5 is currently a	Clive								
	•										
	0010 = Slot 2 is currently active										
	0001 = Slot 1 is currently active										
	0000 = Slot 0	is currently act	ive								
bit 7-4	Unimplemen	ted: Read as '0)'								
bit 3	ROV: Receive	e Overflow State	us bit								
	1 = A receive overflow has occurred for at least one receive register										
	0 = A receive overflow has not occurred										
	RFUL: Receive Buffer Full Status bit										
bit 2											
bit 2	1 = New data	is available in t	he receive re	egisters							
	1 = New data 0 = The recei	is available in t ve registers hav	he receive re ve old data	-							
bit 2 bit 1	1 = New data 0 = The recei TUNF: Transi	is available in t ve registers hav mit Buffer Unde	he receive re ve old data rflow Status t	bit	ansmit register						
	1 = New data 0 = The recei TUNF: Transi 1 = A transmi	is available in t ve registers hav	he receive re ve old data rflow Status t occurred for	oit at least one tra	ansmit register						
	1 = New data 0 = The recei TUNF: Transı 1 = A transmi 0 = A transmi	is available in t ve registers hav mit Buffer Unde t underflow has	he receive re ve old data rflow Status to occurred for not occurrec	oit at least one tra	ansmit register						
bit 1	 1 = New data 0 = The recei TUNF: Transi 1 = A transmi 0 = A transmi TMPTY: Transi 	is available in t ve registers hav mit Buffer Unde t underflow has t underflow has	he receive re ve old data rflow Status to occurred for not occurrec oty Status bit	oit at least one tra	ansmit register						

REGISTER 20	-5: RSCO	N: DCI RECE	EIVE SLOT C	ONTROL RE	GISTER	
						P///_0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
RSE15	RSE14	RSE13	RSE12	RSE11	RSE10	RSE9	RSE8	
bit 15		·					bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
RSE7	RSE6	RSE5	RSE4	RSE3	RSE2	RSE1	RSE0	
bit 7		·				•	bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1'		'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0

RSE<15:0>: Receive Slot Enable bits

1 = CSDI data is received during the individual time slot n

0 = CSDI data is ignored during the individual time slot n

REGISTER 20-6: TSCON: DCI TRANSMIT SLOT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TSE15	TSE14	TSE13	TSE12	TSE11	TSE10	TSE9	TSE8
bit 15		-			•		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TSE7	TSE6	TSE5	TSE4	TSE3	TSE2	TSE1	TSE0
bit 7					•		bit 0
Legend:							
R = Readable I	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

bit 15-0

TSE<15:0>: Transmit Slot Enable Control bits

1 = Transmit buffer contents are sent during the individual time slot n

0 = CSDO pin is tri-stated or driven to logic '0', during the individual time slot, depending on the state of the CSDOM bit NOTES:

21.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices have up to 13 ADC input channels.

The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

21.1 Key Features

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 13 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- · Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported

Depending on the particular device pinout, the ADC can have up to 13 analog input pins, designated AN0 through AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration depends on the specific device.

Block diagrams of the ADC module are shown in Figure 21-1 and Figure 21-2.

21.2 ADC Initialization

The following configuration steps should be performed.


- 1. Configure the ADC module:
 - a) Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>)
 - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>)
 - d) Determine how many S/H channels are used (AD1CON2<9:8> and AD1PCFGH<15:0> or AD1PCFGL<15:0>)
 - e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>)
 - f) Select how conversion results are presented in the buffer (AD1CON1<9:8>)
 - g) Turn on ADC module (AD1CON1<15>)
- 2. Configure ADC interrupt (if required):
 - a) Clear the AD1IF bit
 - b) Select ADC interrupt priority


21.3 ADC and DMA


If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. ADC1 can trigger a DMA data transfer. If ADC1 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF bit gets set as a result of an ADC1 sample conversion sequence.

The SMPI<3:0> bits (AD1CON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.

The ADDMABM bit (AD1CON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA standalone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.











FIGURE 21-3: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



21.4 ADC Helpful Tips

- 1. The SMPI<3:0> (AD1CON2<5:2>) control bits:
 - a) Determine when the ADC interrupt flag is set and an interrupt is generated if enabled.
 - b) When the CSCNA bit (AD1CON2<10>) is set to '1', determines when the ADC analog scan channel list defined in the AD1CSSL/ AD1CSSH registers starts over from the beginning.
 - c) On devices without a DMA peripheral, determines when ADC result buffer pointer to ADC1BUF0-ADC1BUFF, gets reset back to the beginning at ADC1BUF0.
- On devices without a DMA module, the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF regardless of which analog inputs are being used subject to the SMPI<3:0> bits (AD1CON2<5:2>) and the condition described in 1c above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- On devices with a DMA module, the ADC module has only 1 ADC result buffer, (i.e., ADC1BUF0), per ADC peripheral and the ADC conversion result must be read either by the CPU or DMA controller before the next ADC conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (AD1CON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in manual sample mode, particularly where the users code is setting the SAMP bit (AD1CON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.
- 5. On devices with two ADC modules, the ADCxPCFG registers for both ADC modules must be set to a logic '1' to configure a target I/O pin as a digital I/O pin. Failure to do so means that any alternate digital input function will always see only a logic '0' as the digital input buffer is held in Disable mode.

21.5 ADC Resources

Many useful resources related to ADC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532311

21.5.1 KEY RESOURCES

- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

21.6 ADC Control Registers

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON	—	ADSIDL	ADDMABM		AD12B	FORM<1:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/C-0
						HC,HS	HC, HS
	SSRC<2:0>		—	SIMSAM	ASAM	SAMP	DONE

REGISTER 21-1: AD1CON1: ADC1 CONTROL REGISTER 1

L :1	-
T III	
DIL	

Legend: HC = Cleared by hardware		HS = Set by hardware	C = Clear only bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'	
-n = Value at POR (1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown	

bit 15	ADON: ADC Operating Mode bit 1 = ADC module is operating
	0 = ADC is off
bit 14	Unimplemented: Read as '0'
bit 13	 ADSIDL: Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12	ADDMABM: DMA Buffer Build Mode bit
	 1 = DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer 0 = DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer
bit 11	Unimplemented: Read as '0'
bit 10	AD12B: 10-bit or 12-bit Operation Mode bit
	 1 = 12-bit, 1-channel ADC operation 0 = 10-bit, 4-channel ADC operation
bit 9-8	FORM<1:0>: Data Output Format bits
	For 10-bit operation: 11 = Signed fractional (Dout = sddd dddd dd00 0000, where s =.NOT.d<9>) 10 = Fractional (Dout = dddd dddd dd00 0000) 01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>) 00 = Integer (Dout = 0000 00dd dddd dddd)
	For 12-bit operation:
	11 = Signed fractional (Dout = sddd dddd dddd 0000, where s = .NOT.d<11>)
	10 = Fractional (Douт = dddd dddd dddd 0000) 01 = Signed Integer (Douт = ssss sddd dddd dddd, where s = .NOT.d<11>)
	00 = Integer (Dout = 0000 ddd dddd dddd)
bit 7-5	SSRC<2:0>: Sample Clock Source Select bits
	 111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = Reserved 101 = Reserved
	100 = GP timer (Timer5 for ADC1) compare ends sampling and starts conversion
	011 = Reserved 010 = GP timer (Timer3 for ADC1) compare ends sampling and starts conversion
	001 = Active transition on INT0 pin ends sampling and starts conversion
	000 = Clearing sample bit ends sampling and starts conversion
bit 4	Unimplemented: Read as '0'

bit 0

REGISTER 21-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x)
	<pre>When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as '0' 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence</pre>
bit 2	ASAM: ADC Sample Auto-Start bit
	 1 = Sampling begins immediately after last conversion. SAMP bit is auto-set 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: ADC Sample Enable bit
	 1 = ADC sample/hold amplifiers are sampling 0 = ADC sample/hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC = 000, software can write '0' to end sampling and start conversion. If SSRC ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC Conversion Status bit
	 1 = ADC conversion cycle is completed. 0 = ADC conversion not started or in progress Automatically set by hardware when ADC conversion is complete. Software can write '0' to clear DONE status (software not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

REGISTER 21	-2: AD1C	ON2: ADC1	CONTROL RE	GISTER 2					
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
	VCFG<2:0>		—		CSCNA	CHPS	6<1:0>		
bit 15							bit		
R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUFS	—		SMPI	<3:0>		BUFM	ALTS		
bit 7							bit		
Legend:									
R = Readable b	oit	W = Writab	le bit	U = Unimple	mented bit, rea	id as '0'			
-n = Value at P	OR	'1' = Bit is s	set	'0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15-13	VCFG<2:0>:	Converter Ve	oltage Reference	Configuration	bits				
	A	DREF+	ADREF-						
	000	Avdd	Avss						
	001 Exte	rnal VREF+	Avss						
	010	Avdd	External VREF-	_					
		rnal VREF+	External VREF-	_					
	1xx	Avdd	Avss						
bit 12-11	Unimplemen	ted: Read a	s '0'						
bit 10		•	ctions for CH0+ du	uring Sample	A bit				
	1 = Scan inputs								
h # 0 0	0 = Do not so	•							
bit 9-8			nnels Utilized bits <1:0> is: U-0, Un		Bood on (o)				
			CH2 and CH3	implementet	i, Reau as 0				
	01 = Convert								
	00 = Convert	s CH0							
bit 7			it (only valid when						
	 1 = ADC is currently filling buffer 0x8-0xF, user should access data in 0x0-0x7 0 = ADC is currently filling buffer 0x0-0x7, user should access data in 0x8-0xF 								
h # 0			-	user snould a	ccess data in u	X8-UXF			
bit 6	Unimplemen						· · · · · · ·		
bit 5-2	SMPI<3:0>: Selects Increment Rate for DMA Addresses bits or number of sample/conversion								
	operations per interrupt 1111 = Increments the DMA address or generates interrupt after completion of every 16th sample.								
	conversion operation								
	1110 = Increments the DMA address or generates interrupt after completion of every 15th sample								
	conve	ersion operati	on						
	•								
	•								
			MA address after o MA address after o						
bit 1	BUFM: Buffe	r Fill Mode S	elect bit						
			address 0x0 on fir uffer at address 0>		nd 0x8 on next	interrupt			
bit 0	-	-	nple Mode Select						

REGISTER 21-2: AD1CON2: ADC1 CONTROL REGISTER 2

1 = Uses channel input selects for Sample A on first sample and Sample B on next sample
 0 = Always uses channel input selects for Sample A

REGISTER	R 21-3: AD1C0	ON3: ADC1 C		EGISTER 3						
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ADRC					SAMC<4:0>(1)				
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			ADCS<	:7:0> ⁽²⁾						
bit 7							bit			
Legend:										
R = Reada	ble bit	W = Writable b	oit	U = Unimpler	nented bit, rea	ad as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15		Conversion Clo	ck Source bit							
	1 = ADC inter 0 = Clock der	nal RC clock ived from syste	m clock							
bit 14-13		ted: Read as '0								
bit 12-8		Auto Sample T								
511 12 0	11111 = 31 T	-								
	•									
	•									
	•									
	00001 = 1 T A									
h:+ 7 0		00000 = 0 TAD								
bit 7-0		ADCS<7:0>: ADC Conversion Clock Select bits ⁽²⁾								
	•	Reserved								
	•									
	•									
	•									
	01000000 =	Reserved								
		TCY · (ADCS<7	7:0> + 1) = 64	• Tcy = Tad						
	•		, -							
	•									
	•									
	00000010 =	TCY · (ADCS<7	7:0> + 1) = 3 ·	TCY = TAD						
		Тсү · (ADCS<7 Тсү · (ADCS<7								
Note 1:	This bit only used i	f AD1CON1<7:	5> (SSRC<2:	0>) = 111.						
	This bit is not used			,						

40010

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15		·		-		•	bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	—	—		DMABL<2:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-3 Unimplemented: Read as '0'

bit 2-0 DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_		_		CH123N	NB<1:0>	CH123SB
bit 15	•						bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
			—		CH123N	VA<1:0>	CH123SA
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable I	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	known
bit 15-11	Unimplemen	ted: Read as '0)'				
	-						
bit 10-9		0>: Channel 1,	2, 3 Negative			s	
bit 10-9	When AD12	0>: Channel 1, 3 = 1, CHxNB i	2, 3 Negative s: U-0, Unimp	lemented, Re	ad as '0'		
bit 10-9	When AD128 11 = CH1 ne	0>: Channel 1, 3 = 1 , CHxNB i gative input is A	2, 3 Negative s: U-0, Unimp N9, CH2 nega	blemented, Re ative input is A	ad as '0' N10, CH3 nega	ative input is A	
bit 10-9	When AD128 11 = CH1 ne 10 = CH1 ne	0>: Channel 1, 3 = 1, CHxNB i gative input is A gative input is A	2, 3 Negative s: U-0, Unimp N9, CH2 nega N6, CH2 nega	Diemented, Re ative input is A ative input is A	ad as '0' N10, CH3 nega	ative input is A	
	When AD128 11 = CH1 ne 10 = CH1 ne 0x = CH1, Cl	0>: Channel 1, 3 = 1, CHxNB i gative input is A gative input is A H2, CH3 negative	2, 3 Negative s: U-0, Unimp N9, CH2 nega N6, CH2 nega ve input is VRE	Diemented, Re ative input is A ative input is A FF-	a d as '0' N10, CH3 nega N7, CH3 negati	ative input is A	
bit 10-9 bit 8	When AD128 11 = CH1 ne 10 = CH1 ne 0x = CH1, CI CH123SB: C	0>: Channel 1, 3 = 1, CHxNB i gative input is A gative input is A 12, CH3 negativ hannel 1, 2, 3 F	2, 3 Negative s: U-0, Unimp N9, CH2 nega N6, CH2 nega ve input is VRE Positive Input S	blemented, Re ative input is A ative input is A F- Select for Sam	ad as '0' N10, CH3 nega N7, CH3 negat ple B bit	ative input is A	
	When AD128 11 = CH1 ne 10 = CH1 ne 0x = CH1, Cl CH123SB: C When AD128 1 = CH1 posi	0>: Channel 1, 3 = 1, CHxNB i gative input is A gative input is A H2, CH3 negative hannel 1, 2, 3 F 3 = 1, CHxSA i tive input is AN	2, 3 Negative s: U-0, Unimp N9, CH2 nega N6, CH2 nega ve input is VRE Positive Input S s: U-0, Unimp 3, CH2 positive	Demented, Re ative input is A ative input is A F- Select for Samp Demented, Re e input is AN4,	ad as '0' N10, CH3 nega N7, CH3 negat ple B bit ad as '0' , CH3 positive i	ative input is A ive input is AN nput is AN5	
	When AD128 11 = CH1 ne 10 = CH1 ne 0x = CH1, Cl CH123SB: C When AD128 1 = CH1 posi	0>: Channel 1, 3 = 1, CHxNB i gative input is A gative input is A H2, CH3 negative hannel 1, 2, 3 F 3 = 1, CHxSA i	2, 3 Negative s: U-0, Unimp N9, CH2 nega N6, CH2 nega ve input is VRE Positive Input S s: U-0, Unimp 3, CH2 positive	Demented, Re ative input is A ative input is A F- Select for Samp Demented, Re e input is AN4,	ad as '0' N10, CH3 nega N7, CH3 negat ple B bit ad as '0' , CH3 positive i	ative input is A ive input is AN nput is AN5	
bit 8	When AD128 11 = CH1 net 10 = CH1 net 0x = CH1, CH CH123SB: C When AD128 1 = CH1 posi 0 = CH1 posi	0>: Channel 1, 3 = 1, CHxNB i gative input is A gative input is A H2, CH3 negative hannel 1, 2, 3 F 3 = 1, CHxSA i tive input is AN	2, 3 Negative s: U-0, Unimp N9, CH2 nega N6, CH2 nega ve input is VRE Positive Input S s: U-0, Unimp 3, CH2 positive 0, CH2 positive	Demented, Re ative input is A ative input is A F- Select for Samp Demented, Re e input is AN4,	ad as '0' N10, CH3 nega N7, CH3 negat ple B bit ad as '0' , CH3 positive i	ative input is A ive input is AN nput is AN5	
bit 8 bit 7-3	When AD128 11 = CH1 neg 10 = CH1 neg 0x = CH1, Cl CH123SB: C When AD128 1 = CH1 posi 0 = CH1 posi Unimplement	0>: Channel 1, 3 = 1, CHxNB i gative input is A gative input is A H2, CH3 negative hannel 1, 2, 3 F 3 = 1, CHxSA is tive input is AN tive input is AN	2, 3 Negative s: U-0, Unimp N9, CH2 nega N6, CH2 nega ve input is VRE Positive Input S s: U-0, Unimp 3, CH2 positive 0, CH2 positive	blemented, Re ative input is A ative input is A EF- Select for Samp blemented, Re e input is AN4, e input is AN1,	ad as '0' N10, CH3 nega N7, CH3 negat ple B bit ad as '0' , CH3 positive i , CH3 positive i	ative input is A ive input is AN nput is AN5 nput is AN2	
bit 8 bit 7-3	When AD128 11 = CH1 neg 10 = CH1 neg 0x = CH1, Cl CH123SB: C When AD128 1 = CH1 posi 0 = CH1 posi 0 = CH1 posi CH123NA<12	0>: Channel 1, 3 = 1, CHxNB i gative input is A gative input is A 12, CH3 negative hannel 1, 2, 3 F 3 = 1, CHxSA is tive input is AN tive input is AN ted: Read as '(0>: Channel 1, 3 = 1, CHxNA i	2, 3 Negative s: U-0, Unimp N9, CH2 negative N6, CH2 negative input is VRE Positive Input S s: U-0, Unimp 3, CH2 positive 0, CH2 positive 2, 3 Negative s: U-0, Unimp	Demented, Re ative input is A ative input is A EF- Select for Samp Demented, Re e input is AN4, e input is AN1, Input Select for Demented, Re	ad as '0' N10, CH3 nega N7, CH3 negat ple B bit ad as '0' , CH3 positive i , CH3 positive i por Sample A bit ad as '0'	ative input is A ive input is AN nput is AN5 nput is AN2 s	₁₈ (1)
	When AD128 11 = CH1 net 10 = CH1 net 0x = CH1, CH CH123SB: C When AD128 1 = CH1 posi 0 = CH1 posi Unimplement CH123NA<12 When AD128 11 = CH1 net	0>: Channel 1, 3 = 1, CHxNB i gative input is A gative input is A 12, CH3 negative hannel 1, 2, 3 F 3 = 1, CHxSA is tive input is AN tive input is AN ted: Read as '0 0>: Channel 1, 3 = 1, CHxNA i gative input is A	2, 3 Negative s: U-0, Unimp N9, CH2 negative N6, CH2 negative input is VRE Positive Input S s: U-0, Unimp 3, CH2 positive 0, CH2 positive 2, 3 Negative s: U-0, Unimp N9, CH2 negative 1000 000000000000000000000000000000000	blemented, Re ative input is A ative input is A F- Select for Samp blemented, Re e input is AN4, e input select fo blemented, Re ative input is A	ad as '0' N10, CH3 nega N7, CH3 negat ple B bit ad as '0' , CH3 positive i , CH3 positive i or Sample A bit ad as '0' N10, CH3 nega	ative input is A ive input is AN nput is AN5 nput is AN2 s ative input is A	18 ⁽¹⁾ N11
bit 8 bit 7-3	When AD128 11 = CH1 net 10 = CH1 net 0x = CH1, Cl CH123SB: C When AD128 1 = CH1 posi 0 = CH1 posi Unimplement CH123NA<11	0>: Channel 1, 3 = 1, CHxNB i gative input is A gative input is A H2, CH3 negative hannel 1, 2, 3 F 3 = 1, CHxSA i tive input is AN tive input is AN ted: Read as '(0>: Channel 1, 3 = 1, CHxNA i gative input is A gative input is A	2, 3 Negative s: U-0, Unimp N9, CH2 negative N6, CH2 negative input is VRE Positive Input S s: U-0, Unimp 3, CH2 positive 0, CH2 positive 2, 3 Negative s: U-0, Unimp N9, CH2 negative N9, CH2 negative N6, CH2 negative N6, CH2 negative	blemented, Re ative input is A ative input is A F- Select for Samp blemented, Re e input is AN1, Input Select fo blemented, Re ative input is A ative input is A	ad as '0' N10, CH3 nega N7, CH3 negat ple B bit ad as '0' , CH3 positive i , CH3 positive i or Sample A bit ad as '0' N10, CH3 nega	ative input is A ive input is AN nput is AN5 nput is AN2 s ative input is A	18 ⁽¹⁾ N11
bit 8 bit 7-3 bit 2-1	When AD128 11 = CH1 neg 10 = CH1 neg 0x = CH1, Cl CH123SB: C When AD128 1 = CH1 posi 0 = CH1 posi 0 = CH1 posi Unimplement CH123NA<1:	0>: Channel 1, 3 = 1, CHxNB i gative input is A gative input is A H2, CH3 negative hannel 1, 2, 3 F 3 = 1, CHxSA i tive input is AN tive input is AN ted: Read as '(0>: Channel 1, 3 = 1, CHxNA i gative input is A gative input is A H2, CH3 negative H2, CH3 negative	2, 3 Negative s: U-0, Unimp N9, CH2 negative N6, CH2 negative input is VRE Positive Input S s: U-0, Unimp 3, CH2 positive 0, CH2 positive 2, 3 Negative s: U-0, Unimp N9, CH2 negative N9, CH2 negative N6, CH2 negative N8, CH2	blemented, Re ative input is A ative input is A EF- Select for Samp blemented, Re e input is AN4, e input Select for blemented, Re ative input is A ative input is A ative input is A	ad as '0' N10, CH3 negat N7, CH3 negat ple B bit ad as '0' , CH3 positive i , CH3 positive i or Sample A bit ad as '0' N10, CH3 negat	ative input is A ive input is AN nput is AN5 nput is AN2 s ative input is A	18 ⁽¹⁾ N11
bit 8 bit 7-3	When AD128 11 = CH1 neg 10 = CH1 neg 0x = CH1, Cl CH123SB: C When AD128 1 = CH1 posi 0 = CH1 posi Unimplement CH123NA<13	0>: Channel 1, 3 = 1, CHXNB i gative input is A gative input is A H2, CH3 negative hannel 1, 2, 3 F 3 = 1, CHXSA i tive input is AN tive input is AN ted: Read as '(0>: Channel 1, 3 = 1, CHXNA i gative input is A gative input is A hannel 1, 2, 3 F	2, 3 Negative s: U-0, Unimp N9, CH2 negative N6, CH2 negative Positive Input is VRE b: U-0, Unimp 3, CH2 positive 0, CH2 positive 2, 3 Negative s: U-0, Unimp N9, CH2 negative N9, CH2 negative N6, CH2 negative Positive Input is VRE Positive Input S	Demented, Re ative input is A ative input is A EF- Select for Samp Demented, Re e input is AN4, e input Select for Demented, Re ative input is A ative input is A EF- Select for Samp	ad as '0' N10, CH3 nega N7, CH3 negat ple B bit ad as '0' , CH3 positive i or Sample A bit ad as '0' N10, CH3 nega N7, CH3 negat ple A bit	ative input is A ive input is AN nput is AN5 nput is AN2 s ative input is A	18 ⁽¹⁾ N11
bit 8 bit 7-3 bit 2-1	When AD128 11 = CH1 neg 10 = CH1 neg 0x = CH1, Cl CH123SB: C When AD128 1 = CH1 posi 0 = CH1 posi Unimplement CH123NA<11	0>: Channel 1, 3 = 1, CHxNB i gative input is A gative input is A H2, CH3 negative hannel 1, 2, 3 F 3 = 1, CHxSA i tive input is AN tive input is AN ted: Read as '(0>: Channel 1, 3 = 1, CHxNA i gative input is A gative input is A H2, CH3 negative H2, CH3 negative	2, 3 Negative s: U-0, Unimp N9, CH2 negative N6, CH2 negative input is VRE Positive Input S s: U-0, Unimp 3, CH2 positive 0, CH2 positive 2, 3 Negative s: U-0, Unimp N9, CH2 negative N9, CH2 negative N9, CH2 negative S: U-0, Unimp	blemented, Re ative input is A ative input is A EF- Select for Samp blemented, Re e input is AN4, e input is AN4, e input select for blemented, Re ative input is A ative input is A EF- Select for Samp blemented, Re	ad as '0' N10, CH3 nega N7, CH3 negat ple B bit ad as '0' , CH3 positive i or Sample A bit ad as '0' N10, CH3 negat N7, CH3 negat ple A bit ad as '0'	ative input is A ive input is AN nput is AN5 nput is AN2 s ative input is AN	18 ⁽¹⁾ N11

Note 1: This bit setting is Reserved in dsPIC33FJ128GPX02, dsPIC33FJ64GPX02 and dsPIC33FJGPX02 (28-pin) devices.

			-			•			
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CH0NB					CH0SB<4:0>				
bit 15							bit		
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CH0NA	_				CH0SA<4:0>				
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable I	bit	U = Unimple	emented bit, read	l as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is c	eared	x = Bit is unki	nown		
bit 15		nnel 0 Negative	e Input Select	for Sample B	bit				
	Same definition								
bit 14-13	-	ted: Read as 'o							
bit 12-8		Channel 0 Po	-		le B bits				
		nnel 0 positive nnel 0 positive							
	•	inei o positive	input is ANTT						
	•								
	• 01000 = Chai	nel () nositive	input is $\Delta N8^{(1)}$)					
	01000 = Channel 0 positive input is AN8 ⁽¹⁾ 00111 = Channel 0 positive input is AN7 ⁽¹⁾								
	00110 = Channel 0 positive input is AN6(1)								
	•	·							
	• •	·							
		nnel 0 positive	input is AN2						
	00001 = Cha i	nnel 0 positive nnel 0 positive	input is AN2 input is AN1						
hit 7	00001 = Cha i 00000 = Cha i	nnel 0 positive nnel 0 positive nnel 0 positive	input is AN2 input is AN1 input is AN0		bit				
bit 7	00001 = Cha i 00000 = Chai CH0NA: Cha i	nnel 0 positive nnel 0 positive nnel 0 positive nnel 0 Negative	input is AN2 input is AN1 input is AN0 e Input Select		bit				
bit 7	00001 = Char 00000 = Char CH0NA: Char 1 = Channel 0	nnel 0 positive nnel 0 positive nnel 0 positive nnel 0 Negative negative input	input is AN2 input is AN1 input is AN0 e Input Select t is AN1		bit				
	00001 = Char 00000 = Char CH0NA: Char 1 = Channel 0 0 = Channel 0	nnel 0 positive nnel 0 positive nnel 0 positive nnel 0 Negative negative input	input is AN2 input is AN1 input is AN0 e Input Select t is AN1 t is VREF-		bit				
bit 6-5	00001 = Char 00000 = Char CH0NA: Char 1 = Channel 0 0 = Channel 0 Unimplement	nnel 0 positive nnel 0 positive nnel 0 positive nnel 0 Negative negative input negative input ted: Read as (0	input is AN2 input is AN1 input is AN0 Input Select t is AN1 t is VREF- o'	for Sample A					
	00001 = Char 00000 = Char CH0NA: Char 1 = Channel 0 0 = Channel 0 Unimplement CH0SA<4:0>	nnel 0 positive nnel 0 positive nnel 0 positive negative input negative input negative input ted: Read as '0 channel 0 Po	input is AN2 input is AN1 input is AN0 e Input Select t is AN1 t is VREF- o' sitive Input Se	for Sample A elect for Samp					
bit 6-5	00001 = Char 00000 = Char CH0NA: Char 1 = Channel 0 0 = Channel 0 Unimplement CH0SA<4:0>: 01100 = Char	nnel 0 positive nnel 0 positive nnel 0 positive nnel 0 Negative negative input negative input ted: Read as (0	input is AN2 input is AN1 input is AN0 Input Select t is AN1 t is VREF- o' sitive Input Se input is AN12	for Sample A elect for Samp					
bit 6-5	00001 = Char 00000 = Char CH0NA: Char 1 = Channel 0 0 = Channel 0 Unimplement CH0SA<4:0>: 01100 = Char	nnel 0 positive nnel 0 positive nnel 0 positive negative input negative input negative input ted: Read as '0 channel 0 Po nnel 0 positive	input is AN2 input is AN1 input is AN0 Input Select t is AN1 t is VREF- o' sitive Input Se input is AN12	for Sample A elect for Samp					
bit 6-5	00001 = Char 00000 = Char CH0NA: Char 1 = Channel 0 0 = Channel 0 Unimplement CH0SA<4:0>: 01100 = Char	nnel 0 positive nnel 0 positive nnel 0 positive negative input negative input negative input ted: Read as '0 channel 0 Po nnel 0 positive	input is AN2 input is AN1 input is AN0 Input Select t is AN1 t is VREF- o' sitive Input Se input is AN12	for Sample A elect for Samp					
bit 6-5	00001 = Char 00000 = Char CH0NA: Char 1 = Channel 0 0 = Channel 0 Unimplement CH0SA<4:0>: 01100 = Char 01011 = Char 01000 = Char	nnel 0 positive nnel 0 positive nnel 0 Negative negative input negative input ced: Read as '0 channel 0 Po nnel 0 positive nnel 0 positive	input is AN2 input is AN1 input is AN0 e Input Select t is AN1 t is VREF- o' sitive Input Se input is AN12 input is AN11	for Sample A elect for Samp					
bit 6-5	00001 = Char 00000 = Char CH0NA: Char 1 = Channel 0 0 = Channel 0 Unimplement CH0SA<4:0>: 01100 = Char 01011 = Char 01000 = Char 00111 = Char	nnel 0 positive nnel 0 positive nnel 0 positive negative input negative input ed: Read as '0 channel 0 Po nnel 0 positive nnel 0 positive nnel 0 positive	input is AN2 input is AN1 input is AN0 e Input Select t is AN1 t is VREF- o' sitive Input Se input is AN12 input is AN8 ⁽⁷⁾	for Sample A elect for Samp)					
bit 6-5	00001 = Char 00000 = Char CH0NA: Char 1 = Channel 0 0 = Channel 0 Unimplement CH0SA<4:0>: 01100 = Char 01011 = Char 01000 = Char 00111 = Char	nnel 0 positive nnel 0 positive nnel 0 Negative negative input negative input ced: Read as '0 channel 0 Po nnel 0 positive nnel 0 positive	input is AN2 input is AN1 input is AN0 e Input Select t is AN1 t is VREF- o' sitive Input Se input is AN12 input is AN8 ⁽⁷⁾	for Sample A elect for Samp)					
bit 6-5	00001 = Char 00000 = Char CH0NA: Char 1 = Channel 0 0 = Channel 0 Unimplement CH0SA<4:0>: 01100 = Char 01011 = Char 01000 = Char 00111 = Char	nnel 0 positive nnel 0 positive nnel 0 positive negative input negative input ed: Read as '0 channel 0 Po nnel 0 positive nnel 0 positive nnel 0 positive	input is AN2 input is AN1 input is AN0 e Input Select t is AN1 t is VREF- o' sitive Input Se input is AN12 input is AN8 ⁽⁷⁾	for Sample A elect for Samp)					
bit 6-5	00001 = Char 00000 = Char CH0NA: Char 1 = Channel C 0 = Channel C Unimplement CH0SA<4:0>: 01100 = Char 01011 = Char 01000 = Char 00111 = Char 00110 = Char	annel 0 positive annel 0 positive annel 0 positive annel 0 Negative annel 0 Negative annel 0 Negative annel 0 positive annel 0 positive annel 0 positive annel 0 positive annel 0 positive	input is AN2 input is AN1 input is AN0 e Input Select t is AN1 t is VREF- o' sitive Input Se input is AN12 input is AN11 input is AN8 ⁽⁷⁾ input is AN8 ⁽⁷⁾	for Sample A elect for Samp)					
bit 6-5	00001 = Char 00000 = Char CH0NA: Char 1 = Channel C 0 = Channel C Unimplement CH0SA<4:0>: 01100 = Char 01011 = Char 01000 = Char 00111 = Char 00110 = Char 00110 = Char	nnel 0 positive nnel 0 positive nnel 0 positive negative input negative input ed: Read as '0 channel 0 Po nnel 0 positive nnel 0 positive nnel 0 positive	input is AN2 input is AN1 input is AN0 e Input Select t is AN1 t is VREF- o' sitive Input Se input is AN12 input is AN11 input is AN8 ⁽⁷⁾ input is AN8 ⁽⁷⁾	for Sample A elect for Samp)					

REGISTER 21-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

Note 1: These bit settings are reserved on dsPIC33FJ128GPX02, dsPIC33FJ64GPX02 and dsPIC33FJ32GPX02 (28-pin) devices.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—	CSS12	CSS11	CSS10	CSS9	CSS8
bit 15						-	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
bit 7		·				-	bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown

REGISTER 21-7: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW^(1,2)

bit 15-12 Unimplemented: Read as '0'

bit 11-0 CSS<11:0>: ADC Input Scan Selection bits

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: On devices without 13 analog inputs, all AD1CSSL bits can be selected by the user application. However, inputs selected for scan without a corresponding input on device converts VREFL.

2: CSSx = ANx, where x = 0 through 12.

REGISTER 21-8: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW^(1,2,3)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0
Legend:							

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-0 PCFG<12:0>: ADC Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices without 13 analog inputs, all PCFG bits are R/W by user software. However, the PCFG bits are ignored on ports without a corresponding input on device.

- **2:** PCFGx = ANx, where x = 0 through 12.
- **3:** PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx Register. In this case all port pins multiplexed with ANx will be in Digital mode.

NOTES:

22.0 AUDIO DIGITAL-TO-ANALOG CONVERTER (DAC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 33. "Audio Digital-to-Analog Converter (DAC)" (DS70211) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Audio Digital-to-Analog Converter (DAC) module is a 16-bit Delta-Sigma signal converter designed for audio applications. It has two output channels, left and right to support stereo applications. Each DAC output channel provides three voltage outputs, positive DAC output, negative DAC output, and the midpoint voltage output for the dsPIC33FJ64GP804 and dsPIC33FJ128GP804 The devices. dsPIC33FJ128GP802 dsPIC33FJ64GP802 and devices provide positive DAC output and negative DAC output voltages.

22.1 Key Features

- 16-bit resolution (14-bit accuracy)
- Second-Order Digital Delta-Sigma Modulator
- 256 X Over-Sampling Ratio
- 128-Tap FIR Current-Steering Analog Reconstruction Filter
- 100 ksps Maximum Sampling Rate
- User controllable Sample Clock
- Input Frequency 45 kHz max
- · Differential Analog Outputs
- Signal-To-Noise: 90 dB
- · 4-deep input Buffer
- 16-bit Processor I/O, and DMA interfaces

22.2 DAC Module Operation

The functional block diagram of the Audio DAC module is shown in Figure 22-1. The Audio DAC module provides a 4-deep data input FIFO buffer for each output channel. If the DMA module and/or the processor cannot provide output data in a timely manner, and the FIFO becomes empty, the DAC accepts data from the DAC Default Data register (DACDFLT). This safety feature is useful for industrial control applications where the DAC output controls an important processor or machinery. The DACDFLT register should be initialized with a "safe" output value. Often the safe output value is either the midpoint value (0x8000) or a zero value (0x0000).

The digital interpolator up-samples the input signals, where the over-sampling ratio is 256x which creates data points between the user supplied data points. The interpolator also includes processing by digital filters to provide "noise shaping" to move the converter noise above 20 kHz (upper limit of the pass band). The output of the interpolator drives the Sigma-Delta modulator. The serial data bit stream from the Sigma-Delta modulator is processed by the reconstruction filter. The differential outputs of the reconstruction filter are amplified by Op Amps to provide the required peak-to-peak voltage swing.

Note: The DAC module is designed specifically for audio applications and is not recommended for control type applications.

22.3 DAC Output Format

The DAC output data stream can be in a two's complement signed number format or as an unsigned number format.

The Audio DAC module features the ability to accept the 16-bit input data in a two's complement signed number format or as an unsigned number format. The data formatting is controlled by the Data Format Control bit (FORM<8>) in the DAC1CON register. The supported formats are:

- 1 = Signed (two's complement)
- 0 = Unsigned

If the FORM bit is configured for "Unsigned data" then the user input data yields the following behavior:

- 0xFFFF = most positive output voltage
- 0x8000 = mid point output voltage
- 0x7FFF = a value just below the midpoint
- 0x0000 = minimum output voltage

If the FORM bit is configured for "signed data" then the user input data yields the following behavior:

- 0x7FFF = most positive output voltage
- 0x0000 = mid point output voltage
- 0xFFFF = value just below the midpoint
- 0x8000 = minimum output voltage

The Audio DAC provides an analog output proportional to the digital input value. The maximum 100,000 samples per second (100 ksps) update rate provides good quality audio reproduction.

22.4 DAC Clock

The DAC clock signal clocks the internal logic of the Audio DAC module. The data sample rate of the Audio DAC is an integer division of the rate of the DAC clock. The DAC clock is generated via a clock divider circuit that accepts an auxiliary clock from the auxiliary oscillator.

The divisor ratio is programmed by clock divider bits (DACFDIV<6:0>) in the DAC Control register (DAC1CON). The resulting DAC clock must not exceed 25.6 MHz. If lower sample rates are to be used, then the DAC filter clock frequency may be reduced to reduce power consumption. The DAC clock frequency is 256 times the sampling frequency.







FIGURE 22-2: AUDIO DAC OUTPUT FOR RAMP INPUT (UNSIGNED)



22.5 DAC Resources

Many useful resources related to DAC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

22.5.1 KEY RESOURCES

- Section 33. "Audio Digital-to-Analog Converter (DAC)" (DS70211)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

22.6 DAC Control Registers

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0		
DACEN		DACSIDL	AMPON		_	_	FORM		
bit 15			•				bit		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1		
_				DACFDIV<6:0)>				
bit 7							bit		
Legend:									
R = Readable	a hit	W = Writable	hit	LI = Linimpler	mented bit, read	l as 'O'			
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr			
	FUR	I - DILIS SEL					IOWIT		
bit 15	DACEN: DA	C1 Enable bit							
	1 = Enables								
	0 = Disables	module							
bit 14	Unimplemer	nted: Read as '	0'						
bit 13	DACSIDL: Stop in Idle Mode bit								
	1 = Discontinue module operation when device enters Idle mode								
	0 = Continue module operation in Idle mode								
bit 12	AMPON: Enable Analog Output Amplifier in Sleep Mode/Stop in Idle Mode bit								
		 1 = Analog Output Amplifier is enabled during Sleep Mode/Stop in Idle mode 0 = Analog Output Amplifier is disabled during Sleep Mode/Stop in Idle mode 							
bit 11-9	Unimplemer	nted: Read as '	0'						
bit 8	FORM: Data Format Select bit								
	1 = Signed integer								
	0 = Unsigned integer								
bit 7	Unimplemer	nted: Read as '	0'						
bit 6-0	DACFDIV<6	:0>: DAC Clock	Divider bit						
	1111111 = Divide input clock by 128								
	•								
	•								
	•								
	0000101 = Divide input clock by 6 (default)								
	•								
	•								
	•								
		Divide input clo							
	0000001 =	Divide input clo	ck by 2						
	0000000 =	Divide input clo	ck by 1 (no di	vide)					

REGISTER 22-1: DAC1CON: DAC CONTROL REGISTER

REGISTER	22-2: DAC1	STAT: DAC S	TATUS REC	SISTER					
R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R-0	R-0		
LOEN		LMVOEN		_	LITYPE	LFULL	LEMPTY		
bit 15							bit 8		
D 444.0		DAMA			DAVA				
R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R-0	R-0		
ROEN bit 7	_	RMVOEN	_	_	RITYPE	RFULL	REMPTY bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown		
bit 15	I OFN: Left (hannel DAC O	utout Enable	hit					
		and negative D	•						
		puts are disable							
bit 14	•	nted: Read as '							
bit 13		eft Channel Mid		itput Voltage E	nable bit				
		DAC output is output is disab							
bit 12-11	-	ited: Read as '							
bit 12	LITYPE: Left Channel Type of Interrupt bit								
		if FIFO is Empt	-						
	•	if FIFO is not F	•						
bit 9	LFULL: Status, Left Channel Data Input FIFO is Full bit								
	1 = FIFO is F 0 = FIFO is r								
bit 8		atus, Left Chanr	nel Data Innut	FIFO is Empt	v bit				
	1 = FIFO is E				y bit				
	0 = FIFO is r								
bit 7	ROEN: Right	Channel DAC	Output Enabl	e bit					
		 Positive and negative DAC outputs are enabled DAC outputs are disabled 							
bit 6		ited: Read as '							
bit 5	-			Sutnut Voltage	Enable bit				
DIL J	RMVOEN: Right Channel Midpoint DAC Output Voltage Enable bit 1 = Midpoint DAC output is enabled								
	0 = Midpoint output is disabled								
bit 4-3	Unimplemen	ted: Read as '	כי						
bit 2	RITYPE: Rigi	ht Channel Typ	e of Interrupt	bit					
	 1 = Interrupt if FIFO is Empty 0 = Interrupt if FIFO is not Full 								
bit 1	-	us, Right Chanr			it				
	1 = FIFO is	-			nt.				
	0 = FIFO is								
bit 0	REMPTY: Sta	atus, Right Cha	nnel Data Inp	ut FIFO is Em	pty bit				
	1 = FIFO is E								
	0 = FIFO is r	not Empty							

~ ~~

REGISTER 22-3: DAC1DFLT: DAC DEFAULT DATA REGISTER

R/W-0	R/W-0 bit 8		
	bit 8		
	bit 8		
B 8 4 4 6			
R/W-0	R/W-0		
	bit 0		
U = Unimplemented bit, read as '0'			
'0' = Bit is cleared x = Bit is unknown			

bit 15-0 DACDFLT<15:0>: DAC Default Value bits

REGISTER 22-4: DAC1LDAT: DAC LEFT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACLD	AT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACLI	DAT<7:0>			
bit 7							bit (
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x =		x = Bit is unkr	= Bit is unknown	

bit 15-0 DACLDAT<15:0>: Left Channel Data Port bits

REGISTER 22-5: DAC1RDAT: DAC RIGHT DATA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACRDA	AT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DACRD	AT<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

DACRDAT<15:0>: Right Channel Data Port bits bit 15-0


23.0 COMPARATOR MODULE

- Note 1: This data sheet summarizes the features dsPIC33FJ32GP302/304. of the dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 34. "Comparator" (DS70212) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Comparator module provides a set of dual input comparators. The inputs to the comparator can be configured to use any one of the four pin inputs (C1IN+, C1IN-, C2IN+ and C2IN-) as well as the Comparator Voltage Reference Input (CVREF).

Note: This peripheral contains output functions that may need to be configured by the peripheral pin select feature. For more information, see Section 11.6 "Peripheral Pin Select".

FIGURE 23-1: COMPARATOR I/O OPERATING MODES



23.1 Comparator Resources

Many useful resources related to Comparators are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532311

23.1.1 KEY RESOURCES

- Section 34. "Comparator" (DS70212)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

23.2 Comparator Control Register

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CMIDL	_	C2EVT	C1EVT	C2EN	C1EN	C2OUTEN ⁽¹⁾	C1OUTEN ⁽²			
bit 15							bit 8			
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
C2OUT	C1OUT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS			
bit 7	01001	02	01111	021120	02.00	011120	bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15	1 = When d	p in Idle Mode b levice enters Idle le normal modul	e mode, modu		nerate interru	ots. Module is stil	l enabled.			
bit 14	Unimpleme	nted: Read as '	0'							
bit 13	C2EVT: Cor	nparator 2 Even	t bit							
	 1 = Comparator output changed states 0 = Comparator output did not change states 									
bit 12 C		C1EVT: Comparator 1 Event bit								
	 1 = Comparator output changed states 0 = Comparator output did not change states 									
bit 11		parator 2 Enable	e bit							
	 1 = Comparator is enabled 0 = Comparator is disabled 									
bit 10		parator 1 Enable	e bit							
		rator is enabled rator is disabled								
bit 9	C2OUTEN:	C2OUTEN: Comparator 2 Output Enable bit ⁽¹⁾								
		rator output is dr rator output is no								
bit 8	C1OUTEN: Comparator 1 Output Enable bit ⁽²⁾									
		rator output is dr rator output is no		· ·						
bit 7	C2OUT: Cor	mparator 2 Outp	ut bit							
		When C2INV = 0:								
	1 = C2 VIN + > C2 VIN -									
	0 = C2 VIN+ When C2IN									
	$0 = C2 VIN+ \frac{When C2IN}{0} = C2 VIN+ \frac{When C2IN}{0}$	V = 1:								

REGISTER 23-1: CMCON: COMPARATOR CONTROL REGISTER

- **Note 1:** If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See **Section 11.6 "Peripheral Pin Select"** for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

REGISTER 23-1: CMCON: COMPARATOR CONTROL REGISTER (CONTINUED)

bit 6	C10UT: Comparator 1 Output bit
	$\frac{\text{When } \text{C1INV} = 0}{1 = \text{C1 } \text{Vin} + \text{C1 } \text{Vin}}$ $0 = \text{C1 } \text{Vin} + \text{C1 } \text{Vin}$
	$\frac{\text{When C1INV} = 1:}{0 = C1 \text{ VIN} + C1 \text{ VIN} - 1} = C1 \text{ VIN} + C1 \text{ VIN} - 1$
bit 5	C2INV: Comparator 2 Output Inversion bit 1 = C2 output inverted 0 = C2 output not inverted
bit 4	C1INV: Comparator 1 Output Inversion bit 1 = C1 output inverted 0 = C1 output not inverted
bit 3	C2NEG: Comparator 2 Negative Input Configure bit 1 = Input is connected to VIN+ 0 = Input is connected to VIN- See Figure 23-1 for the comparator modes.
bit 2	C2POS: Comparator 2 Positive Input Configure bit 1 = Input is connected to VIN+ 0 = Input is connected to CVREF See Figure 23-1 for the comparator modes.
bit 1	C1NEG: Comparator 1 Negative Input Configure bit 1 = Input is connected to VIN+ 0 = Input is connected to VIN- See Figure 23-1 for the comparator modes.
bit 0	C1POS: Comparator 1 Positive Input Configure bit 1 = Input is connected to VIN+ 0 = Input is connected to CVREF See Figure 23-1 for the comparator modes.

- **Note 1:** If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See **Section 11.6 "Peripheral Pin Select"** for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

23.3 Comparator Voltage Reference


23.3.1 CONFIGURING THE COMPARATOR VOLTAGE REFERENCE

The voltage reference module is controlled through the CVRCON register (Register 23-2). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

FIGURE 23-2: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—			—	—	_	_	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRR	CVRSS	CVR<3:0>			
bit 7							bit (
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-8	Unimplemented: Read as '0'						
bit 7	CVREN: Comparator Voltage Reference Enable bit						
	1 = CVREF circuit powered on						
	0 = CVREF circuit powered down						
bit 6	CVROE: Comparator VREF Output Enable bit						
	1 = CVREF voltage level is output on CVREF pin						
	0 = CVREF voltage level is disconnected from CVREF pin						
bit 5	CVRR: Comparator VREF Range Selection bit						
	 1 = CVRSRC range should be 0 to 0.625 CVRSRC with CVRSRC/24 step size 0 = CVRSRC range should be 0.25 to 0.719 CVRSRC with CVRSRC/32 step size 						
bit 4	CVRSS: Comparator VREF Source Selection bit						
	1 = Comparator reference source CVRSRC = VREF+ – VREF-						
	0 = Comparator reference source CVRSRC = AVDD – AVSS						
hit 2 0	CVD<2:0>, Comparator VDEE Value Selection 0 (CVD<2:0> <15 hits						

REGISTER 23-2: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

bit 3-0 **CVR<3:0>:** Comparator VREF Value Selection $0 \le CVR<3:0> \le 15$ bits $\frac{When CVRR = 1:}{CVREF = (CVR<3:0>/24) \bullet (CVRSRC)}$ When CVRR = 0:

 $\overline{CVREF} = 1/4 \bullet (CVRSRC) + (CVR<3:0>/32) \bullet (CVRSRC)$

24.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter discusses the Real-Time Clock and Calendar (RTCC) module, available on dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices, and its operation. The following are some of the key features of this module:

- Time: hours, minutes, and seconds
- 24-hour format (military time)
- · Calendar: weekday, date, month and year
- Alarm configurable
- Year range: 2000 to 2099
- Leap year correction
- · BCD format for compact firmware
- Optimized for low-power operation
- · User calibration with auto-adjust
- Calibration range: ±2.64 seconds error per month
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.

The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

The hours are available in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.




FIGURE 24-1: RTCC BLOCK DIAGRAM

24.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

24.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 24-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 24-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	—	YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 24-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

TABLE 24-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	—	—			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

24.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 24-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 24-1.

EXAMPLE 24-1: SETTING THE RTCWREN BIT

MOV	#NVMKEY, W1	;move the address of NVMKEY into W1
MOV	#0x55, W2	
MOV	#0xAA, W3	
MOV	W2, [W1]	;start 55/AA sequence
MOV	W3, [W1]	
BSET	RCFGCAL, #13	;set the RTCWREN bit

24.2 RTCC Resources

Many useful resources related to RTCC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

24.2.1 KEY RESOURCES

- Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301)
- · Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

24.3 RTCC Registers

	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	
RTCEN ⁽²⁾	_	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPT	R<1:0>	
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			CAL	<7:0>				
bit 7							bit	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpleme	ented bit, read	as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unkn	own	
bit 15		CC Enable bit ⁽²⁾						
		odule is enable						
		odule is disable						
bit 14	Unimplemer	ted: Read as ')'					
bit 13	RTCWREN:	RTCC Value Re	egisters Write	Enable bit				
	RTCWREN: RTCC Value Registers Write Enable bit 1 = RTCVALH and RTCVALL registers can be written to by the user							
	0 = RTCVAL	H and RTCVAL	L registers ar	e locked out fror	n being writter	n to by the user		
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit							
	1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple							
	resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid.							
				registers can be	read without of	concern over a	rollover ripp	
bit 11		alf-Second Sta		C				
	1 = Second half period of a second							
	0 = First half	period of a sec	ond					
bit 10	RTCOE: RTCC Output Enable bit							
		utput enabled						
L:1 0 0		utput disabled		- dave Dainstan bita				
bit 9-8			-	ndow Pointer bits registers when re			All register	
				every read or writ				
	RTCVAL<15:			2				
	00 = MINUTES							
	10 = MONTH 11 = Reserved							
	RTCVAL<7:0>:							
	00 = SECONDS							
	01 = HOURS 10 = DAY	5						

REGISTER 24-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

2: A write to the RTCEN bit is only allowed when RTCWREN = 1.

3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 24-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾ (CONTINUED)

CAL<7:0>: RTC Drift Calibration bits					
11111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute					
•					
•					
•					
10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute 01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute					
•					
•					
•					
00000001 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute 00000000 = No adjustment					

Note 1: The RCFGCAL register is only affected by a POR.

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	—	—	_	—		RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknow	wn	

bit 15-2 Unimplemented: Read as '0'

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ⁽¹⁾
	1 = RTCC seconds clock is selected for the RTCC pin
	0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers
	0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) needs to be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME		AMA	SK<3:0>		ALRMP	FR<1:0>
bit 15	•						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ARP	T<7:0>			
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkn	iown
6:4 <i>4</i> F		Alere Freble bit					
bit 15	1 = Alarm CHIM	: Alarm Enable bit n is enabled (clear IE = 0) n is disabled		ally after an ala	rm event when	ever ARPT<7:0)> = 0x00 and
bit 14	CHIME: C	hime Enable bit					
		e is enabled; ARP e is disabled; ARF				00 to 0xFF	
bit 13-10		3:0>: Alarm Mask					
		eserved – do not u	•				
	101x = Reserved – do not use						
	1001 = Once a year (except when configured for February 29th, once every 4 years)						
		nce a month					
	0111 = O 0110 = O	nce a week					
	0110 – O	•					
		very 10 minutes					
		very minute					
		very 10 seconds					
		very second					
		very half second					
1.1.0.0					L 10.		
bit 9-8			-	Vindow Pointer			
bit 9-8	Points to t	he corresponding	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	Points to t the ALRM	he corresponding / PTR<1:0> value d	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	Points to t the ALRM <u>ALRMVAL</u>	he corresponding / PTR<1:0> value d <u>.<15:8>:</u>	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	Points to t the ALRM <u>ALRMVAL</u>	he corresponding <i>,</i> PTR<1:0> value d <u>-<15:8>:</u> nplemented	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	Points to t the ALRM <u>ALRMVAL</u> 11 = Unin 10 = ALR 01 = ALR	he corresponding <i>,</i> PTR<1:0> value d <u>-<15:8>:</u> nplemented MMNTH MWD	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	Points to t the ALRM <u>ALRMVAL</u> 11 = Unin 10 = ALR 01 = ALR 00 = ALR	he corresponding <i>,</i> PTR<1:0> value d <u>_<15:8>:</u> nplemented MMNTH MWD MMIN	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	Points to t the ALRM <u>ALRMVAL</u> 11 = Unin 10 = ALR 01 = ALR 00 = ALR <u>ALRMVAL</u>	he corresponding <i>J</i> PTR<1:0> value d <u><15:8>:</u> nplemented MMNTH MWD MMIN <u>_<7:0>:</u>	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	Points to t the ALRM <u>ALRMVAL</u> 11 = Unin 10 = ALR 01 = ALR 00 = ALR <u>ALRMVAL</u> 11 = Unin	he corresponding <i>,</i> PTR<1:0> value d <u>-<15:8>:</u> nplemented MMNTH MWD MMIN <u>-<7:0>:</u> nplemented	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	Points to t the ALRM <u>ALRMVAL</u> 11 = Unin 10 = ALR 01 = ALR 00 = ALR <u>ALRMVAL</u> 11 = Unin 10 = ALR	he corresponding <i>i</i> PTR<1:0> value d <u>-<15:8>:</u> nplemented MMNTH MWD MMIN <u>-<7:0>:</u> nplemented MDAY	Alarm Value re	gisters when re	ading ALRMVA		
bit 9-8	Points to t the ALRM <u>ALRMVAL</u> 11 = Unin 10 = ALR 01 = ALR 00 = ALR <u>ALRMVAL</u> 11 = Unin	he corresponding <i>i</i> PTR<1:0> value d <u>-<15:8>:</u> nplemented MMNTH MWD MMIN <u>-<7:0>:</u> nplemented MDAY MHR	Alarm Value re	gisters when re	ading ALRMVA		
	Points to t the ALRM 11 = Unin 10 = ALR 01 = ALR 00 = ALR 11 = Unin 10 = ALR 01 = ALR 00 = ALR	he corresponding <i>i</i> PTR<1:0> value d <u>-<15:8>:</u> nplemented MMNTH MWD MMIN <u>-<7:0>:</u> nplemented MDAY MHR	Alarm Value re ecrements on	gisters when re every read or w	ading ALRMVA		
	Points to t the ALRM 11 = Unin 10 = ALR 01 = ALR 00 = ALR ALRMVAL 11 = Unin 10 = ALR 01 = ALR 00 = ALR ARPT<7:	he corresponding <i>i</i> PTR<1:0> value d <u>-<15:8>:</u> nplemented MMNTH MWD MMIN <u>-<7:0>:</u> nplemented MDAY MHR MSEC	Alarm Value re ecrements on Counter Value	gisters when re every read or w	ading ALRMVA		
bit 9-8 bit 7-0	Points to t the ALRM 11 = Unin 10 = ALR 01 = ALR 00 = ALR ALRMVAL 11 = Unin 10 = ALR 01 = ALR 00 = ALR ARPT<7:	he corresponding <i>i</i> PTR<1:0> value d <u><15:8>:</u> 1plemented MMNTH MWD MMIN <u><7:0>:</u> 1plemented MDAY MHR MSEC 0>: Alarm Repeat	Alarm Value re ecrements on Counter Value	gisters when re every read or w	ading ALRMVA		
	Points to t the ALRM 11 = Unin 10 = ALR 01 = ALR 00 = ALR ALRMVAL 11 = Unin 10 = ALR 01 = ALR 00 = ALR ARPT<7:	he corresponding <i>i</i> PTR<1:0> value d <u><15:8>:</u> 1plemented MMNTH MWD MMIN <u><7:0>:</u> 1plemented MDAY MHR MSEC 0>: Alarm Repeat	Alarm Value re ecrements on Counter Value	gisters when re every read or w	ading ALRMVA		
	Points to t the ALRM ALRMVAL 11 = Unin 10 = ALR 01 = ALR 00 = ALR 11 = Unin 10 = ALR 00 = ALR 00 = ALR ARPT<7:(1111111)	he corresponding <i>i</i> PTR<1:0> value d <u><15:8>:</u> 1plemented MMNTH MWD MMIN <u><7:0>:</u> 1plemented MDAY MHR MSEC 0>: Alarm Repeat	Alarm Value re ecrements on Counter Value eat 255 more t	gisters when re every read or w	ading ALRMVA		
	Points to t the ALRM ALRMVAL 11 = Unin 10 = ALR 01 = ALR 00 = ALR ALRMVAL 11 = Unin 10 = ALR 00 = ALR ARPT<7:(1111111)	he corresponding <i>i</i> PTR<1:0> value d <u><15:8>:</u> nplemented MMNTH MWD MMIN <u><7:0>:</u> nplemented MDAY MHR MSEC 0>: Alarm Repeat 1 = Alarm will repe	Alarm Value re ecrements on Counter Value eat 255 more to repeat	gisters when re every read or w e bits imes	ading ALRMVA rite of ALRMVA	ALH until it reach	nes '00 ⁷ .

DECISTED 24 2 ALADM CONFIGURATION DECISTED ...

REGISTER 24-4:	RTCVAL	(WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER ⁽¹⁾
----------------	--------	-------------------------------------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	_	—	—	_	—	
bit 15					•		bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
	YRTE	N<3:0>		YRONE<3:0>				
bit 7							bit 0	
Legend:								
R = Readable b	oit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
	~ -							

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-4 YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit; contains a value from 0 to 9

bit 3-0 YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; contains a value from 0 to 9

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 24-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0		MTHON	IE<3:0>	
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN<1:0>		DAYONE<3:0>			
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1

bit 11-8MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9bit 7-6Unimplemented: Read as '0'

- bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
- bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

REGISTER 24-6: RTCVAL (WHEN RTCPTR<1:0> = 01): WKDYHR: WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—			—		WDAY<2:0>	
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN<1:0>		HRONE<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 24-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_		MINTEN<2:0>			MINON	IE<3:0>	
bit 15							bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	SECTEN<2:0>				SECON	IE<3:0>	

		-		
bit 7				bit 0
Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5
bit 11-8	MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5
bit 3-0	SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

REGISTER 24-8: ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0		MTHON	IE<3:0>	
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	DAYTE	EN<1:0>		DAYON	IE<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12	MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8	MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 24-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	_	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN<1:0>		HRONE<3:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11Unimplemented: Read as '0'bit 10-8WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6bit 7-6Unimplemented: Read as '0'bit 5-4HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2bit 3-0HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 24-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—		MINTEN<2:0>			MINON	IE<3:0>	
bit 15							bit 8
U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		SECTEN<2:0>			SECON	IE<3:0>	
bit 7	•						bit 0
Legend:							

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5

bit 11-8MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9bit 7Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

NOTES:

25.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304. dsPIC33FJ64GPX02/X04. and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The programmable CRC generator offers the following features:

- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

FIGURE 25-1: CRC SHIFTER DETAILS

25.1 Overview

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR bits (X<15:1>) and the CRCCON bits (PLEN<3:0>), respectively.

EQUATION 25-1: CRC EQUATION

$$x^{16} + x^{12} + x^5 + 1$$


To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 25-1.

TABLE 25-1:	EXAMPLE CRC SETUP
-------------	-------------------

Bit Name	Bit Value
PLEN<3:0>	1111
X<15:1>	00010000010000

For the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the CRC equation. The 0th bit required by the CRC equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0th bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 25-2.






FIGURE 25-2: CRC GENERATOR RECONFIGURED FOR $x^{16} + x^{12} + x^5 + 1$

25.2 User Interface

25.2.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (PLEN<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

```
data[5:0] = crc_input[5:0]
data[7:6] = `bxx
```

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (VWORD<4:0>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN + 1) * VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD<4:0> bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO. To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 25.2.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

25.2.2 INTERRUPT OPERATION

When the VWORD<4:0> bits make a transition from a value of '1' to '0', an interrupt will be generated.

25.3 Operation in Power-Saving Modes

25.3.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

25.3.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

25.4 Programmable CRC Resources

Many useful resources related to Programmable CRC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

25.4.1 KEY RESOURCES

- Section 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298)
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

25.5 Programmable CRC Registers

CRCCON: CRC CONTROL REGISTER REGISTER 25-1: R/W-0 U-0 U-0 R-0 R-0 R-0 R-0 R-0 CSIDL VWORD<4:0> _ bit 15 bit 8 R/W-0 R-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R-1 CRCFUL CRCMPT CRCGO PLEN<3:0> bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-14 Unimplemented: Read as '0' bit 13 CSIDL: CRC Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode bit 12-8 VWORD<4:0>: Pointer Value bits Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN<3:0> is greater than 7, or 16 when PLEN<3:0> is less than or equal to 7. bit 7 **CRCFUL:** FIFO Full bit 1 = FIFO is full 0 = FIFO is not full bit 6 **CRCMPT:** FIFO Empty bit 1 = FIFO is empty 0 = FIFO is not empty bit 5 Unimplemented: Read as '0' bit 4 CRCGO: Start CRC bit 1 = Start CRC serial shifter 0 = Turn off CRC serial shifter after FIFO is empty bit 3-0 PLEN<3:0>: Polynomial Length bits Denotes the length of the polynomial to be generated minus 1.

REGISTER 25-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	:15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			X<7:1>				_
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x =		x = Bit is unkr	nown				

bit 15-1 X<15:1>: XOR of Polynomial Term Xⁿ Enable bits

bit 0 Unimplemented: Read as '0'

NOTES:

26.0 PARALLEL MASTER PORT (PMP)

- Note 1: This data sheet summarizes the features the dsPIC33FJ32GP302/304, of dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 35. "Parallel Master (PMP)" (DS70299) Port of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip website (www.microchip.com). 2: Some registers and associated bits
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory

FIGURE 26-1: PMP MODULE OVERVIEW

devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:

- · Fully multiplexed address/data mode
- Demultiplexed or partially multiplexed address/ data mode:
 - Up to 11 address lines with single chip select
 - Up to 12 address lines without chip select
- One Chip Select Line
- · Programmable Strobe Options
 - Individual Read and Write Strobes or;
 - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- · Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer
- · Programmable Wait States
- · Selectable Input Voltage Levels



26.1 **PMP** Resources

Many useful resources related to PMP are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en532311

26.1.1 KEY RESOURCES

- Section 35. "Parallel Master Port (PMP)" (DS70299)
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

26.2 PMP Control Registers

REGISTER 26-1: PMCON: PARALLEL MASTER PORT CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PMPEN	_	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN
bit 15							bit 8

R/W-0	R/W-0	R/W-0 ⁽¹⁾	U-0	R/W-0 ⁽¹⁾	R/W-0	R/W-0	R/W-0
CSF1	CSF0	ALP	—	CS1P	BEP	WRSP	RDSP
bit 7							bit 0

Legend:									
R = Readabl	e bit W = Writable I	Dit U = Unimplemented b	bit, read as '0'						
-n = Value at	POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 15	PMPEN: Parallel Master Por 1 = PMP enabled 0 = PMP disabled, no off-ch								
bit 14	Unimplemented: Read as '0								
bit 13	PSIDL: Stop in Idle Mode bit								
	•	ration when device enters Idle mode	9						
bit 12-11	ADRMUX1:ADRMUX0: Add	ress/Data Multiplexing Selection bits	_S (1)						
		e multiplexed on PMD<7:0> pins s are multiplexed on PMD<7:0> pi ar on separate pins	ns, upper 3 bits are multiplexed o						
bit 10	PTBEEN: Byte Enable Port I	PTBEEN: Byte Enable Port Enable bit (16-bit Master mode)							
	1 = PMBE port enabled0 = PMBE port disabled								
bit 9	PTWREN: Write Enable Stro	PTWREN: Write Enable Strobe Port Enable bit							
	1 = PMWR/PMENB port ena0 = PMWR/PMENB port dis								
bit 8		PTRDEN: Read/Write Strobe Port Enable bit							
	1 = PMRD/PMWR port enable 0 = PMRD/PMWR port disal								
bit 7-6	CSF1:CSF0: Chip Select Fu	nction bits							
	11 = Reserved 10 = PMCS1 functions as ch 0x = PMCS1 functions as ac	•							
bit 5	ALP: Address Latch Polarity	ALP: Address Latch Polarity bit ⁽¹⁾							
	1 = Active-high (PMALL and 0 = Active-low (PMALL and								
bit 4	Unimplemented: Read as '0	,							
bit 3	CS1P: Chip Select 1 Polarity	bit ⁽¹⁾							
	1 = Active-high (PMCS1/PM 0 = Active-low (PMCS1/PM								

Note 1: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 26-1: PMCON: PARALLEL MASTER PORT CONTROL REGISTER (CONTINUED)

bit 2	BEP: Byte Enable Polarity bit 1 = Byte enable active-high (PMBE) 0 = Byte enable active-low (PMBE)
bit 1	WRSP: Write Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00, 01, 10):
	1 = Write strobe active-high (PMWR)
	0 = Write strobe active-low (PMWR)
	For Master mode 1 (PMMODE<9:8> = 11):
	1 = Enable strobe active-high (PMENB)
	$0 = \text{Enable strobe active-low } (\overline{\text{PMENB}})$
bit 0	RDSP: Read Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00, 01, 10):
	1 = Read strobe active-high (PMRD)
	0 = Read strobe active-low (PMRD)
	For Master mode 1 (PMMODE<9:8> = 11):
	1 = Read/write strobe active-high (PMRD/PMWR)

- 0 = Read/write strobe active-low (PMRD/PMWR)
- **Note 1:** These bits have no effect when their corresponding pins are used as address lines.

REGISTER	26-2: PMMC	DDE: PARALL	EL PORT MC	DDE REGIS	STER				
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
BUSY	IRQN	/l<1:0>	INCM<	1:0>	MODE16	MODE	E<1:0>		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAITE	3<1:0> ⁽¹⁾		WAITM	<3:0>		WAITE	<1:0> ⁽¹⁾		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable I	bit L	J = Unimple	mented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set	'(0' = Bit is cle	eared	x = Bit is unkr	nown		
bit 15	BUSY: Busy	bit (Master mod	le only)						
	-	isy (not useful w	• •	sor stall is a	ictive)				
	0 = Port is no	•			,				
bit 14-13	IRQM<1:0>:	Interrupt Reque	est Mode bits						
	or on a i 10 = No inter 01 = Interrup		eration when PI processor stall	MA<1:0> = : activated	Write Buffer 3 is 11 (Addressable cle				
bit 12-11		INCM<1:0>: Increment Mode bits							
	10 = Decrem 01 = Increme	ad and write buf ent ADDR<10:0 ent ADDR<10:0 ement or decren)> by 1 every re > by 1 every rea	ad/write cyc ad/write cycl		y)			
bit 10	MODE16: 8-bit/16-bit Mode bit								
					o the data regist the data register				
bit 9-8	11 = Master 10 = Master 01 = Enhanc	mode 2 (PMCS) ed PSP, control	1, PMRD/PMWI 1, PMRD <u>, PMW</u> signals (PMRD	(<u>R, PMBE, F</u> , PMWR, PI	PMBE, PMA <x:() <u>MA<x:()> and P</x:()></u> <u>MCS1, PMD<7:()</u> , PMWR, PMCS</x:() 	MD<7:0>) > and PMA<1:	.0>)		
bit 7-6	WAITB<1:0>	: Data Setup to	Read/Write Wa	it State Con	figuration bits ⁽¹⁾				
	10 = Data wa 01 = Data wa	ait of 4 TCY; mult ait of 3 TCY; mult ait of 2 TCY; mult ait of 1 TCY; mult	tiplexed address tiplexed address	s phase of 3 s phase of 2	TCY TCY				
bit 5-2		Read to Byte of additional 15		Vait State C	onfiguration bits				
		of additional 1 1 dditional wait cy		forced into (one Tcy)				
bit 1-0		: Data Hold Afte 4 Tcy 3 Tcy 2 Tcy							

DMMODE, DADALLEL DODT MODE DECISTED

Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

-n = Value at POR		'1' = Bit is set	'1' = Bit is set		ared	x = Bit is unknown		
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
Legend:								
bit 7							bit (
			ADD	R<7:0>				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
bit 15							bit 8	
	031		ADDR<13:8>					
ADDR15	CS1				2<13.8>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

bit 15	ADDR15: Parallel Port Destination Address bits
bit 14	CS1: Chip Select 1 bit
	1 = Chip select 1 is active
	0 = Chip select 1 is inactive
bit 13-0	ADDR13:ADDR0: Parallel Port Destination Address bits

REGISTER 26-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	—	—	F	PTEN<10:8> ⁽¹⁾)
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN<7:2> ⁽¹⁾							<1:0>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	PTEN14: PMCS1 Strobe Enable bit
	 1 = PMA14 functions as either PMA<14> bit or PMCS1 0 = PMA14 pin functions as port I/O
bit 13-11	Unimplemented: Read as '0'
bit 10-2	PTEN<10:2>: PMP Address Port Enable bits ⁽¹⁾
	1 = PMA<10:2> function as PMP address lines0 = PMA<10:2> function as port I/O
bit 1-0	PTEN<1:0>: PMALH/PMALL Strobe Enable bits
	 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL 0 = PMA1 and PMA0 pads functions as port I/O

Note 1: Devices with 28 pins do not have PMA<10:2>.

REGISTER	26-5: PMSTA	T: PARALL	EL PORT ST	ATUS REGI	STER		
R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0
IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F
bit 15							bit 8
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1

bit 7				bit 0
Legend:	HS = Hardware Set bit			
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

OB3E

OB2E

OB1E

OB0E

bit 15	IBF: Input Buffer Full Status bit
	 All writable input buffer registers are full
	0 = Some or all of the writable input buffer registers are empty
bit 14	IBOV: Input Buffer Overflow Status bit
	 1 = A write attempt to a full input byte register occurred (must be cleared in software) 0 = No overflow occurred
bit 13-12	Unimplemented: Read as '0'
bit 11-8	IB3F:IB0F: Input Buffer x Status Full bits
	 1 = Input buffer contains data that has not been read (reading buffer will clear this bit) 0 = Input buffer does not contain any unread data
bit 7	OBE: Output Buffer Empty Status bit
	1 = All readable output buffer registers are empty
	0 = Some or all of the readable output buffer registers are full
bit 6	OBUF: Output Buffer Underflow Status bits
	1 = A read occurred from an empty output byte register (must be cleared in software)
	0 = No underflow occurred
bit 5-4	Unimplemented: Read as '0'
bit 3-0	OB3E:OB0E: Output Buffer x Status Empty bit
	1 = Output buffer is empty (writing data to the buffer will clear this bit)
	0 = Output buffer contains data that has not been transmitted

OBE

OBUF

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—				—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	_	—	_		—	RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0
Legend:							
R = Readable bit W = Writable		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	wn		

utput Select bit ⁽¹⁾
for the RTCC pin the RTCC pin
the RICC pill
fer Select bit
ers
er input buffers
f

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) needs to be set.

27.0 SPECIAL FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard[™] Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit emulation

27.1 Configuration Bits

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices provide nonvolatile memory implementation for device configuration bits. Refer to **Section 25. "Device Configuration"** (DS70194), in the *"dsPIC33F/PIC24H Family Reference Manual"* for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 27-2.

Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

The Device Configuration register map is shown in Table 27-1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0xF80000	FBS	RBS<1:0>			—	BSS<2:0>			BWRP
0xF80002	FSS ⁽¹⁾	RSS<	:1:0>	_	_		SSS<2:0>		SWRP
0xF80004	FGS	—	_	_	_	_	GSS<1	:0>	GWRP
0xF80006	FOSCSEL	IESO	_	_		-	FNOSC<2:0>		
0xF80008	FOSC	FCKSN	FCKSM<1:0>		_		OSCIOFNC	POSCM	1D<1:0>
0xF8000A	FWDT	FWDTEN WINDIS		_	WDTPRE		WDTPOST.	<3:0>	
0xF8000C	FPOR		Reserved		ALTI2C	_	FPW	/RT<2:0>	
0xF8000E	FICD	Reserved ⁽³⁾		JTAGEN	_	_	_	ICS<	<1:0>
0xF80010	FUID0		User Unit ID Byte 0						
0xF80012	FUID1		User Unit ID Byte 1						
0xF80014	FUID2	User Unit ID Byte 2							
0xF80016	FUID3		User Unit ID Byte 3						

TABLE 27-1: DEVICE CONFIGURATION REGISTER MAP

Legend: — = unimplemented bit, read as '0'.

Note 1: This Configuration register is not available and reads as 0xFF on dsPIC33FJ32GP302/304 devices.

2: These bits are reserved and always read as '1'.

3: These bits are reserved for use by development tools and must be programmed as '1'.

TABLE 27-2:	dsPIC CONFIGURATION BITS DESCRIPTION					
Bit Field	Register	RTSP Effect	Description			
BWRP	FBS	Immediate	Boot Segment Program Flash Write Protection 1 = Boot segment can be written 0 = Boot segment is write-protected			
BSS<2:0>	FBS	Immediate	Boot Segment Program Flash Code Protection Size x11 = No Boot program Flash segment			
			Boot space is 1K Instruction Words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0007FE			
			010 = High security; boot program Flash segment ends at 0x0007FE			
			Boot space is 4K Instruction Words (except interrupt vectors) 101 = Standard security; boot program Flash segment, ends at 0x001FFE			
			001 = High security; boot program Flash segment ends at 0x001FFE			
			Boot space is 8K Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x003FFE			
			000 = High security; boot program Flash segment ends at 0x003FFE			
RBS<1:0> ⁽¹⁾	FBS	Immediate	Boot Segment RAM Code Protection Size 11 = No Boot RAM defined 10 = Boot RAM is 128 bytes 01 = Boot RAM is 256 bytes			
SWRP ⁽¹⁾	FSS ⁽¹⁾	Immediate	00 = Boot RAM is 1024 bytes Secure Segment Program Flash Write-Protect bit 1 = Secure Segment can bet written 0 = Secure Segment is write-protected			
SSS<2:0> ⁽¹⁾	FSS ⁽¹⁾	Immediate	Secure Segment Program Flash Code Protection Size (Secure segment is not implemented on 32K devices) X11 = No Secure program flash segment			
			Secure space is 4K IW less BS 110 = Standard security; secure program flash segment starts at End of BS, ends at 0x001FFE			
			010 = High security; secure program flash segment starts at End of BS, ends at 0x001FFE			
			Secure space is 8K IW less BS 101 = Standard security; secure program flash segment starts at End of BS, ends at 0x003FFE			
			001 = High security; secure program flash segment starts at End of BS, ends at 0x003FFE			
			Secure space is 16K IW less BS 100 = Standard security; secure program flash segment starts at End of BS, ends at 007FFEh			
			000 = High security; secure program flash segment starts at End of BS, ends at 0x007FFE			

TABLE 27-2:	dsPIC CONFIGURATION BITS DESCRIPTION

Note 1: This Configuration register is not available on dsPIC33FJ32GP302/304 devices.

Bit Field	Register	RTSP Effect	Description
RSS<1:0> ⁽¹⁾	FSS ⁽¹⁾	Immediate	Secure Segment RAM Code Protection 11 = No Secure RAM defined 10 = Secure RAM is 256 Bytes less BS RAM 01 = Secure RAM is 2048 Bytes less BS RAM 00 = Secure RAM is 4096 Bytes less BS RAM
GSS<1:0>	FGS	Immediate	General Segment Code-Protect bit 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	FGS	Immediate	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	Immediate	 Two-speed Oscillator Start-up Enable bit 1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start-up device with user-selected oscillator source
FNOSC<2:0>	FOSCSEL	If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Secondary (LP) oscillator 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Immediate	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	FOSC	Immediate	Peripheral pin select configuration 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	Immediate	 Watchdog Timer Enable bit 1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register has no effect.) 0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
WINDIS	FWDT	Immediate	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode

TABLE 27-2:	dsPIC CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: This Configuration register is not available on dsPIC33FJ32GP302/304 devices.

Bit Field	Register	RTSP Effect	Description
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
FPWRT<2:0>	FPOR	Immediate	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
ALTI2C	FPOR	Immediate	Alternate I ² C [™] pins 1 = I ² C mapped to SDA1/SCL1 pins 0 = I ² C mapped to ASDA1/ASCL1 pins
JTAGEN	FICD	Immediate	JTAG Enable bit 1 = JTAG enabled 0 = JTAG disabled
ICS<1:0>	FICD	Immediate	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

Note 1: This Configuration register is not available on dsPIC33FJ32GP302/304 devices.

27.2 On-Chip Voltage Regulator


All of the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/ X04 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 Ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 27-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 30-13 located in Section 30.1 "DC Characteristics".

Note:	It is important for the low-ESR capacitor to
	be placed as close as possible to the VCAP
	pin.

On a POR, it takes approximately 20 µs for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

FIGURE 27-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR^(1,2,3)



27.3 BOR: Brown-out Reset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

27.4 Watchdog Timer (WDT)

For dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

27.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TwDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any form of device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

All Device Resets Transition to New Clock Source Exit Sleep or Idle Mode PWRSAV Instruction CLRWDT Instruction Watchdog Timer Sleep/Idle WDTPRE WDTPOST<3:0> SWDTEN WDT Wake-up FWDTEN Prescaler Postscaler WDT LPRC Clock (divide by N1) (divide by N2) Reset WDT Window Select WINDIS CLRWDT Instruction

FIGURE 27-2: WDT BLOCK DIAGRAM

27.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) needs to be cleared in software after the device wakes up.

27.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note:	If the WINDIS bit (FWDT<6>) is cleared, the
	CLRWDT instruction should be executed by
	the application software only during the last
	1/4 of the WDT period. This CLRWDT win-
	dow can be determined by using a timer. If
	a CLRWDT instruction is executed before
	this window, a WDT Reset occurs.

The WDT flag, WDTO bit (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

27.5 JTAG Interface

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface is provided in future revisions of the document.

Note: Refer to Section 24. "Programming and Diagnostics" (DS70207) of the "dsPIC33F/PIC24H Family Reference Manual" for further information on usage, configuration and operation of the JTAG interface.

27.6 In-Circuit Serial Programming™ (ICSP)™

The dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/ X04, and dsPIC33FJ128GPX02/X04 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the *"dsPIC33F/PIC24H Flash Programming Specification"* (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

27.7 In-Circuit Debugger

When MPLAB[®] ICD 3 is selected as a debugger, the incircuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, VSS, PGC, PGD and the PGECx and PGEDx pin pairs. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

27.8 Code Protection and CodeGuard™ Security

The dsPIC33FJ64GPX02/X04 and dsPIC33FJ128GPX02/X04 devices offer advanced implementation of CodeGuard Security that supports BS, SS and GS while, the dsPIC33FJ32GP302/304 devices offer the intermediate level of CodeGuard Security that supports only BS and GS. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.

When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip. The code protection features vary depending on the actual dsPIC33F implemented. The following sections provide an overview of these features.

Secure segment and RAM protection is implemented on the dsPIC33FJ64GPX02/X04 and dsPIC33FJ128GPX02/X04 devices. The dsPIC33FJ32GP302/304 devices do not support secure segment and RAM protection.

Note: Refer to Section 23. "CodeGuard™ Security" (DS70199) of the "*dsPIC33F/ PIC24H Family Reference Manual*" for further information on usage, configuration and operation of CodeGuard Security.

TABLE 27-3: CODE FLASH SECURITY SEGMENT SIZES FOR 32 KB DEVICES

CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	
	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh	VS = 256 IW 0x00000h 0x0001FEh BS = 768 IW 0x000200h 0x0007FEh	VS = 256 IW 0x00000h 0x0001FEh BS = 3840 IW 0x000200h 0x0007FEh	E
SSS<2:0> = x11 0K	GS = 11008 IW 0x003FEh 0x002000h 0x003FEh 0x004000h 0x0057FEh	0x000800h 0x001FFEh 0x002000h 0x003EFEb	GS = 7168 IW	6
	0x0157FEh	0x0157FEh	0x0157FEh	

TABLE 27-4: CODE FLASH SECURITY SEGMENT SIZES FOR 64 KB DEVICES

CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K
SSS<2:0> = x11 0K	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x00200h 0x003FFEh 0x004000h 0x007FEh 0x004000h 0x007FFEh 0x008000h 0x008000h GS = 21760 IW 0x00000h 0x003FFEh 0x008000h 0x003FFEh	VS = 256 IW 0x000000h 0x0001FEh BS = 768 IW 0x000200h 0x0007FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x00200h 0x003FFEh 0x003FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x008000h 0x004000h 0x008000h 0x008000h 0x008000h	VS = 256 IW 0x00000h 0x0001FEh BS = 3840 IW 0x000200h 0x000800h 0x000200h 0x000800h 0x001FFEh 0x000200h 0x003FFEh 0x003FFEh 0x003FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x00800h 0x00800h 0x00800h 0x00800h 0x00ABFEh
	0x0157FEh	0x0157FEh	0x0157FEh
SSS<2:0> = x10	VS = 256 IW 0x00000h 0x0001FEh 0x00020h 0x0007FEh SS = 3840 IW 0x001FFEh 0x001FFEh 0x001FFEh 0x001FFEh	VS = 256 IW 0x000000h 0x0001FEh BS = 768 IW 0x000200h 0x0007FEh SS = 3072 IW 0x001FEh 0x001FFEh 0x002000h 0x001FFEh	VS = 256 IW 0x000000h 0x0001FEh BS = 3840 IW 0x000200h 0x0007FEh 0x000200h 0x0007FEh 0x000200h 0x001FFEh 0x002200h 0x001FEh
4K	GS = 17920 IW 0x004000h 0x007FFEh 0x008000h 0x00ABFEh 0x0157FEh	GS = 17920 IW 0x004000h 0x007FFEh 0x008000h 0x00ABFEh 0x0157FEh	GS = 17920 IW 0x003FFEh 0x004000h 0x007FFEh 0x008000h 0x00ABFEh 0x0157FEh
	0x000000h	0x000000h	0x00000h
SSS<2:0> = x01	0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x001FFEh 0x002000b	BS = 768 IW 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x002000b	BS = 3840 IW 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x00200h
8К	SS = 7936 IW 0x003FFEh 0x004000h 0x007FEh GS = 13824 IW 0x008000h 0x00ABFEh	SS = 7168 IW 0x003FFEh 0x004000h 0x007FEb 0x007FFEh 0x008000h 0x00400h GS = 13824 IW 0x00ABFEh	SS = 4096 IW 0x003FEh 0x004000h 0x007FEh 0x007FFEh 0x00800h GS = 13824 IW 0x00800h 0x00ABFEh 0x00800h
	0x0157FEh	0x0157FEh	0x0157FEh
	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h	VS = 256 IW 0x000000h 0x0001FEh BS = 768 IW 0x000200h 0x0007FEh 0x000200h 0x0007FEh	VS = 256 IW 0x000000h 0x0001FEh BS = 3840 IW 0x000200h 0x0007FEh 0x000800h 0x000800h
SSS<2:0> = x00 16K	0x001FFEh 0x00200h 0x003FFEh 0x00400h 0x007FFEh 0x007FFEh 0x00800h 0x00800h 0x00800h 0x00800h 0x00800h 0x00800h	SS = 15360 IW GS = 5632 IW GX00400h 0x003FFEh 0x004000h 0x007FFEh 0x00800h 0x00ABFEh	Ox001FFEh 0x002000h 0x003FFEh SS = 12288 IW GS = 5632 IW 0x004000h 0x007FFEh 0x008000h 0x00ABFEh
	0x00ABFEN	0x00ABFEN	0x00ABFEI

CONFIG BITS	BSS<2:0> = x11 0K	BSS<2:0> = x10 1K	BSS<2:0> = x01 4K	
SSS<2:0> = x11 0K	VS = 256 IW 0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x003FFEh 0x002000h 0x003FFEh 0x004000h 0x003FFEh 0x004000h 0x007FFEh 0x008000h 0x00FFEh 0x008000h 0x00FFFEh 0x010000h 0x0157FEh	VS = 256 IW 0x00000h 0x0001FEh 0x000200h BS = 768 IW 0x0007FEh 0x0007FEh 0x0000h 0x003FEh 0x0000h 0x003FFEh 0x0007FEh 0x007FFEh 0x007FFEh 0x00800h 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x007FFEh 0x01000h 0x01000h 0x01000h 0x0157FEh	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh 0x00200h 0x001FFEh 0x00200h 0x003FFEh 0x004000h 0x007FFEh 0x00800h 0x007FFEh 0x00800h 0x007FFEh GS = 39936 IW 0x0157FEh	GS
SSS<2:0> = x10 4K	VS = 256 IW 0x000000h 0x0001FEh 0x000200h SS = 3840 IW 0x000800h 0x003FEh 0x002000h 0x0007FEh 0x002000h 0x003FFEh 0x004000h 0x004000h 0x007FEh 0x004000h	VS = 256 IW 0x000000h 0x0001FEh BS = 768 IW 0x000200h 0x000200h SS = 3072 IW 0x000800h 0x003FFEh 0x0007FEh 0x000800h 0x003FFEh 0x007FFEh 0x007FFEh 0x007FFEh	VS = 256 IW 0x000000h 0x0001FEh BS = 3840 IW 0x000200h 0x0007FEh 0x000200h 0x000800h 0x0003FFEh 0x003FFEh 0x003FFEh 0x007FEh 0x003FFEh 0x007FFEh 0x007FFEh 0x004000h 0x007FFEh 0x004000h	B
	GS = 39936 IW 0x00ABFEh 0x0157FEh	GS = 39936 IW 0x00ABFEh 0x0157FEh	GS = 39936 IW 0x00ABFEh 0x0157FEh	GS
SSS<2:0> = x01 8K	VS = 256 IW 0x00000h 0x0001FEh 0x00020h 0x0002FEh 0x0007FEh 0x0007FEh 0x001FFEh 0x00200h 0x0007FEh 0x002000h 0x007FFEh 0x002000h 0x007FFEh 0x002000h 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x00000h 0x007FFEh 0x00000h	VS = 256 IW 0x000000h 0x0001FEh 0x000200h BS = 768 IW 0x0007FEh 0x0007FEh SS = 7168 IW 0x003FFEh 0x002000h 0x003FFEh 0x004000h 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x007FFEh 0x00800h 0x007FFEh 0x004000h 0x007FFEh 0x00000h 0x007FFEh 0x00000h 0x007FFEh 0x00000h 0x007FFEh 0x0000h 0x000FFEh 0x0000h	VS = 256 IW 0x000000h 0x0001FEh BS = 3840 IW 0x000200h 0x0007FEh SS = 4096 IW 0x003FEh 0x004000h 0x004000h 0x00400h 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x004000h 0x007FFEh 0x00800h 0x00FFFEh 0x000FFFEh 0x00FFFEh 0x000FFFEh	B:
	0x0157FEh	0x0157FEh	0x0157FEh	
SSS<2:0> = x00	VS = 256 IW 0x00000h 0x0001FEh 0x000200h 0x0007FEh 0x00800h 0x001FFEh 0x00200h 0x003FFEh 0x003FFEh	VS = 256 IW 0x00000h 0x0001FEh BS = 768 IW 0x000200h 0x0007FEh 0x000800h 0x000800h 0x00200h 0x00200h 0x00200h 0x007FEh 0x003FFEh 0x003FFEh 0x003FFEh 0x004000h	VS = 256 IW 0x000000h 0x0001FEh BS = 3840 IW 0x000200h 0x0007FEh 0x000200h 0x00000h 0x00200h 0x00200h 0x00200h 0x00200h 0x00200h 0x00200h 0x00200h 0x00200h 0x00200h 0x00200h 0x003FFEh 0x004000h	B
16K	SS = 16128 IW 0x007FFEh 0x008000h 0x008000h 0x00FFEh 0x010000h 0x0157FEh	SS = 15360 IW 0x004000h 0x007FFEh 0x008000h 0x008000h 0x007FFEh 0x01000h 0x010000h 0x01000h 0x0157FEh	SS = 12288 IW 0x007FFEh 0x007FFEh 0x00800h 0x00FFFEh 0x00800h 0x00FFFEh 0x01000h 0x01000h 0x0157FEh	GS

TABLE 27-5: CODE FLASH SECURITY SEGMENT SIZES FOR 128 KB DEVICES

DS70292G-page 324

© 2007-2012 Microchip Technology Inc.

28.0 INSTRUCTION SET SUMMARY

Note:	This data sheet summarizes the features				
	of the dsPIC33FJ32GP302/304,				
	dsPIC33FJ64GPX02/X04, and				
	dsPIC33FJ128GPX02/X04 families of				
	devices. It is not intended to be a compre-				
	hensive reference source. To complement				
	the information in this data sheet, refer to				
	the "dsPIC33F/PIC24H Family Reference				
	Manual". Please see the Microchip web				
	site (www.microchip.com) for the latest				
	reference manual sections.				

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- Literal operations
- DSP operations
- Control operations

Table 28-1shows the general symbols used indescribing the instructions.

The dsPIC33F instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The $\ensuremath{\mathtt{MAC}}$ class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- · The X and Y address space prefetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- · The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

Most instructions are a single word. Certain doubleword instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

TABLE 28-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS
-------------	-------------------------------------

#text (text) [text] {} <n:m> .b .d .S</n:m>	Means literal defined by "text" Means "content of text" Means "the location addressed by text" Optional field or operation Register bit field Byte mode selection Double-Word mode selection Shadow register select Word mode selection (default)	
[text] {} <n:m> .b .d .S</n:m>	Means "the location addressed by text" Optional field or operation Register bit field Byte mode selection Double-Word mode selection Shadow register select	
{} <n:m> .b .d .S</n:m>	Optional field or operation Register bit field Byte mode selection Double-Word mode selection Shadow register select	
<n:m> .b .d .S</n:m>	Register bit field Byte mode selection Double-Word mode selection Shadow register select	
.b .d .S	Byte mode selection Double-Word mode selection Shadow register select	
.d .S	Double-Word mode selection Shadow register select	
.S	Shadow register select	
	· ·	
	Word mode selection (default)	
.W		
Acc	One of two accumulators {A, B}	
AWB	Accumulator write back destination address register \in {W13, [W13]+ = 2}	
bit4	4-bit bit selection field (used in word addressed instructions) ∈ {015}	
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero	
Expr	Absolute address, label or expression (resolved by the linker)	
f	File register address ∈ {0x00000x1FFF}	
lit1	1-bit unsigned literal ∈ {0,1}	
lit4	4-bit unsigned literal ∈ {015}	
lit5	5-bit unsigned literal ∈ {031}	
lit8	8-bit unsigned literal ∈ {0255}	
lit10	10-bit unsigned literal $\in~\{0255\}$ for Byte mode, {0:1023} for Word mode	
lit14	14-bit unsigned literal ∈ {016384}	
lit16	16-bit unsigned literal ∈ {065535}	
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'	
None	Field does not require an entry, can be blank	
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate	
PC	Program Counter	
Slit10	10-bit signed literal \in {-512511}	
Slit16	16-bit signed literal ∈ {-3276832767}	
Slit6	6-bit signed literal \in {-1616}	
Wb	Base W register ∈ {W0W15}	
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }	
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }	
Wm,Wn	Dividend, Divisor working register pair (direct addressing)	

Field	Description
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space prefetch address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X data space prefetch destination register for DSP instructions ∈ {W4W7}
WyY data space prefetch address register for DSP instructions $\in \{[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - 2, [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 6, [W11] - = 2, [W11], [W11] - = 6, [W11] - = 6, [W11] - = 2, [W11] - = 6, [W11] - [W11] - =$	
Wyd	Y data space prefetch destination register for DSP instructions ∈ {W4W7}

TABLE 28-2: INSTRUCTION SET OVERVIEW							
Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6 BRA	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE, Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT, Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU, Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE, Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT, Expr	Branch if less than	1	1 (2)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (2)	None
		BRA		Branch if Negative	1	1 (2)	None
		BRA	N, Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NC, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Overflow	1	1 (2)	None
			NOV, Expr	Branch if Not Zero	1		None
		BRA	NZ,Expr		1	1 (2)	None
		BRA	OA, Expr	Branch if Accumulator A overflow		1 (2)	
		BRA	OB, Expr	Branch if Accumulator B overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA, Expr	Branch if Accumulator A saturated	1	1 (2)	None
		BRA	SB,Expr	Branch if Accumulator B saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
-		BRA	Ŵn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None

TABLE 28-2: INSTRUCTION SET OVERVIEW

Base Assembly # of # of Status Flags Instr Assembly Syntax Description Mnemonic Words Cycles Affected # 10 BTSC BTSC Bit Test f, Skip if Clear 1 None f,#bit4 1 (2 or 3) BTSC Ws,#bit4 Bit Test Ws, Skip if Clear 1 None 1 (2 or 3) 11 Bit Test f, Skip if Set BTSS BTSS f,#bit4 1 None 1 (2 or 3) BTSS Ws,#bit4 Bit Test Ws, Skip if Set 1 1 None (2 or 3) 12 1 Ζ BTST BTST Bit Test f 1 f,#bit4 Bit Test Ws to C 1 1 С BTST.C Ws,#bit4 BTST.Z Ws,#bit4 Bit Test Ws to Z 1 1 Ζ BTST.C Ws,Wb Bit Test Ws<Wb> to C 1 1 С Bit Test Ws<Wb> to Z 1 1 Ζ BTST.Z Ws,Wb 13 BTSTS BTSTS Bit Test then Set f 1 1 Ζ f,#bit4 BTSTS.C Ws,#bit4 Bit Test Ws to C, then Set 1 1 С BTSTS.Z Ws.#bit4 Bit Test Ws to Z, then Set 1 1 Ζ 14 CALL CALL lit23 Call subroutine 2 2 None Call indirect subroutine 2 None 1 CALL Wn 15 f = 0x00001 1 None CLR CLR f WREG = 0x0000 CLR 1 1 None WREG CLR Ws Ws = 0x00001 1 None Clear Accumulator OA,OB,SA,SB CLR Acc, Wx, Wxd, Wy, Wyd, AWB 1 1 16 CLRWDT Clear Watchdog Timer 1 WDTO,Sleep CLRWDT 1 $f = \overline{f}$ 17 COM СОМ 1 1 N,Z f f,WREG WREG = \overline{f} N,Z COM 1 1 Ws,Wd Wd = WsСОМ 1 1 N,Z 18 СР CP Compare f with WREG 1 1 C,DC,N,OV,Z f СР Compare Wb with lit5 1 1 C,DC,N,OV,Z Wb,#lit5 СР Compare Wb with Ws (Wb - Ws) 1 1 C,DC,N,OV,Z Wb,Ws 19 CP0 CPO Compare f with 0x0000 1 1 C,DC,N,OV,Z f CPO Compare Ws with 0x0000 1 1 C,DC,N,OV,Z Ws 20 1 1 CPB CPB f Compare f with WREG, with Borrow C,DC,N,OV,Z CPB Compare Wb with lit5, with Borrow 1 1 C,DC,N,OV,Z Wb,#lit5 CPB Compare Wb with Ws, with Borrow 1 1 C,DC,N,OV,Z Wb,Ws $(Wb - Ws - \overline{C})$ 21 CPSEQ CPSEQ Compare Wb with Wn, skip if = 1 None Wb, Wn 1 (2 or 3) 22 CPSGT CPSGT Compare Wb with Wn, skip if > 1 1 None Wb, Wn (2 or 3) 23 Compare Wb with Wn, skip if < 1 CPSLT CPSLT Wb, Wn 1 None (2 or 3) 24 Compare Wb with Wn, skip if \neq 1 CPSNE CPSNE Wb, Wn 1 None (2 or 3) 25 DAW DAW Wn Wn = decimal adjust Wn 1 1 С 26 f = f - 11 C,DC,N,OV,Z DEC DEC f 1 WREG = f - 1DEC f,WREG 1 1 C,DC,N,OV,Z Wd = Ws - 1C,DC,N,OV,Z DEC Ws,Wd 1 1 27 DEC2 f = f - 2 C,DC,N,OV,Z DEC2 1 1 f

WREG = f - 2

Wd = Ws - 2

Disable Interrupts for k instruction cycles

TABLE 28-2: **INSTRUCTION SET OVERVIEW (CONTINUED)**

DEC2

DEC2

DISI

28

DISI

f,WREG

Ws,Wd

#lit14

C,DC,N,OV,Z

C,DC,N,OV,Z

None

1

1

1

1

1

1

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit14,Expr	Do code to PC + Expr, lit14 + 1 times	2	2	None
		DO	Wn,Expr	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	None
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Prefetch and store accumulator	1	1	None

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
MPY	MPY Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
	MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
MPY.N	MPY.N Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
MSC	MSC Wm*Wm, Acc, Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator		1	1	OA,OB,OAB, SA,SB,SAB	
MUL	MUL.SS		{Wnd + 1. Wnd} = signed(Wb) * signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
	NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
	NEG	f,WREG	WREG = \overline{f} + 1	1	1	C,DC,N,OV,Z
	NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
	PUSH.S		Push Shadow Registers	1	1	None
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software device Reset	1	1	None
RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn				None
RETURN	RETURN		Return from Subroutine			None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
	RLC	f,WREG	с <i>;</i>		1	C,N,Z
			3 ,			C,N,Z
RLNC						N,Z
			,			N,Z
						N,Z
	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
RRC	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
	Mnemonic MPY MPY.N MSC MUL MUL NUL NUL NUL NUL NUL NUL NUL N	MnemonicMPY Mm*Wn, AG MPY Mm*Wn, AG MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N MPY.N 	MnemonicAssembly SyntaxMPYMPY Wm*Wn, Acc, Wx, Wxd, Wy, WydMPY.MPY Wm*Wn, Acc, Wx, Wxd, Wy, WydMPY.N Wm*Wn, Acc, Wx, Wxd, Wy, WydMSCMSC Wm*Wn, Acc, Wx, Wxd, Wy, WydMSCMSC Wm*Wn, Acc, Wx, Wxd, Wy, WydMULMSC Wm*Wn, Acc, Wx, Wxd, Wy, WydMULMSC Wm*Wn, Acc, Wx, Wxd, Wy, WydMULMSC Wm*Wn, Acc, Wx, Wxd, Wy, WydMULWm*Wn, Acc, Wx, Wxd, Wy, WydMULWsMULWul, SUWULWb, Ws, WhMULWb, Ws, WhNULUWb, SU#lit1NOPNOPPOPPOPPOPWdoPOP, DWndPOP, DWndPOP, SPOPPUSHfPUSHWsoPUSHMulPUSHMulPUSHMulRCALLWnRCALLWnREPEAT#lit1REPEAT#lit1RETFIERETFIE </td <td>Mnemonic Assembly Syntax Description MPY Martin Acc. WX, Wxd, Wy, Wyd Square Wm to Accumulator MPY Mm*Wn, Acc. WX, Wxd, Wy, Wyd Square Wm to Accumulator MPY Mm*Wn, Acc. WX, Wxd, Wy, Wyd (Multiply Wm by Wn to Accumulator MSC Wm*Wn, Acc. WX, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Wm*Wn, Acc. WX, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Wm*Wn, Acc. WX, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Wm*Wn, Acc. WX, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Wm*Wn, Acc. WX, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Wm*Wn, Acc. WX, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Wm*G, Acc. WX, Wxd, Wy, Wyd Wmthyd = signed(Wb)* signed(Wb) MSC WS, Wnd (Wnd + 1, Wnd) = signed(Wb)* unsigned(Wb) MUL.SU Wb, Wn, Mnd (Wnd + 1, Wnd) = signed(Wb)* unsigned(Wb) MUL.SU Wb, Wh, Mnd (Wnd + 1, Wnd) = unsigned(Wb)* MUL.SU Wb, Wh, Md (Wnd + 1, Wnd) = unsigned(Wb)* MUL.SU Wb, Wh, Md</td> <td>Mnemonic Assembly syntax Description Words MFY Mer Assembly syntax Multiply Wm by Wn to Accumulator 1 MFY Mer Min, Acc., Wix, Wixd, Wy, Wyd Square Wm to Accumulator 1 MFY.N Mer Yin, Acc., Wix, Wixd, Wy, Wyd (Multiply Wm by Wn to Accumulator 1 MFY.N Mer Yin, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MSC Mor Win, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MSC Mor Win, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MSC Mor Win, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MUL.SU Wo, Wa, Wind (Wind + 1, Wind) = signed(Wb) ' unsigned(Wb) ' unsig</td> <td>Innemonic Pascentioly syntax Description Words Cycles MPY Milliply Wm by Wn to Accumulator 1 1 MPY Merim, Acc., Wx, Wxd, Wy, Wyd Square Wm to Accumulator 1 1 MPY.N Merim, Acc., Wx, Wxd, Wy, Wyd Multiply Wm by Wn to Accumulator 1 1 MPY.N Merim, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator 1 1 MSC Wm *m, Acc., Wx, Wxd, Wyd, Wyd Multiply and Subtract from Accumulator 1 1 MSL.SS Wb, Ws, Wnd, Wyd, Wyd, Wmd (Mrd + 1, Wnd) = signed(Wb) * unsigned(Wb) 1 1 1 MSL.SS Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1</td>	Mnemonic Assembly Syntax Description MPY Martin Acc. WX, Wxd, Wy, Wyd Square Wm to Accumulator MPY Mm*Wn, Acc. WX, Wxd, Wy, Wyd Square Wm to Accumulator MPY Mm*Wn, Acc. WX, Wxd, Wy, Wyd (Multiply Wm by Wn to Accumulator MSC Wm*Wn, Acc. WX, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Wm*Wn, Acc. WX, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Wm*Wn, Acc. WX, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Wm*Wn, Acc. WX, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Wm*Wn, Acc. WX, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Wm*Wn, Acc. WX, Wxd, Wy, Wyd Multiply and Subtract from Accumulator MSC Wm*G, Acc. WX, Wxd, Wy, Wyd Wmthyd = signed(Wb)* signed(Wb) MSC WS, Wnd (Wnd + 1, Wnd) = signed(Wb)* unsigned(Wb) MUL.SU Wb, Wn, Mnd (Wnd + 1, Wnd) = signed(Wb)* unsigned(Wb) MUL.SU Wb, Wh, Mnd (Wnd + 1, Wnd) = unsigned(Wb)* MUL.SU Wb, Wh, Md (Wnd + 1, Wnd) = unsigned(Wb)* MUL.SU Wb, Wh, Md	Mnemonic Assembly syntax Description Words MFY Mer Assembly syntax Multiply Wm by Wn to Accumulator 1 MFY Mer Min, Acc., Wix, Wixd, Wy, Wyd Square Wm to Accumulator 1 MFY.N Mer Yin, Acc., Wix, Wixd, Wy, Wyd (Multiply Wm by Wn to Accumulator 1 MFY.N Mer Yin, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MSC Mor Win, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MSC Mor Win, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MSC Mor Win, Acc., Wix, Wixd, Wy, Wyd Multiply and Subtract from Accumulator 1 MUL.SU Wo, Wa, Wind (Wind + 1, Wind) = signed(Wb) ' unsigned(Wb) ' unsig	Innemonic Pascentioly syntax Description Words Cycles MPY Milliply Wm by Wn to Accumulator 1 1 MPY Merim, Acc., Wx, Wxd, Wy, Wyd Square Wm to Accumulator 1 1 MPY.N Merim, Acc., Wx, Wxd, Wy, Wyd Multiply Wm by Wn to Accumulator 1 1 MPY.N Merim, Acc., Wx, Wxd, Wy, Wyd Multiply and Subtract from Accumulator 1 1 MSC Wm *m, Acc., Wx, Wxd, Wyd, Wyd Multiply and Subtract from Accumulator 1 1 MSL.SS Wb, Ws, Wnd, Wyd, Wyd, Wmd (Mrd + 1, Wnd) = signed(Wb) * unsigned(Wb) 1 1 1 MSL.SS Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1 MSL.UU Wb, Ws, Wnd (Wnd + 1, Wnd) = unsigned(Wb) * unsigned(Wb) 1 1

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
68	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
69	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB SA,SB,SAB
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAE SA,SB,SAE
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,
73 SUBB	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C,DC,N,OV,
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,
76	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
77	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
78	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
79	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
30	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
81	ULNK	ULNK		Unlink Frame Pointer	1	1	None
82	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
83	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

29.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

29.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

29.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

29.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

29.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

29.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

29.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

29.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP)[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

29.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline PIC16F5xx), (PIC10F, PIC12F5xx, midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 in-circuit debugging on most PIC® enables microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

29.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

29.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

30.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁴⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(4)}$	-0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽⁴⁾	-0.3V to 3.6V
Maximum current out of Vss pin	
Maximum current into VDD pin ⁽²⁾	
Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾	8 mA
Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾	15 mA
Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾	
Maximum current sunk by all ports	
Maximum current sourced by all ports ⁽²⁾	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).
 - 3: Exceptions are CLKOUT, which is able to sink/source 25 mA, and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA.
 - 4: See the "Pin Diagrams" section for 5V tolerant pins.

30.1 DC Characteristics

TABLE 30-1: OPERATING MIPS VS. VOLTAGE

			Max MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04
_	3.0-3.6V ⁽¹⁾	-40°C to +85°C	40
	3.0-3.6V ⁽¹⁾	-40°C to +125°C	40

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 30-11 for the minimum and maximum BOR values.

TABLE 30-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Мах	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+155	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD \ x \ (IDD - \Sigma \ IOH)$	PD PINT + PI/O				W
I/O Pin Power Dissipation: I/O = Σ ({VDD - VOH} x IOH) + Σ (VOL x IOL)					
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	IA	W

TABLE 30-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Мах	Unit	Note
Package Thermal Resistance, 44-pin QFN	θja	30	_	°C/W	1
Package Thermal Resistance, 44-pin TFQP	θја	40	_	°C/W	1
Package Thermal Resistance, 28-pin SPDIP	θја	45	_	°C/W	1
Package Thermal Resistance, 28-pin SOIC	θја	50	_	°C/W	1
Package Thermal Resistance, 28-pin QFN-S	θја	30	—	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 30-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHA	RACTER		therwise	stated) ure -40	0°C ≤Ta :	0V to 3.6V ≤+85°C for Industrial ≤+125°C for Extended	
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Max	Units	Conditions
Operati	ng Voltag	9					
DC10	Supply V	oltage					
	Vdd		3.0	_	3.6	V	Industrial and Extended
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.8	_	—	V	_
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	Vss	V	_
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.03	_	—	V/ms	0-3.0V in 0.1s

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: This is the limit to which VDD can be lowered without losing RAM data.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

DC CHARACT	ERISTICS		(unless oth		s: 3.0V to 3.6V ≤TA ≤+85°C for Indu ≤TA ≤+125°C for Ex		
Parameter No. ⁽³⁾	Typical ⁽²⁾	Max	Units Conditions				
Operating Cur	rent (IDD) ⁽¹⁾		•				
DC20d	18	21	mA	-40°C			
DC20a	18	22	mA	+25°C	3.3V	10 MIPS	
DC20b	18	22	mA	+85°C	- 3.3V	10 101195	
DC20c	18	25	mA	+125°C			
DC21d	30	35	mA	-40°C			
DC21a	30	34	mA	+25°C	3.3V	16 MIPS	
DC21b	30	34	mA	+85°C	- 3.3V	TO IVITES	
DC21c	30	36	mA	+125°C			
DC22d	34	42	mA	-40°C			
DC22a	34	41	mA	+25°C	3.3V	20 MIPS	
DC22b	34	42	mA	+85°C	3.3V	20 MIPS	
DC22c	35	44	mA	+125°C			
DC23d	49	58	mA	-40°C			
DC23a	49	57	mA	+25°C	2.21/		
DC23b	49	57	mA	+85°C	- 3.3V	30 MIPS	
DC23c	49	60	mA	+125°C	7		
DC24d	63	75	mA	-40°C			
DC24a	63	74	mA	+25°C	2.21/		
DC24b	63	74	mA	+85°C	- 3.3V	40 MIPS	
DC24c	63	76	mA	+125°C	1		

TABLE 30-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode, no PLL until 10 MIPS, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero)
- CPU executing while (1) statement
- JTAG is disabled
- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** These parameters are characterized but not tested in manufacturing.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq T_A \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq T_A \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Parameter No. ⁽³⁾	Typical ⁽²⁾	Max	Units		Conditions		
Idle Current (II	DLE): Core OF	F Clock ON	Base Curren	t ⁽¹⁾			
DC40d	8	10	mA	-40°C			
DC40a	8	10	mA	+25°C	1	10 MIPS	
DC40b	9	10	mA	+85°C	3.3V	TO MIPS	
DC40c	10	13	mA	+125°C	7		
DC41d	13	15	mA	-40°C			
DC41a	13	15	mA	+25°C	3.3V	16 MIPS	
DC41b	13	16	mA	+85°C	3.3V	TO MIES	
DC41c	13	19	mA	+125°C			
DC42d	15	18	mA	-40°C			
DC42a	16	18	mA	+25°C	3.3V	20 MIPS	
DC42b	16	19	mA	+85°C	3.3V	20 MIF 3	
DC42c	17	22	mA	+125°C			
DC43a	23	27	mA	+25°C			
DC43d	23	26	mA	-40°C	3.3V	30 MIPS	
DC43b	24	28	mA	+85°C	3.3V	JU MIE J	
DC43c	25	31	mA	+125°C]		
DC44d	31	42	mA	-40°C			
DC44a	31	36	mA	+25°C	3.3V	40 MIPS	
DC44b	32	39	mA	+85°C	J.3V	40 IVIIF 3	
DC44c	34	43	mA	+125°C]		

TABLE 30-6: DC CHARACTERISTICS: IDLE CURRENT (lidle)

Note 1: Base IIDLE current is measured as follows:

 CPU core is off (i.e., Idle mode), oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration word
- External Secondary Oscillator disabled (i.e., SOSCO and SOSCI pins configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero)
- JTAG is disabled
- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- 3: These parameters are characterized but not tested in manufacturing.

TADLE 30-7:		ACTERIS	1103: 50%		CURREN	I (IPD)			
DC CHARACI	TERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No. ⁽³⁾	Typical ⁽²⁾	Max	Units	Conditions					
Power-Down	Current (IPD)	(1)							
DC60d	24	68	μΑ	-40°C					
DC60a	28	87	μA	+25°C	2 2 1	Base Power-Down Current ^(3,4)			
DC60b	124	292	μA	+85°C	3.3V	Base Power-Down Currents?			
DC60c	350	1000	μA	+125°C					
DC61d	8	13	μA	-40°C					
DC61a	10	15	μA	+25°C	3.3V	Watchdog Timer Current: ΔIWDT ^(3,5)			
DC61b	12	20	μA	+85°C	3.3V				
DC61c	13	25	μA	+125°C	1				

Note 1: IPD (Sleep) current is measured as follows:

 CPU core is off (i.e., Sleep mode), oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

• CLKO is configured as an I/O input pin in the Configuration word

· All I/O pins are configured as inputs and pulled to Vss

• MCLR = VDD, WDT and FSCM are disabled, all peripheral modules are disabled (PMDx bits are all '1's)

- RTCC is disabled
- · JTAG is disabled
- 2: Data in the "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** The Watchdog Timer Current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.
- 5: These parameters are characterized, but are not tested in manufacturing.

TABLE 30-8: D	C CHARACTER			ENT (IDOZE)			
DC CHARACTERI	STICS	(unless	d Operating (otherwise sta ng temperature	a ted) e -40°C :	≤Ta ≤+8	3.6V 5°C for Industrial 25°C for Extended	
Parameter No. Typical ⁽¹⁾ Max				Units		Con	ditions
DC73a	20	50	1:2	mA			
DC73f	17	30	1:64	mA	-40°C	3.3V	40 MIPS
DC73g	17	30	1:128	mA			
DC70a	20	50	1:2	mA			
DC70f	17	30	1:64	mA	+25°C	3.3V	40 MIPS
DC70g	17	30	1:128	mA			
DC71a	20	50	1:2	mA			
DC71f	17	30	1:64	mA	+85°C	3.3V	40 MIPS
DC71g	17	30	1:128	mA			
DC72a	21	50	1:2	mA			
DC72f	18	30	1:64	mA	+125°C	3.3V	40 MIPS
DC72g	18	30	1:128	mA			

TABLE 30-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated.

DC CH/	ARACTER	RISTICS	Standard Oper (unless otherw Operating temp	vise stat	ed) -40°C ≤	Ta≤+85	3.6V 5°C for Industrial 25°C for Extended
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Мах	Units	Conditions
	VIL	Input Low Voltage					
DI10		I/O pins	Vss	_	0.2 VDD	V	
DI11		PMP pins	Vss	_	0.15 Vdd	V	PMPTTL = 1
DI15		MCLR	Vss	_	0.2 VDD	V	
DI16		I/O Pins with OSC1 or SOSCI	Vss	_	0.2 VDD	V	
DI18		I/O Pins with SDAx, SCLx	Vss	_	0.3 VDD	V	SMBus disabled
DI19		I/O Pins with SDAx, SCLx	Vss	_	0.8 Vdd	V	SMBus enabled
	Vih	Input High Voltage					
DI20		I/O Pins Not 5V Tolerant ⁽⁴⁾	0.7 Vdd	_	Vdd	V	
		I/O Pins 5V Tolerant ⁽⁴⁾	0.7 Vdd	_	5.5	V	
DI21		I/O Pins Not 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	—	Vdd	V	
		I/O Pins 5V Tolerant with PMP ⁽⁴⁾	0.24 VDD + 0.8	—	5.5	V	
DI28		SDAx, SCLx	0.7 Vdd	—	5.5	V	SMBus disabled
DI29		SDAx, SCLx	2.1	—	5.5	V	SMBus enabled
	ICNPU	CNx Pull-up Current					
DI30			50	250	400	μA	VDD = 3.3V, VPIN = VSS

TABLE 30-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See the "Pin Diagrams" section for the 5V tolerant I/O pins.

5: VIL source < (Vss - 0.3). Characterized but not tested.

6: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.

8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

9: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

			Standard Ope (unless other			3.0V to	9 3.6V
DC CH	ARACTEF	KISTICS	Operating tem		-40°C ≤		5°C for Industrial 25°C for Extended
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
DI50	lı∟	Input Leakage Current ^(2,3) I/O pins 5V Tolerant ⁽⁴⁾	_	_	±2	μΑ	Vss ⊴VPiN ⊴VDD, Pin at high-impedance
DI51		I/O Pins Not 5V Tolerant ⁽⁴⁾ (Excluding AN9 through AN12)	_	-	±1	μA	Vss ⊴VPIN ⊴VDD, Pin at high-impedance, 40°C ≤ Ta ≤+85°C
DI51a		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±2	μA	Shared with external reference pins, 40°C ≤ TA ≤+85°C
DI51b		I/O Pins Not 5V Tolerant ⁽⁴⁾ (Excluding AN9 through AN12)	_	_	±3.5	μA	Vss ≤VPIN ≤VDD, Pin at high-impedance, -40°C ≤TA ≤+125°C
DI51c		I/O Pins Not 5V Tolerant ⁽⁴⁾	_	_	±8	μA	Analog pins shared with external reference pins, -40°C ≤TA ≤+125°C
DI51d		AN9 through AN12	_	_	±11	μA	Vss ≤VPIN ≤VDD, Pin at high-impedance, -40°C ≤TA ≤+85°C
DI51e		AN9 through AN12	_	-	±13	μA	Vss ⊴VPıN ⊴VDD, Pin at high-impedance, -40°C ≤TA ≤+125°C
DI55		MCLR	_	-	±2	μA	Vss ⊴Vpin ⊴Vdd
DI56		OSC1	_	-	±2	μA	Vss ⊴VPIN ⊴VDD, XT and HS modes

TABLE 30-9: DC C	HARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)
------------------	----------------------------------------------------------

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- 5: VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions
DI60a	licl	Input Low Injection Current	0	_	₋₅ (5,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, and RB14
DI60b	Іісн	Input High Injection Current	0		+5 ^(6,7,8)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, SOSCI, SOSCO, RB14, and digital 5V-tol- erant designated pins
DI60c	∑ист	Total Input Injection Current (sum of all I/O and control pins)	-20 ⁽⁹⁾		+20 ⁽⁹⁾	mA	Absolute instantaneous sum of all ± input injection currents from all I/O pins (IICL + IICH) ≤∄ICT

TABLE 30-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- **5**: VIL source < (Vss 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHA	RACTER	ISTICS	Standar (unless Operatin	otherwi	se state	ed)	: 3.0V to 3.6V ≤TA ≤+85°C for Industrial		
	r	Γ				$-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - RA2, RA7- RA10, RB10, RB11, RB7, RB4, RC3-RC9	_	_	0.4	V	Io∟ ≤3 mA, Vod = 3.3V See Note 1		
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9,	_	_	0.4	V	Io∟ ⊴6 mA, Vod = 3.3V See Note 1		
		RB12-RB15, RC0-RC2 Output Low Voltage I/O Pins: 8x Sink Driver Pins - RA3, RA4		_	0.4	v	IoL ≤10 mA, VDD = 3.3V See Note 1		
	Vон	Output High Voltage I/O Pins: 2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.4			V	Іон ≥ -3 mA, Voo = 3.3V See Note 1		
DO20		Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.4	_	_	V	Іон ≥ -6 mA, Vod = 3.3V See Note 1	
		Output High Voltage I/O Pins: 8x Source Driver Pins - RA4, RA3	2.4	_	_	V	IOH ≥ -10 mA, VDD = 3.3V See Note 1		
		Output High Voltage I/O Pins:	1.5	_	_		IOH ≥ -6 mA, VDD = 3.3V See Note 1		
		2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.0	—	_	V	IOH ≥ -5 mA, VDD = 3.3V See Note 1		
			3.0	_	_		IOH ≥ -2 mA, VDD = 3.3V See Note 1		
		Output High Voltage 4x Source Driver Pins - RA0,	1.5	—	—		Iон ≥ -12 mA, VDD = 3.3V See Note 1		
DO20A	Vон1	RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.0	—	—	V	IOH ≥ -11 mA, VDD = 3.3V See Note 1		
			3.0	_	_		IOH ≥ -3 mA, VDD = 3.3V See Note 1		
		Output High Voltage I/O Pins:	1.5	_	_		IOH ≥ -16 mA, VDD = 3.3V See Note 1		
		8x Source Driver Pins - RA3, RA4	2.0	_	_	V	IOH ≥ -12 mA, VDD = 3.3V See Note 1		
			3.0	_			Іон ≥ -4 mA, Voo = 3.3V See Note 1		

TABLE 30-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

TABLE 30-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Тур	Max ⁽¹⁾	Units	Conditions	
BO10	VBOR	BOR Event on VDD tran	2.40	_	2.55	V	Vdd		

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

TABLE 30-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	RACTER	ISTICS	(unless	otherw	ating Co ise state erature	ed)	s: 3.0V to 3.6V ≤TA ≤+85°C for Industrial		
	1	[-40°C \leq TA \leq +125°C for Extended			
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
		Program Flash Memory							
D130a	Eр	Cell Endurance	10,000	—	_	E/W	-40° C to +125° C		
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	-	10	—	mA			
D136a	Trw	Row Write Time	1.32	—	1.74	ms	TRW = 11064 FRC cycles, TA = +85°C, See Note 2		
D136b	Trw	Row Write Time	1.28	—	1.79	ms	TRW = 11064 FRC cycles, TA = +125°C, See Note 2		
D137a	Тре	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, TA = +85°C, See Note 2		
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C, See Note 2		
D138a	Tww	Word Write Cycle Time	42.3		55.9	μs	Tww = 355 FRC cycles, Ta = +85°C, See Note 2		
D138b	Tww	Word Write Cycle Time	41.1	-	57.6	μs	Tww = 355 FRC cycles, Ta = +125°C, See Note 2		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

TABLE 30-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

	Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended								
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments		
	Cefc	External Filter Capacitor Value ⁽¹⁾	4.7	10	—	μF	Capacitor must be low series resistance (< 5 Ohms)		

Note 1: Typical VCAP voltage = 2.5V when VDD \ge VDDMIN.

30.2 AC Characteristics and Timing Parameters

This section defines dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 AC characteristics and timing parameters.

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)					
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
	-40°C ≤TA ≤+125°C for Extended					
	Operating voltage VDD range as described in Table 30-1.					

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 30-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
DO50	Cosco	OSC2/SOSCO pin	_		15	pF	In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	_	400	pF	In l ² C™ mode

FIGURE 30-2: EXTERNAL CLOCK TIMING




TABLE 30-16: EXTERNAL CLOCK TIMING REQUIREMENTS

	RACTERI	STICS	Standard Ope (unless otherv	-	onditions: 3.0V ed)	′ to 3.6V		
				perature	-40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended			
Param No.	Symbol	Characteristic	Min	Min Typ ⁽¹⁾		Units	Conditions	
OS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	—	40	MHz	EC	
		Oscillator Crystal Frequency	3.5	—	10	MHz	XT	
			10	—	40	MHz	HS	
			—	—	33	kHz	SOSC	
			3.5	—	10	MHz	AUX_OSC_FIN	
OS20	Tosc	Tosc = 1/Fosc	12.5	_	DC	ns	_	
OS25	TCY	Instruction Cycle Time ⁽²⁾	25		DC	ns	—	
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC	
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC	
OS40	TckR	CLKO Rise Time ⁽³⁾	_	5.2	_	ns	_	
OS41	TckF	CLKO Fall Time ⁽³⁾	—	5.2	—	ns	—	
OS42	Gм	External Oscillator Transconductance ⁽⁴⁾	14	16	18	mA/V	VDD = 3.3V TA = +25°C	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

АС СНА	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		0.8		8	MHz	ECPLL, HSPLL, XTPLL modes		
OS51	Fsys	On-Chip VCO System Frequency		100	—	200	MHz	—		
OS52	TLOCK	PLL Start-up Time (L	ock Time)	0.9	1.5	3.1	mS	—		
OS53	DCLK	CLKO Stability (Jitter) ⁽²⁾		-3	0.5	3	%	Measured over 100 ms period		

TABLE 30-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Peripheral Bit Rate Clock}}}$$

For example: Fosc = 32 MHz, DCLK = 3%, SPI bit rate clock, (i.e., SCK) is 2 MHz.

$$SPI SCK Jitter = \left\lfloor \frac{D_{CLK}}{\sqrt{\left(\frac{32 \ MHz}{2 \ MHz}\right)}} \right\rfloor = \left\lfloor \frac{3\%}{\sqrt{16}} \right\rfloor = \left\lfloor \frac{3\%}{4} \right\rfloor = 0.75\%$$

TABLE 30-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHA	RACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended									
Param No.	Characteristic	Min	Тур	Max	Units	Conditions					
	Internal FRC Accuracy @ 7.3728 MHz ⁽¹⁾										
F20a	FRC	-2	—	+2	%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V				
F20b	FRC	-5	_	+5	%	$-40^{\circ}C \le TA \le +125^{\circ}C$	VDD = 3.0-3.6V				

Note 1: Frequency calibrated at 25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

TABLE 30-19: INTERNAL RC ACCURACY

АС СН/	ARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Characteristic	Min	Тур	Max	Units	Conditions				
-	LPRC @ 32.768 kHz ⁽¹⁾									
F21a	LPRC	-20	±6	+20	%	$-40^{\circ}C \le TA \le +85^{\circ}C$	VDD = 3.0-3.6V			
F21b	LPRC	-30	_	+30	%	$-40^{\circ}C \le TA \le +125^{\circ}C$ VDD = 3.0-3.6V				

Note 1: Change of LPRC frequency as VDD changes.

^{© 2007-2012} Microchip Technology Inc.

FIGURE 30-3: CLKO AND I/O TIMING CHARACTERISTICS




TABLE 30-20: I/O TIMING REQUIREMENTS

AC CHAR	AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic		Min	Typ ⁽¹⁾	Мах	Units	Conditions		
DO31	TioR	Port Output Rise Tim	e		10	25	ns	_		
DO32	TIOF	Port Output Fall Time		—	10	25	ns	—		
DI35	TINP	INTx Pin High or Low Time (input)		20	_	_	ns	_		
DI40	Trbp	CNx High or Low Time (input)		2	_		TCY			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.






TABLE 30-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS

АС СНА	ARACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions	
SY10	TMCL	MCLR Pulse Width (low)	2	_	_	μs	-40°C to +85°C	
SY11	Tpwrt	Power-up Timer Period		2 4 16 32 64 128	_	ms	-40°C to +85°C User programmable	
SY12	TPOR	Power-on Reset Delay	3	10	30	μs	-40°C to +85°C	
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs	_	
SY20	Twdt1	Watchdog Timer Time-out Period	—	—	_	—	See Section 27.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 30-19)	
SY30	Tost	Oscillator Start-up Timer Period	_	1024 Tosc		—	Tosc = OSC1 period	
SY35	TFSCM	Fail-Safe Clock Monitor Delay		500	900	μs	-40°C to +85°C	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

FIGURE 30-5: TIMER1, 2, 3 AND 4 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 30-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

АС СНИ	AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Charact	eristic		Min	Тур	Мах	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchro no prese		Тсү + 20			ns	Must also meet parameter TA15.		
			Synchro with pre		(Tcy + 20)/N			ns	N = prescale value		
			Asynchr	onous	20		—	ns	(1, 8, 64, 256)		
TA11	ΤτxL	TxCK Low Time		nous, caler	(Tcy + 20)	_	—	ns	Must also meet parameter TA15.		
			Synchro with pre		(Tcy + 20)/N	_	—	ns	N = prescale value		
			Asynchronous		20	_	_	ns	(1, 8, 64, 256)		
TA15	ΤτχΡ	TxCK Input Period	Synchronous, no prescaler		2 Tcy + 40	_	—	ns	—		
			Synchronous, with prescaler		Greater of: 40 ns or (2 TCY + 40)/ N	_	_	_	N = prescale value (1, 8, 64, 256)		
			Asynchr	onous	40	_	_	ns	—		
OS60	Ft1	SOSCI/T1CK Osc frequency Range enabled by setting (T1CON<1>))	(oscillator		DC		50	kHz	_		
TA20	TCKEXTMRL	Delay from Extern Edge to Timer Inc		Clock	0.75 Tcy + 40		1.75 Tcy + 40		_		

Note 1: Timer1 is a Type A.

TABLE 30-23:	TIMER2 AND T	IMER 4 EXTERNAL	L CLOCK TIMING REQUIREME	NTS
--------------	--------------	------------------------	--------------------------	-----

AC CHARACTERISTICS				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended					
Param No.	Symbol	Charao	cteristic ⁽	c ⁽¹⁾ Min		Тур	Мах	Units	Conditions
TB10	TtxH	TxCK High Time	Synchro mode	onous	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)
TB11	TtxL	TxCK Low Time	Synchro mode	onous	Greater of: 20 or (Tcy + 20)/N	_		ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)
TB15	TtxP	TxCK Input Period	Synchro mode	onous	Greater of: 40 or (2 Tcy + 40)/N	_	—	ns	N = prescale value (1, 8, 64, 256)
TB20	TCKEXTMRL	Delay from Clock Edge ment			0.75 Tcy + 40	_	1.75 Tcy + 40	ns	_

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 30-24:	TIMER3 AND	TIMER5 EXTERNAL CLOCK TIMING REQUIREMENTS
--------------	------------	-------------------------------------------

				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No. Symbol Characteristic			teristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions	
TC10	TtxH	TxCK High Time	Synchrono	us TCY + 20	—	_	ns	Must also meet parameter TC15	
TC11	TtxL	TxCK Low Time	Synchrono	us Tcy + 20	—	—	ns	Must also meet parameter TC15	
TC15	TtxP	TxCK Input Period	Synchronol with presca		_	_	ns	N = prescale value (1, 8, 64, 256)	
TC20	TC20 TCKEXTMRL Delay from External Txt Clock Edge to Timer Ind ment				—	1.75 Tcy + 40	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

FIGURE 30-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 30-25: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characte	ristic ⁽¹⁾	Min	Мах	Units	Conditions		
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20		ns	—		
			With Prescaler	10	_	ns			
IC11	TccH	ICx Input High Time	No Prescaler	0.5 Tcy + 20	_	ns	—		
			With Prescaler	10	_	ns			
IC15	TccP	ICx Input Period		(Tcy + 40)/N	_	ns	N = prescale value (1, 4, 16)		

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 30-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 30-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

АС СНА				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Мах	Units	Conditions			
OC10	TccF	OCx Output Fall Time	—	—		ns	See parameter D032			
OC11	TccR	OCx Output Rise Time	— — — ns See parameter D031							

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 30-8: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 30-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

АС СНА				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ Max Units Conditions				Conditions		
OC15	Tfd	Fault Input to PWM I/O Change	_	_	Tcy + 20	ns	_		
OC20	TFLT	Fault Input Pulse-Width	Tcy + 20	_	—	ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

AC CHARAG	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP		
15 MHz	Table 30-29	—	—	0,1	0,1	0,1		
9 MHz	—	Table 30-30	—	1	0,1	1		
9 MHz	—	Table 30-31	—	0	0,1	1		
15 MHz	_	—	Table 30-32	1	0	0		
11 MHz	—	—	Table 30-33	1	1	0		
15 MHz	_		Table 30-34	0	1	0		
11 MHz	_	—	Table 30-35	0	0	0		

TABLE 30-28: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

FIGURE 30-9: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS





FIGURE 30-10: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS



			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No.	Sympol Characteristic'' Min IVn'- Max Units					Conditions		
SP10	TscP	Maximum SCK Frequency	—	_	15	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	—	—		ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_	
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	—	

TABLE 30-29: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.




FIGURE 30-11: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS


TABLE 30-30:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING
REQUIREMENTS

АС СНА	CHARACTERISTICS Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industr -40°C ≤TA ≤+125°C for Exten						85°C for Industrial	
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions					
SP10	TscP	Maximum SCK Frequency	_	_	9	MHz	See Note 3	
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_	
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	_	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.



SPIx MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING **FIGURE 30-12:**


TABLE 30-31: SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Conditions					
SP10	TscP	Maximum SCK Frequency			9	MHz	-40°C to +125°C and see Note 3	
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4	
SP21	TscR	SCKx Output Rise Time	_	—	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	_	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—		ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	_	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

^{3:} The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.






TABLE 30-32:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING
REQUIREMENTS

АС СНА		TICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	_		15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—	_	—	ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	—	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	—	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_		ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	_	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	_	_	ns	_	
SP51	TssH2doZ	SSx	10	—	50	ns	-	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	—	_	ns	See Note 4	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns	—	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.




FIGURE 30-14: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS


TABLE 30-33:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING
REQUIREMENTS

АС СНА		rics	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	_	_	ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_		ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time		_		ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	—		ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_		ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	120	—		ns	_
SP51	TssH2doZ	SSx	10	_	50	ns	—
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_		ns	See Note 4
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	_	_	50	ns	_

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.







TABLE 30-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING
REQUIREMENTS


АС СНА		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_		15	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—		-	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_		ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow to SCKx \uparrow or SCKx Input$	120	—	—	ns	_
SP51	TssH2doZ	SSx	10	_	50	ns	-
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_	_	ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.





dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

TABLE 30-35:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING
REQUIREMENTS


АС СНА		rics	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature-40°C ≤TA ≤+85°C for Industrial-40°C ≤TA ≤+125°C for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Мах	Units	Conditions
SP70	TscP	Maximum SCK Input Frequency	_	_	11	MHz	See Note 3
SP72	TscF	SCKx Input Fall Time	—	—		ns	See parameter DO32 and Note 4
SP73	TscR	SCKx Input Rise Time	_	_		ns	See parameter DO31 and Note 4
SP30	TdoF	SDOx Data Output Fall Time	—	_	-	ns	See parameter DO32 and Note 4
SP31	TdoR	SDOx Data Output Rise Time	—	_		ns	See parameter DO31 and Note 4
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—	_	ns	—
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow $ to SCKx \uparrow or SCKx Input	120	—	—	ns	_
SP51	TssH2doZ	SSx	10	—	50	ns	-
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.










TABLE 30-36:	I2Cx BUS DATA TIMING REQUIREMENTS ((MASTER MODE)	
IABLE 00 00.	LOX DOO DATA TIMITO REGORDENTO		


AC CHA	RACTER	ISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
				-40 °C \leq TA \leq +125 °C for Extended					
Param No.	Symbol	Characteristic		Min ⁽¹⁾	Мах	Units	Conditions		
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)		μs	—		
			400 kHz mode	Tcy/2 (BRG + 1)	—	μs	—		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	—	μs	—		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μs	—		
			400 kHz mode	Tcy/2 (BRG + 1)		μs	_		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	_		
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	_	300	ns			
IM25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	_		
		Setup Time	400 kHz mode	100		ns	-		
			1 MHz mode ⁽²⁾	40		ns			
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μs	—		
		Hold Time	400 kHz mode	0	0.9	μs	-		
			1 MHz mode ⁽²⁾	0.2		μs	-		
IM30	TSU:STA	Start Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μs	Only relevant for		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	Repeated Start		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)		μs	condition		
IM31	THD:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 1)	_	μs	After this period the		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	_	μs	first clock pulse is		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	TCY/2 (BRG + 1)	_	, μs	_		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	_	, μs			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	μs			
IM34	THD:STO	Stop Condition	100 kHz mode	TCY/2 (BRG + 1)	_	ns	_		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)		ns			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 1)	_	ns			
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	ns	_		
		From Clock	400 kHz mode	_	1000	ns	_		
			1 MHz mode ⁽²⁾	_	400	ns	_		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be		
			400 kHz mode	1.3	_	, μs	free before a new		
			1 MHz mode ⁽²⁾	0.5		μs	transmission can start		
IM50	Св	Bus Capacitive L			400	pF	—		
IM51	TPGD	Pulse Gobbler De	lav	65	390	ns	See Note 3		
			•	perator. Refer to Se					

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit™ (I²C™)" (DS70195) in the "*dsPIC33F/PIC24H Family Reference Manual*". Please see the Microchip website (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

3: Typical value for this parameter is 130 ns.










TABLE 30-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

АС СНА	RACTER	ISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	_	μs	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μs	—	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μs	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μs	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5		μs	—	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from	
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	100	ns		
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	300	ns		
IS25	TSU:DAT		100 kHz mode	250		ns	—	
		Setup Time	400 kHz mode	100	_	ns		
			1 MHz mode ⁽¹⁾	100		ns		
IS26	THD:DAT		100 kHz mode	0		μs	—	
		Hold Time	400 kHz mode	0	0.9	μs		
			1 MHz mode ⁽¹⁾	0	0.3	μs		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated	
		Setup Time	400 kHz mode	0.6		μs	Start condition	
			1 MHz mode ⁽¹⁾	0.25		μs		
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μs	After this period, the first	
		Hold Time	400 kHz mode	0.6	—	μs	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	—	μs		
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μs	—	
		Setup Time	400 kHz mode	0.6		μs		
			1 MHz mode ⁽¹⁾	0.6		μs		
IS34	THD:ST	Stop Condition	100 kHz mode	4000		ns		
	0	Hold Time	400 kHz mode	600	—	ns		
			1 MHz mode ⁽¹⁾	250		ns		
IS40	TAA:SCL	Output Valid From Clock	100 kHz mode	0	3500	ns		
			400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free	
			400 kHz mode	1.3	—	μs	before a new transmission can start	
			1 MHz mode ⁽¹⁾	0.5	—	μs		
IS50	Св	Bus Capacitive Lo	bading	—	400	pF	—	

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).




FIGURE 30-21: DCI MODULE (MULTI-CHANNEL, I²S MODES) TIMING CHARACTERISTICS

АС СНА		STICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Condit					
CS10	TCSCKL	CSCK Input Low Time (CSCK pin is an input)	Tcy/2 + 20			ns	_	
		CSCK Output Low Time ⁽³⁾ (CSCK pin is an output)	30			ns	—	
CS11	Тсѕскн	CSCK Input High Time (CSCK pin is an input)	Tcy/2 + 20			ns	—	
		CSCK Output High Time ⁽³⁾ (CSCK pin is an output)	30			ns	—	
CS20	TCSCKF	CSCK Output Fall Time ⁽⁴⁾ (CSCK pin is an output)	_	10	25	ns	—	
CS21	TCSCKR	CSCK Output Rise Time ⁽⁴⁾ (CSCK pin is an output)	_	10	25	ns	—	
CS30	TCSDOF	CSDO Data Output Fall Time ⁽⁴⁾		10	25	ns	—	
CS31	TCSDOR	CSDO Data Output Rise Time ⁽⁴⁾		10	25	ns	—	
CS35	Tdv	Clock Edge to CSDO Data Valid		_	10	ns	—	
CS36	TDIV	Clock Edge to CSDO Tri-Stated	10		20	ns	_	
CS40	TCSDI	Setup Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20	_	—	ns	_	
CS41	THCSDI	Hold Time of CSDI Data Input to CSCK Edge (CSCK pin is input or output)	20		_	ns	_	
CS50	TCOFSF	COFS Fall Time (COFS pin is output)	—	10	25	ns	See Note 1	
CS51	TCOFSR	COFS Rise Time (COFS pin is output)	—	10	25	ns	See Note 1	
CS55	TSCOFS	Setup Time of COFS Data Input to CSCK Edge (COFS pin is input)	20		_	ns	_	
CS56	THCOFS	Hold Time of COFS Data Input to CSCK Edge (COFS pin is input)	20	_		ns		

TABLE 30-38: DCI MODULE (MULTI-CHANNEL, I²S MODES) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for CSCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.




FIGURE 30-22: DCI MODULE (AC-LINK MODE) TIMING CHARACTERISTICS

				$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ^(1,2)	Min	Тур ⁽³⁾	Мах	Units	Conditions		
CS60	TBCLKL	BIT_CLK Low Time	36	40.7	45	ns	_		
CS61	TBCLKH	BIT_CLK High Time	36	40.7	45	ns	—		
CS62	TBCLK	BIT_CLK Period	_	81.4	_	ns	Bit clock is input		
CS65	TSACL	Input Setup Time to Falling Edge of BIT_CLK		—	10	ns	_		
CS66	THACL	Input Hold Time from Falling Edge of BIT_CLK	_	—	10	ns	_		
CS70	TSYNCLO	SYNC Data Output Low Time		19.5	_	μs	See Note 1		
CS71	TSYNCHI	SYNC Data Output High Time	_	1.3	_	μs	See Note 1		
CS72	TSYNC	SYNC Data Output Period	_	20.8	_	μs	See Note 1		
CS75	TRACL	Rise Time, SYNC, SDATA_OUT			30	ns	CLOAD = 50 pF, VDD = 3V		
CS76	TFACL	Fall Time, SYNC, SDATA_OUT	_	_	30	ns	CLOAD = 50 pF, VDD = 3V		
CS80	TOVDACL	Output Valid Delay from Rising Edge of BIT_CLK		—	15	ns	_		

TABLE 30-39: DCI MODULE (AC-LINK MODE) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: These values assume BIT_CLK frequency is 12.288 MHz.

3: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-23: ECAN[™] MODULE I/O TIMING CHARACTERISTICS




TABLE 30-40: ECAN™ MODULE I/O TIMING REQUIREMENTS

				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions		
CA10	TioF	Port Output Fall Time	—	_	—	ns	See parameter D032		
CA11	TioR	Port Output Rise Time		_	_	ns	See parameter D031		
CA20	Tcwf	Pulse-Width to Trigger CAN Wake-up Filter	120			ns	—		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

AC CH	ARACTER	RISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions					
Device Supply												
AD01	AVdd	Module VDD Supply	Greater of VDD – 0.3 or 3.0		Lesser of VDD + 0.3 or 3.6	V	—					
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V	_					
			Reference	e Inpu	ts							
AD05	VREFH	Reference Voltage High	AVss + 2.5		AVdd	V						
AD05a			3.0	—	3.6	V	VREFH = AVDD VREFL = AVSS = 0					
AD06	Vrefl	Reference Voltage Low	AVss	_	AVDD - 2.5	V						
AD06a			0	_	0	V	VREFH = AVDD VREFL = AVSS = 0					
AD07	VREF	Absolute Reference Voltage	2.5	_	3.6	V	VREF = VREFH - VREFL					
AD08	IREF	Current Drain	_		10	μA	ADC off					
AD09	Iad	Operating Current	—	7.0	9.0	mA	ADC operating in 10-bit mode, see Note 1					
			_	2.7	3.2	mA	ADC operating in 12-bit mode, see Note 1					
			Analog	g Input								
AD12	Vinh	Input Voltage Range Vinн	VINL	_	VREFH	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), positive input					
AD13	VINL	Input Voltage Range VINL	VREFL	_	AVss + 1V	V	This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input					
AD17	Rin	Recommended Imped- ance of Analog Voltage Source		_	200 200	Ω Ω	10-bit ADC 12-bit ADC					

TABLE 30-41: ADC MODULE SPECIFICATIONS

Note 1: These parameters are not characterized or tested in manufacturing.

АС СНА	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
		ADC Accuracy (12-bit Mode) – Meas	uremen	ts with e	xternal	VREF+/VREF-	
AD20a	Nr	Resolution ⁽¹⁾	1	2 data bi	ts	bits		
AD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD23a	Gerr	Gain Error	—	3.4	10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD24a	EOFF	Offset Error	—	0.9	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD25a	—	Monotonicity	_	_		_	Guaranteed	
		ADC Accuracy (12-bit Mode	e) – Meas	uremen	ts with i	nternal V	VREF+/VREF-	
AD20a	Nr	Resolution ⁽¹⁾	1	2 data bi	ts	bits		
AD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD22a	DNL	Differential Nonlinearity	> -1		< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD23a	Gerr	Gain Error	2	10.5	20	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD24a	EOFF	Offset Error	2	3.8	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD25a	_	Monotonicity	_	—		—	Guaranteed	
		Dynamic	Performa	ince (12	-bit Mod	e)		
AD30a	THD	Total Harmonic Distortion	—	—	-75	dB	—	
AD31a	SINAD	Signal to Noise and Distortion	68.5	69.5	_	dB	_	
AD32a	SFDR	Spurious Free Dynamic Range	80	—	_	dB	_	
AD33a	Fnyq	Input Signal Bandwidth	_		250	kHz	—	
AD34a	ENOB	Effective Number of Bits	11.09	11.3	_	bits		

TABLE 30-42: ADC MODULE SPECIFICATIONS (12-BIT MODE)


Note 1: Injection currents > |0| can affect the ADC results by approximately 4 to 6 counts (i.e., VIH source > (VDD + 0.3V) or VIL source < (Vss – 0.3V).

АС СНА	RACTERIS	TICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
		ADC Accuracy (10-bit Mode) – Meas	uremen	ts with e	xternal	VREF+/VREF-	
AD20b	Nr	Resolution ⁽¹⁾	10 data bits		bits	_		
AD21b	INL	Integral Nonlinearity	-1.5	—	+1.5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V	
AD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD23b	Gerr	Gain Error	—	3	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD24b	EOFF	Offset Error	—	2	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
AD25b	—	Monotonicity	—	—		_	Guaranteed	
		ADC Accuracy (10-bit Mode	e) – Meas	uremen	ts with ir	nternal V	VREF+/VREF-	
AD20b	Nr	Resolution ⁽¹⁾	1() data bi	ts	bits	—	
AD21b	INL	Integral Nonlinearity	-1	—	+1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD23b	Gerr	Gain Error	3	7	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD24b	EOFF	Offset Error	1.5	3	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
AD25b	—	Monotonicity			_		Guaranteed	
		Dynamic	Performa	nce (10	-bit Mod	e)		
AD30b	THD	Total Harmonic Distortion	—	—	-64	dB		
AD31b	SINAD	Signal to Noise and Distortion	57	58.5	_	dB	_	
AD32b	SFDR	Spurious Free Dynamic Range	72	_	—	dB	_	
AD33b	Fnyq	Input Signal Bandwidth	_		550	kHz	—	
AD34b	ENOB	Effective Number of Bits	9.16	9.4		bits		

TABLE 30-43: ADC MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04



АС СНА		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min. Typ ⁽²⁾ Max. Units Conditions						
		Clock	Paramete	ers ⁽¹⁾			·		
AD50	Tad	ADC Clock Period	117.6			ns	_		
AD51	tRC	ADC Internal RC Oscillator Period	—	250	_	ns	_		
Conversion Rate									
AD55	tCONV	Conversion Time	_	14 Tad		ns	—		
AD56	FCNV	Throughput Rate	—	—	500	ksps	—		
AD57	TSAMP	Sample Time	3 Tad	—		_	—		
		Timir	ig Parame	eters					
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2 Tad		3 Tad		Auto convert trigger not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2 Tad	_	3 Tad		_		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 TAD		—	—		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)			20	μs	_		

TABLE 30-44: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on ADON bit (AD1CON1<15>) = '1'. During this time, the ADC result is indeterminate.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04





FIGURE 30-26:ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01,
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SAMC<4:0> = 00001)



© 2007-2012 Microchip Technology Inc.

AC CH				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min.	Тур ⁽²⁾	Max.	Units	Conditions			
		Clock	Paramet	ers ⁽¹⁾						
AD50	TAD	ADC Clock Period	76	_	_	ns	—			
AD51	tRC	ADC Internal RC Oscillator Period		250	_	ns	—			
	•	Con	version F	Rate						
AD55	tCONV	Conversion Time		12 TAD	_	_	—			
AD56	FCNV	Throughput Rate		_	1.1	Msps	—			
AD57	TSAMP	Sample Time	2 Tad	—	_	_	—			
		Timin	g Param	eters			•			
AD60	tPCS	Conversion Start from Sample Trigger ⁽²⁾	2 Tad	—	3 Tad	—	Auto-Convert Trigger not selected			
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ⁽²⁾	2 Tad	—	3 Tad	—	_			
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ⁽²⁾	—	0.5 Tad	—	—	—			
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	—	—	20	μs	-			

TABLE 30-45: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.

2: These parameters are characterized but not tested in manufacturing.

3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on ADON bit (AD1CON1<15>) = 1. During this time, the ADC result is indeterminate.

AC/DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions			
Clock Parameters										
DA01	Vod+	Positive Output Differential Voltage	1	1.15	2	V	Vod+ = VDACH – VDACL See Note 1, 2			
DA02	Vod-	Negative Output Differential Voltage	-2	-1.15	-1	V	Vod- = Vdacl – Vdach See Note 1, 2			
DA03	Vres	Resolution		16	—	bits				
DA04	Gerr	Gain Error		3.1	_	%				
DA08	FDAC	Clock frequency		_	25.6	MHz	_			
DA09	FSAMP	Sample Rate	0	—	100	kHz				
DA10	FINPUT	Input data frequency	0	_	45	kHz	Sampling frequency = 100 kHz			
DA11	TINIT	Initialization period	1024	_	_	Clks	Time before first sample			
DA12	SNR	Signal-to-Noise Ratio	_	61		dB	Sampling frequency = 96 kHz			

Note 1: Measured VDACH and VDACL output with respect to Vss, with 15 µA load and FORM bit (DACxCON<8>) = 0.

^{2:} This parameter is tested at $-40^{\circ}C \leq TA \leq 85^{\circ}C$ only.

TABLE 30-47: COMPARATOR TIMING SPECIFICATIONS

АС СНА				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
300	TRESP	Response Time ^(1,2)	—	150	400	ns			
301	Тмс2о∨	Comparator Mode Change to Output Valid ⁽¹⁾	_		10	μs	_		

Note 1: Parameters are characterized but not tested.

2: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 30-48: COMPARATOR MODULE SPECIFICATIONS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions							
D300	VIOFF	Input Offset Voltage ⁽¹⁾		±10	—	mV				
D301	VICM	Input Common Mode Voltage ⁽¹⁾	0	_	AVDD-1.5V	V	—			
D302	CMRR	Common Mode Rejection Ratio ⁽¹⁾	-54	_	—	dB	_			

Note 1: Parameters are characterized but not tested.

TABLE 30-49: COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS


			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions					
VR310	TSET	Settling Time ⁽¹⁾			10	μs		

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 bits transition from '0000' to '1111'.

TABLE 30-50: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS

DC CHAI				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions						
VRD310	CVRES	Resolution	CVRSRC/24		CVRSRC/32	LSb	_		
VRD311	CVRAA	Absolute Accuracy	—	—	0.5	LSb	—		
VRD312	CVRur	Unit Resistor Value (R)	—	2k		Ω	_		





AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions					
PS1	TdtV2wrH	Data in Valid before WR or CS Inactive (setup time)	20			ns	_	
PS2	TwrH2dtl	WR or CS Inactive to Data-In Invalid (hold time)	20	_	—	ns	—	
PS3	TrdL2dtV	RD and CS to Active Data-Out	—	_	80	ns	—	
PS4	TrdH2dtl	RD Active or CS Inactive to Data-Out Invalid	10	_	30	ns	—	




FIGURE 30-28: PARALLEL MASTER PORT READ TIMING DIAGRAM

TABLE 30-52: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Characteristic	Characteristic Min. Typ			Units	Conditions	
PM1	PMALL/PMALH Pulse-Width	—	0.5 TCY	_	ns	_	
PM2	Address Out Valid to PMALL/PMALH Invalid (address setup time)	—	0.75 TCY	_	ns	—	
PM3	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	—	0.25 TCY	_	ns	—	
PM5	PMRD Pulse-Width	_	0.5 TCY	_	ns	—	
PM6	PMRD or PMENB Active to Data In Valid (data setup time)	150	—	_	ns	—	
PM7	PMRD or PMENB Inactive to Data In Invalid (data hold time)	—	—	5	ns	—	




FIGURE 30-29: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

TABLE 30-53: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

АС СНА	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions	
PM11	PMWR Pulse-Width	—	0.5 TCY	_	ns		
PM12	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	—	_	ns		
PM13	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	—	_	ns	_	
PM16	PMCSx Pulse-Width	Тсү - 5	—		ns	_	

TABLE 30-54: DMA READ/WRITE TIMING REQUIREMENTS

		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Characteristic	Min.	Тур	Max.	Units	Conditions	
DM1	DMA Read/Write Cycle Time	—	_	1 Tcy	ns	_	

31.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40° C to $+150^{\circ}$ C are identical to those shown in **Section 30.0 "Electrical Characteristics"** for operation between -40° C to $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 30.0 "Electrical Characteristics**" is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽⁴⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽⁵⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(5)}$	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(5)}$	0.3V to 5.6V
Maximum current out of Vss pin	60 mA
Maximum current into Vod pin ⁽²⁾	60 mA
Maximum junction temperature	
Maximum current sourced/sunk by any 2x I/O pin ⁽³⁾	2 mA
Maximum current sourced/sunk by any 4x I/O pin ⁽³⁾	4 mA
Maximum current sourced/sunk by any 8x I/O pin ⁽³⁾	8 mA
Maximum current sunk by all ports combined	70 mA
Maximum current sourced by all ports combined ⁽²⁾	70 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).
 - **3:** Unlike devices at 125°C and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGCx, and PGDx pins.
 - 4: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
 - 5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

31.1 High Temperature DC Characteristics

TABLE 31-1: OPERATING MIPS VS. VOLTAGE

			Max MIPS
Characteristic	VDD Range (in Volts)	Temperature Range (in °C)	dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04
	3.0V to 3.6V ⁽¹⁾	-40°C to +150°C	20

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized.

TABLE 31-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+155	°C
Operating Ambient Temperature Range	TA -40 — +				
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	-40 — +150 PINT + PI/O			W
Maximum Allowed Power Dissipation	Pdmax	DMAX (TJ - ΤΑ)/θJA W			

TABLE 31-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARA	Standard Operating Conditions: 3.0V to 3.6V CHARACTERISTICS (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for Hig					to 3.6V 50°C for High Temperature		
Parameter No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
Operating V	Voltage							
HDC10	DC10 Supply Voltage							
VDD — 3.0 3.3 3.6 V							-40°C to +150°C	

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

TABLE 31-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature				
Parameter No.	Typical	Мах	Units			Conditions		
Power-Down (Current (IPD)							
HDC60e	250	2000	μA	+150°C	3.3V	Base Power-Down Current ^(1,3)		
HDC61c	3	5	μΑ	+150°C 3.3V Watchdog Timer Current: ΔIWDT ^(2,4)				

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON<8>) = 1.

2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

TABLE 31-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTERISTICS Standard Op (unless other Operating ter					tated)		V for High Temperature	
Parameter No.	Typical ⁽¹⁾	Мах	Doze Ratio	Units	Conditions			
HDC72a	39	45	1:2	mA				
HDC72f	18	25	1:64	mA	+150°C	3.3V	20 MIPS	
HDC72g	18	25	1:128	mA	1			

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

				Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +150°C for High Temperature					
Param.	Symbol	ymbol Characteristic Min. Typ. Max. U		Units	Conditions				
		Output Low Voltage I/O Pins: 2x Sink Driver Pins - RA2, RA7- RA10, RB10, RB11, RB7, RB4, RC3-RC9		_	0.4	V	lo∟ ≤1.8 mA, VDD = 3.3V See Note 1		
DO10	Vol	Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	_	_	0.4	v	Io∟ ≤3.6 mA, VDD = 3.3V See Note 1		
		Output Low Voltage I/O Pins: 8x Sink Driver Pins - RA3, RA4	_	_	0.4	V	Io∟ ⊴6 mA, VDD = 3.3V See Note 1		
DO20 Vон		Output High Voltage I/O Pins: 2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.4	_	_	V	lo∟ ≥ -1.8 mA, Vod = 3.3V See Note 1		
	Vон	Vон	Vон	Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.4	_	_	V
		Output High Voltage I/O Pins: 8x Source Driver Pins - RA4, RA3	2.4	_	_	V	IoL ≥ -6 mA, VDD = 3.3V See Note 1		
		Output High Voltage	1.5	_	_		IOH ≥ -1.9 mA, VDD = 3.3V See Note 1		
		2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9	2.0	_	_	V	Іон ≥ -1.85 mA, Vod = 3.3V See Note 1		
		,	3.0	—	_		IOH ≥ -1.4 mA, VDD = 3.3V See Note 1		
		Output High Voltage 4x Source Driver Pins - RA0,	1.5	_	_		Іон ≥ -3.9 mA, VDD = 3.3V See Note 1		
DO20A	Vон1	RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2	2.0	_		V	IOH ≥ -3.7 mA, VDD = 3.3V See Note 1		
			3.0	_			IOH ≥ -2 mA, VDD = 3.3V See Note 1		
		Output High Voltage	1.5	_	_		IOH ≥ -7.5 mA, VDD = 3.3V See Note 1		
		8x Source Driver Pins - RA3, RA4	2.0			V	IOH ≥ -6.8 mA, VDD = 3.3V See Note 1		
			3.0	—	—		IOH ≥ -3 mA, VDD = 3.3V See Note 1		

TABLE 31-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

DC CHA	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions
		Program Flash Memory					
HD130	Eр	Cell Endurance	10,000	—	_	E/W	-40° C to +150°C ⁽²⁾
HD134	TRETD	Characteristic Retention	20	—	—	Year	1000 E/W cycles or less and no other specifications are violated

TABLE 31-7: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: These parameters are assured by design, but are not characterized or tested in manufacturing.

2: Programming of the Flash memory is allowed up to 150°C.

31.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 30.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 30.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 31-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)					
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \leq TA \leq +150^{\circ}C$ for High Temperature Operating voltage VDD range as described in Table 31-1.					

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 31-9: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature							
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions		
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period		

Note 1: These parameters are characterized, but are not tested in manufacturing.

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature						
Param No. Symbol		Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	_	ns	_	
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35		—	ns	_	

TABLE 31-10: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 31-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур	Max	Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_		
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	_	_	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	_	ns	_		
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35	_		ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE	TABLE 31-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS									
CHARA	ACStandard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)CHARACTERISTICSOperating temperature-40°C ≤TA ≤+150°C for High Temperature									
Param No.	Symbol	ol Characteristic ⁽¹⁾ Min Typ Max Units Conditions								
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		_	35	ns	_			
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_	_	ns	_			
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	_	_	ns	_			
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 31-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature							
Param No.	Symbol	Characteristic ⁽¹⁾	Characteristic ⁽¹⁾ Min Typ Max Units						
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—		35	ns	_		
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25		_	ns			
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25		—	ns	_		
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2		
HSP60	TssL2doV	<u>SDO</u> x Data Output Valid after SSx Edge	—		55	ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Assumes 50 pF load on all SPIx pins.

TABLE 31-14: ADC MODULE SPECIFICATIONS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature-40°C ≤TA ≤+150°C for High Temperature						
Param No. Symbol		Characteristic	Min	Typ Max Units Cond		Conditions		
			Referenc	e Input	s			
HAD08IREFCurrent Drain—250600 μ AADC operating, See Note 150 μ AADC off, See Note 1								

Note 1: These parameters are not characterized or tested in manufacturing.

2: These parameters are characterized, but are not tested in manufacturing.

TABLE 31-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)

-	AC TERISTICS	Standard Operating Co Operating temperature									
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions				
	ADC Accuracy (12-bit Mode) – Measurements with External VREF+/VREF- ⁽¹⁾										
HAD20a	Nr	Resolution ⁽³⁾	1	2 data bi	its	bits					
HAD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
HAD22a	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
HAD23a	Gerr	Gain Error	-2	—	10	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
HAD24a	EOFF	Offset Error	-3	_	5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V				
	AD	C Accuracy (12-bit Mode	e) – Meas	uremen	ts with In	ternal V	/REF+/VREF- ⁽¹⁾				
HAD20a	Nr	Resolution ⁽³⁾	1	2 data bi	its	bits					
HAD21a	INL	Integral Nonlinearity	-2	_	+2	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD22a	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD23a	Gerr	Gain Error	2		20	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
HAD24a	EOFF	Offset Error	2	—	10	LSb	VINL = AVSS = 0V, AVDD = 3.6V				
		Dynamic I	Performa	nce (12	-bit Mode	e) ⁽²⁾					
HAD33a	Fnyq	Input Signal Bandwidth	—	—	200	kHz	—				

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

-	AC TERISTICS	Standard Operating Conc Operating temperature						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions	
		C Accuracy (10-bit Mode)	Maggu	romonto	with Ex	tornal V		
	1	Resolution ⁽³⁾				1		
HAD20b	Nr			0 data bi		bits	—	
HAD21b	INL	Integral Nonlinearity	-3	_	3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
HAD22b	DNL	Differential Nonlinearity	> -1	—	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
HAD23b	Gerr	Gain Error	-5	—	6	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
HAD24b	EOFF	Offset Error	-1	—	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V	
	AD	C Accuracy (10-bit Mode)	– Measu	irement	s with In	ternal V	REF+/VREF- ⁽¹⁾	
HAD20b	Nr	Resolution ⁽³⁾	1	0 data bi	ts	bits	_	
HAD21b	INL	Integral Nonlinearity	-2		2	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
HAD22b	DNL	Differential Nonlinearity	> -1		< 1	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
HAD23b	Gerr	Gain Error	-5	—	15	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
HAD24b	EOFF	Offset Error	-1.5	—	7	LSb	VINL = AVSS = 0V, AVDD = 3.6V	
	•	Dynamic Po	erformar	nce (10-l	oit Mode	(2)		
HAD33b	Fnyq	Input Signal Bandwidth	_		400	kHz	_	

TABLE 31-16: ADC MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

TABLE 31-17:	ADC CONVERSION	12-BIT MODE) TIMING REQUIREMENTS
--------------	----------------	-------------	-----------------------

CHARAG	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+150°C for High Temperature						
Param No.	Symbol	Characteristic Min Typ Max Units Conditions						
Clock Parameters								
HAD50	Tad	ADC Clock Period ⁽¹⁾	147	_	_	ns	_	
HAD50	Tad		147 version R	 Late	_	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 31-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS


-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \leq TA \leq +150^{\circ}C$ for High Temperature							
Param No.	Symbol	Characteristic Min Typ Max Units Conditi					Conditions		
		Cloc	k Parame	ters					
HAD50	Tad	ADC Clock Period ⁽¹⁾	104	_	_	ns	_		
	Conversion Rate								
HAD56	FCNV	Throughput Rate ⁽¹⁾	hroughput Rate ⁽¹⁾ — — 800 Ksps —						


Note 1: These parameters are characterized but not tested in manufacturing.

NOTES:


32.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS


Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for de The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside (e.g., outside specified power supply range) and therefore, outside the warranted range.



























Doze Ratio









33.0 PACKAGING INFORMATION

28-Lead SPDIP




28-Lead SOIC




28-Lead QFN-S



44-Lead QFN



44-Lead TQFP



Example



Example




Example



Example



Example




Legenc	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3))					
		can be found on the outer packaging for this package.					
Note:	ote: If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information.						

33.1 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units		Ν	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N		28	•	
Pitch	е		1.27 BSC		
Overall Height	A	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E		10.30 BSC		
Molded Package Width	E1	7.50 BSC			
Overall Length	D		17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	_	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		N	ILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	Х			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dime	ension Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.70
Contact Width	b	0.23	0.38	0.43
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units			MILLIN	IETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A


44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW

BOTTOM VIEW





	Units		MILLIMETERS	3
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		44	
Pitch	е		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		8.00 BSC	
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		44	
Lead Pitch	e		0.80 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.


3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

Dimensioning and tolerancing per ASME Y14.5M.
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		Ν	/ILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

APPENDIX A: REVISION HISTORY

Revision A (September 2007)

This is the initial released version of this document.

Revision B (March 2008)

This revision includes minor typographical and formatting changes throughout the data sheet text. In addition, redundant information was removed that is now available in the respective chapters of the *dsPIC33F/PIC24H Family Reference Manual*, which can be obtained from the Microchip website (www.microchip.com).

The major changes are referenced by their respective section in the following table.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	Note 1 added to all pin diagrams (see "Pin Diagrams").
	Add External Interrupts column and Note 3 to the "dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and dsPIC33FJ128GPX02/X04 Controller Families" table.
Section 1.0 "Device Overview"	Updated parameters PMA0, PMA1, and PMD0 through PMPD7 (Table 1-1).
Section 6.0 "Interrupt Controller"	IFS0-IFSO4 changed to IFSx (see Section 6.3.2 "IFSx").
	IEC0-IEC4 changed to IECx (see Section 6.3.3 "IECx").
	IPC0-IPC19 changed to IPCx (see Section 6.3.4 "IPCx").
Section 7.0 "Direct Memory Access (DMA)"	Updated parameter PMP (see Table 7-1).
Section 8.0 "Oscillator Configuration"	Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources".
	Updated TUN<5:0> (OSCTUN<5:0>) bit description (see Register 8-4).
Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)"	Added Note 2 to Figure 20-3.
Section 26.0 "Special Features"	Added Note 2 to Figure 26-1.
	Added Note after second paragraph in Section 26.2 "On-Chip Voltage Regulator".
Section 29.0 "Electrical Characteristics"	Updated Max MIPS for temperature range of -40°C to +125°C in Table 29-1.
	Updated typical values in Thermal Packaging Characteristics in Table 29-3.
	Added parameters DI11 and DI12 to Table 29-9.
	Updated minimum values for parameters D136 (TRw) and D137 (TPE) and removed typical values in Table 29-12.
	Added Extended temperature range to Table 29-13.
	Updated parameter AD63 and added Note 3 to Table 29-40 and Table 29-41.

Revision C (May 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of VDDCORE and VDDCORE/ VCAP to VCAP/VDDCORE

The other changes are referenced by their respective section in the following table.

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description
High-Performance, 16-bit Digital Signal Controllers	Updated all pin diagrams to denote the pin voltage tolerance (see "Pin Diagrams").
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1).
	Added Peripheral Pin Select (PPS) capability column to Pinout I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.
Section 3.0 "CPU"	Updated CPU Core Block Diagram with a connection from the DSP Engine to the Y Data Bus (see Figure 3-1).
	Vertically extended the X and Y Data Bus lines in the DSP Engine Block Diagram (see Figure 3-3).
Section 4.0 "Memory Organization"	Updated Reset value for CORCON in the CPU Core Register Map (see Table 4-1).
	Updated the Reset values for IPC14 and IPC15 and removed the FLTA1IE bit (IEC3) from the Interrupt Controller Register Map (see Table 4-4).
	Updated bit locations for RPINR25 in the Peripheral Pin Select Input Register Map (see Table 4-21).
	Updated the Reset value for CLKDIV in the System Control Register Map (see Table 4-33).
Section 5.0 "Flash Program Memory"	Updated Section 5.3 "Programming Operations" with programming time formula.
Section 9.0 "Oscillator Configuration"	Updated the Oscillator System Diagram and added Note 2 (see Figure 9-1).
Comgulation	Added Note 1 and Note 2 to the OSCON register (see Register 9-1).
	Updated default bit values for DOZE<2:0> and FRCDIV<2:0> in the Clock Divisor (CLKDIV) Register (see Register 9-2).
	Added a paragraph regarding FRC accuracy at the end of Section 9.1.1 " System Clock Sources ".
	Added Note 3 to Section 9.2.2 "Oscillator Switching Sequence".
	Added Note 1 to the FRC Oscillator Tuning (OSCTUN) Register (see Register 9-4).

TABLE A-2: MAJOR SECTION Section Name	UPDATES (CONTINUED)
	Update Description
Section 10.0 "Power-Saving Features"	 Added the following registers: PMD1: Peripheral Module Disable Control Register 1 (Register 10-1) PMD2: Peripheral Module Disable Control Register 2 (Register 10-2) PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)
Section 11.0 "I/O Ports"	Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality. Added paragraph on ADPCFG register default values to Section 11.3 " Configuring Analog Port Pins ". Added Note box regarding PPS functionality with input mapping to
	Section 11.6.2.1 "Input Mapping".
Section 16.0 "Serial Peripheral Interface (SPI)"	Added Note 2 and 3 to the SPIxCON1 register (see Register 16-2).
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the Notes in the UxMODE register (see Register 18-1). Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 18-2).
Section 19.0 "Enhanced CAN (ECAN™) Module"	Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 19-1).
Section 21.0 "10-bit/12-bit Analog- to-Digital Converter (ADC)"	Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 21-1 and Figure 21-2).
	Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 21-3).
	Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 21-7).
	Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 21-8).
Section 22.0 "Audio Digital-to- Analog Converter (DAC)"	Updated the midpoint voltage in the last sentence of the first paragraph. Updated the voltage swing values in the last sentence of the last paragraph in Section 22.3 "DAC Output Format" .
Section 23.0 "Comparator Module"	Updated the Comparator Voltage Reference Block Diagram (see Figure 23-2).
Section 24.0 "Real-Time Clock and Calendar (RTCC)"	Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 24-1).
Section 27.0 "Special Features"	Added Note 1 to the Device Configuration Register Map (see Table 27-1). Updated Note 1 in the dsPIC33F Configuration Bits Description (see Table 27-2).

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Updated Typical values for Thermal Packaging Characteristics (see Table 30-3).
	Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 30-4).
	Updated Power-Down Current Max values for parameters DC60b and DC60c (see Table 30-7).
	Updated Characteristics for I/O Pin Input Specifications and added parameter DI21 (see Table 30-9).
	Updated Program Memory values for parameters 136, 137, and 138 (renamed to 136a, 137a, and 138a), added parameters 136b, 137b, and 138b, and added Note 2 (see Table 30-12).
	Added parameter OS42 (Gм) to the External Clock Timing Requirements (see Table 30-16).
	Updated Watchdog Timer Time-out Period parameter SY20 (see Table 30-21).
	Updated the IREF Current Drain parameter AD08 (see Table 30-37).
	Updated parameters AD30a, AD31a, AD32a, AD33a, and AD34a (see Table 30-38)
	Updated parameters AD30b, AD31b, AD32b, AD33b, and AD34b (see Table 30-39)

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Revision D (November 2009)

The revision includes the following global update:

• Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	Added information on high temperature operation (see "Operating Range: ").
Section 11.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of Section 11.2 " Open-Drain Configuration ".
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 21.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the ADC block diagrams (see Figure 21-1 and Figure 21-2).
Section 22.0 "Audio Digital-to-Analog Converter (DAC)"	Removed last sentence of the first paragraph in the section. Added a shaded note to Section 22.2 "DAC Module Operation" . Updated Figure 22-2: "Audio DAC Output for Ramp Input (Unsigned)".
Section 27.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in Section 27.1 "Configuration Bits" . Updated the Device Configuration Register Map (see Table 27-1).
Section 30.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Removed parameters DI26, DI28, and DI29 from the I/O Pin Input Specifications (see Table 30-9).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Figure 30-12).
	Removed Table 30-43: Audio DAC Module Specifications. Original contents were updated and combined with Table 30-42 of the same name.
Section 31.0 "High Temperature Electrical Characteristics"	Added new chapter with high temperature specifications.
"Product Identification System"	Added the "H" definition for high temperature.

Revision E (January 2011)

This includes typographical and formatting changes throughout the data sheet text. In addition, the Preliminary marking in the footer was removed.

All instances of VDDCORE have been removed.

All other major changes are referenced by their respective section in the following table.

TABLE A-4: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	The high temperature end range was updated to +150°C (see "Operating Range: ").
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Updated the title of Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)".
	The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up ".
	The second paragraph in Section 2.9 "Unused I/Os" was updated.
Section 4.0 "Memory Organization"	The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-5):
	• TMR1
	• TMR2
	• TMR3
	• TMR4
	• TMR5
Section 9.0 "Oscillator Configuration"	Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1).
	Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2).
	Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3).
	Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).
	Added Note 1 to the ACLKCON: Auxiliary Control Register (see Register 9-5).
Section 21.0 "10-bit/12-bit Analog-to-Digital Converter (ADC)"	Updated the VREFL references in the ADC1 module block diagrams (see Figure 21-1 and Figure 21-2).
Section 27.0 "Special Features"	Added a new paragraph and removed the third paragraph in Section 27.1 "Configuration Bits" .
	Added the column "RTSP Effects" to the dsPIC33F Configuration Bits Descriptions (see Table 27-2).

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Updated the maximum value for Extended Temperature Devices in the Thermal Operating Conditions (see Table 30-2).
	Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 30-4).
	Updated all typical and maximum Operating Current (IDD) values (see Table 30-5).
	Updated all typical and maximum Idle Current (IIDLE) values (see Table 30-6).
	Updated the maximum Power-Down Current (IPD) values for parameters DC60d, DC60a, and DC60b (see Table 30-7).
	Updated all typical Doze Current (Idoze) values (see Table 30-8).
	Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Inpu Specifications (see Table 30-9).
	Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 30-18).
	Added Note 2 to the PLL Clock Timing Specifications (see Table 30-17)
	Updated the Internal RC Accuracy minimum and maximum values for parameter F21b (see Table 30-19).
	Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 30-20).
	Updated <i>all</i> SPI specifications (see Table 30-28 through Table 30-38 and Figure 30-9 through Figure 30-16)
	Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 30-41).
	Updated the ADC Module Specifications (12-bit Mode) minimum and maximum values for parameter AD21a (see Table 30-42).
	Updated all ADC Module Specifications (10-bit Mode) values, with the exception of Dynamic Performance (see Table 30-43).
	Updated the minimum value for parameter PM6 and the maximum value for parameter PM7 in the Parallel Master Port Read Timing Requirements (see Table 30-52).
	Added DMA Read/Write Timing Requirements (see Table 30-54).

TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 31.0 "High Temperature Electrical Characteristics"	Updated all ambient temperature end range values to +150°C throughout the chapter.
	Updated the storage temperature end range to +160°C.
	Updated the maximum junction temperature from +145°C to +155°C.
	Updated the maximum values for High Temperature Devices in the Thermal Operating Conditions (see Table 31-2).
	Updated the ADC Module Specifications (12-bit Mode) (see Table 31-14).
	Updated the ADC Module Specifications (10-bit Mode) (see Table 31-15).
"Product Identification System"	Updated the end range temperature value for H (High) devices.

TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)

Revision F (August 2011)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

TABLE A-5: MAJOR SECTION UPDATES

Section Name	Update Description
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Updated the Recommendation Minimum Connection (see Figure 2-1).
Section 27.0 "Special Features"	Added Note 3 to the Connections for the On-chip Voltage Regulator diagram (see Figure 27-1).
Section 30.0 "Electrical Characteristics"	Removed Voltage on VCAP with respect to Vss from the Absolute Maximum Ratings.
	Removed Note 3 and parameter DC10 (VCORE) from the DC Temperature and Voltage Specifications (see Table 30-4).
	Updated the Characteristics definition and Conditions for parameter BO10 in the Electrical Characteristics: BOR (see Table 30-11).
	Added Note 1 to the Internal Voltage Regulator Specifications (see Table 30-13).

Revision G (April 2012)

This revision includes typographical and formatting changes throughout the data sheet text.

In addition, where applicable, new sections were added to each peripheral chapter that provide information and links to related resources, as well as helpful tips. For examples, see Section 9.2 "Oscillator Resources" and Section 21.4 "ADC Helpful Tips".

All other major changes are referenced by their respective section in the following table.

TABLE A-6: MAJOR SECTION UPDATES

Section Name	Update Description
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Added two new tables: • Crystal Recommendations (see Table 2-1)
	Resonator Recommendations (see Table 2-2)
Section 30.0 "Electrical Characteristics"	Updated parameters DO10 and DO20 and removed parameters DO16 and DO26 in the DC Characteristics: I/O Pin Output Specifications (see Table 30-10)

NOTES:

INDEX

Α

AC Characteristics	349, 396
ADC Module	399
ADC Module (10-bit Mode)	400
ADC Module (12-bit Mode)	399
Internal RC Accuracy	351
Load Conditions	349, 396
Alternate Interrupt Vector Table (AIVT)	87
Analog-to-Digital Converter	
ADC1 Register Map	
DMA	
Initialization	
Key Features	
Arithmetic Logic Unit (ALU)	30
Assembler	
MPASM Assembler	334

В

Barrel Shifter	
Bit-Reversed Addressing	64
Example	65
Implementation	64
Sequence Table (16-Entry)	65
Block Diagrams	
16-bit Timer1 Module	189
ADC1 Module2	264, 265
Connections for On-Chip Voltage Regulator	319
DCI Module	255
Device Clock 1	41, 143
DSP Engine	31
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/	X04,
and dsPIC33FJ128GPX02/X04	
dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/	X04,
and dsPIC33FJ128GPX02/X04 CPU Core.	
ECAN Module	229
Input Capture	199
Output Compare	203
PLL	143
Reset System	77
Shared Port Structure	
SPI	207
Timer2 (16-bit)	193
Timer2/3 (32-bit)	
Timer2/3 (32-bit) UART	195
. ,	195 221

С

C Compilers	
MPLAB C18	
Clock Switching	151
Enabling	151
Sequence	151
Code Examples	
Erasing a Program Memory Page	75
Initiating a Programming Sequence	76
Loading Write Buffers	76
Port Write/Read	160
PWRSAV Instruction Syntax	153
Code Protection	315, 321
Comparator Module	
Configuration Bits	
Configuration Register Map	
Configuring Analog Port Pins	160
CPU	
Control Register	

CPU Clocking System	142
PLL Configuration	143
Selection	142
Sources	142
Customer Change Notification Service	431
Customer Notification Service	431
Customer Support	431

D

D	
Data Accumulators and Adder/Subtracter	32
Data Space Write Saturation	34
Overflow and Saturation	32
Round Logic	33
Write Back	33
Data Address Space	37
Alignment	37
Memory Map for dsPIC33FJ128GP202/204	
and dsPIC33FJ64GP202/204	
Devices with 8 KB RAM	. 39
Memory Map for dsPIC33FJ128GP802/804	
and dsPIC33FJ64GP802/804	
Devices with 16 KB RAM	40
Memory Map for dsPIC33FJ32GP302/304 Devices	
with 4 KB RAM	38
Near Data Space	
Software Stack	
Width	
Data Converter Interface (DCI) Module	
DC and AC Characteristics	200
Graphs and Tables	102
DC Characteristics	
Doze Current (IDOZE)	
High Temperature	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IDOZE)	
Idle Current (IDLE)	
Operating Current (IDD)	
Operating MIPS vs. Voltage	
Power-Down Current (IPD)	
Power-down Current (IPD)	
Program Memory 348,	
Temperature and Voltage	
Temperature and Voltage Specifications	
Thermal Operating Conditions	392
DCI	
Introduction	255
DCI Module	
Register Map	
Development Support	333
DMA Module	
DMA Register Map	
DMAC Registers	
DMAxCNT	131
DMAxCON	
DMAxPAD	131
DMAxREQ	131
DMAxSTA	131
DMAxSTB	131
Doze Mode	154
DSP Engine	30
Multiplier	
- -	
E	
ECAN Module	
CiBUFPNT1 register	241

$dsPIC33FJ32GP302/304,\, dsPIC33FJ64GPX02/X04,\, AND\, dsPIC33FJ128GPX02/X04$

CiBUFPNT2 register2	
CiBUFPNT3 register2	242
CiBUFPNT4 register2	243
CiCFG1 register	
CiCFG2 register	
CiCTRL1 register	
CiCTRL2 register	
CiEC register2	
CiFCTRL register2	235
CiFEN1 register2	241
CiFIFO register2	236
CiFMSKSEL1 register2	
CiFMSKSEL2 register	
5	
CiINTE register	
CiINTF register	
CiRXFnEID register2	
CiRXFnSID register2	244
CiRXFUL1 register	248
CiRXFUL2 register	248
CiRXMnEID register	
-	
CiRXMnSID register	
CiRXOVF1 register2	
CiRXOVF2 register2	
CiTRmnCON register 2	250
CiVEC register	234
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1)	
ECAN1 Register Map (C1CTRL1.WIN = 0)	
ECAN1 Register Map (C1CTRL1.WIN = 1)	
Frame Types2	
Modes of Operation2	230
Overview	227
ECAN Registers	
Acceptance Filter Enable Register (CiFEN1)	21
	•••
Acceptance Filter Extended Identifier Register n	
Acceptance Filter Extended Identifier Register n (CiRXFnEID)2	245
Acceptance Filter Extended Identifier Register n	245
Acceptance Filter Extended Identifier Register n (CiRXFnEID)2	245 า
Acceptance Filter Extended Identifier Register n (CiRXFnEID)2 Acceptance Filter Mask Extended Identifier Register r (CiRXMnEID)2	245 1 247
Acceptance Filter Extended Identifier Register n (CiRXFnEID)2 Acceptance Filter Mask Extended Identifier Register r (CiRXMnEID)2 Acceptance Filter Mask Standard Identifier Register n	245 1 247 1
Acceptance Filter Extended Identifier Register n (CiRXFnEID)2 Acceptance Filter Mask Extended Identifier Register r (CiRXMnEID)2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID)2	245 1 247 1
Acceptance Filter Extended Identifier Register n (CiRXFnEID)2 Acceptance Filter Mask Extended Identifier Register r (CiRXMnEID)2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID)2 Acceptance Filter Standard Identifier Register n	245 1 247 1 247
Acceptance Filter Extended Identifier Register n (CiRXFnEID)	245 n 247 n 247 247
Acceptance Filter Extended Identifier Register n (CiRXFnEID)	245 247 247 247 247 247
Acceptance Filter Extended Identifier Register n (CiRXFnEID)	245 247 247 247 244 239 240
Acceptance Filter Extended Identifier Register n (CiRXFnEID)	245 247 247 247 244 239 240
Acceptance Filter Extended Identifier Register n 2 (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register n 2 (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n 2 (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n 2 (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2	245 1 247 247 247 244 239 240 232
Acceptance Filter Extended Identifier Register n 2 Acceptance Filter Mask Extended Identifier Register r 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Standard Identifier Register n 2 Acceptance Filter Standard Identifier Register n 2 Acceptance Filter Standard Identifier Register n 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2	245 247 247 247 247 244 239 240 232 233
Acceptance Filter Extended Identifier Register n 2 (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register n 2 (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n 2 (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n 2 (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFCTRL) 2	245 1247 247 247 244 239 240 232 233 235
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 FIFO Control Register (CiFCTRL) 2 FIFO Status Register (CiFIFO) 2	245 1247 247 247 247 244 239 240 232 233 235 236
Acceptance Filter Extended Identifier Register n 2 Acceptance Filter Mask Extended Identifier Register r 2 Acceptance Filter Mask Extended Identifier Register r 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Standard Identifier Register n 2 Acceptance Filter Standard Identifier Register n 2 Acceptance Filter Standard Identifier Register n 2 Acceptance Filter Standard Identifier Register n 2 CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFCTRL) 2 FIFO Status Register (CiFIFO) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2	245 1247 1247 247 247 247 247 247 247 239 240 232 233 235 236 241
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFIFO) 2 FIFO Status Register (CiFIFO) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2	245 1 247 247 244 239 240 232 233 235 236 241 243
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register r (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFIFO) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2 Filter 15-8 Mask Selection Register (CiFMSKSEL2).2 2	245 1 247 247 244 239 240 232 233 235 236 241 243 246
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFIFO) 2 FIFO Status Register (CiFIFO) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2	245 1 247 247 244 239 240 232 233 235 236 241 243 246
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register r (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFIFO) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2 Filter 15-8 Mask Selection Register (CiBUFPNT2) 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 2	245 1247 1247 247 247 244 239 240 232 233 235 236 241 243 244 243 244 244
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register r (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFCTRL) 2 FIFO Status Register (CiFIFO) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 2 Filter 15-8 Mask Selection Register (CiFMSKSEL2).2 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 2 Filter 7-0 Mask Selection Register (CiFMSKSEL1) 2	245 1247 1247 247 247 244 239 240 232 233 235 236 241 243 244 243 244 245
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register r (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFIFO) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2	245 1 247 247 247 247 247 243 233 235 236 241 243 246 242 245 242
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register r (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFIFO) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2	245 1247 247 247 247 247 247 243 233 235 236 241 243 246 242 245 242 234
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register r (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFIFO) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 2 Filter 15-8 Mask Selection Register (CiBUFPNT4) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiVEC) 2 Interrupt Enable Register (CiNTE) 2	245 1247 247 247 247 243 233 235 235 235 235 235 235 235 235 240 233 235 235 240 242 233 245 244 243 244 244 233 235 235 235 244 247 247 247 247 247 247 247 247 247
Acceptance Filter Extended Identifier Register n 2 Acceptance Filter Mask Extended Identifier Register n 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Standard Identifier Register n 2 (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n 2 (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFCTRL) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiVEC) 2 Interrupt Enable Register (CiNTF) 2	245 1 247 247 247 244 239 240 233 235 236 241 243 246 242 244 245 242 244 242 244 243 246 242 244 243 244 243 244 243 244 243 244 244
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register r (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFCTRL) 2 FIFO Status Register (CiFIFO) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 2 Filter 15-8 Mask Selection Register (CiBUFPNT4) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiVEC) 2 Interrupt Flag Register (CiNTF) 2 Interrupt Flag Register (CiINTF) 2 Receive Buffer Full Register 1 (CiRXFUL1) 2	245 1 247 1 247 244 239 240 232 233 235 236 241 243 246 242 244 245 242 244 233 246 242 244 243 244 244 244 244 244
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFUFON) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT4) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiVEC) 2 Interrupt Enable Register (CiNTF) 2 Interrupt Flag Register (CiINTF) 2 Receive Buffer Full Register 2 (CiRXFUL1) 2 </td <td>245 1247 1247 1247 1247 1244 1239 1233 1235 1235 1235 1235 1243 1243 1243 1243 1243 1243 1244 1243 1245 1244 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1</td>	245 1247 1247 1247 1247 1244 1239 1233 1235 1235 1235 1235 1243 1243 1243 1243 1243 1243 1244 1243 1245 1244 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register r (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFCTRL) 2 FIFO Status Register (CiFIFO) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 2 Filter 15-8 Mask Selection Register (CiBUFPNT4) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiVEC) 2 Interrupt Flag Register (CiNTF) 2 Interrupt Flag Register (CiINTF) 2 Receive Buffer Full Register 1 (CiRXFUL1) 2	245 1247 1247 1247 1247 1244 1239 1233 1235 1235 1235 1235 1243 1243 1243 1243 1243 1243 1244 1243 1245 1244 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFUFON) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT4) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiNTE) 2 Interrupt Code Register (CiNTF) 2 Interrupt Flag Register (CiINTF) 2 Receive Buffer Full Register 2 (CiRXFUL2) 2 <td>245 1247 1247 1247 1247 1244 1239 1233 1235 1235 1235 1235 1243 1243 1243 1243 1243 1243 1244 1243 1244 1243 1245 1244 1245 1244 1245 1244 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1</td>	245 1247 1247 1247 1247 1244 1239 1233 1235 1235 1235 1235 1243 1243 1243 1243 1243 1243 1244 1243 1244 1243 1245 1244 1245 1244 1245 1244 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFUTRL) 2 FIFO Status Register (CiFIFO) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 2 Filter 15-8 Mask Selection Register (CiBUFPNT4) 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiINTE) 2 Interrupt Enable Register (CiINTF) 2 Receive Buffer Full Register 1 (CiRXFUL1) 2 Receive Buffer Full Register 2 (CiRXOVF2) 2	245 1247 1247 1247 1247 1244 1239 1243 1243 1243 1243 1243 1243 1243 1243 1243 1243 1244 1243 1244 1245 1244 1245 1244 1245 1244 1245 1244 1245 1245 1245 1246 1245 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1246 1247 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1248 1
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 FIFO Control Register (CiFCTRL) 2 FIFO Status Register (CiFIFO) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 2 Filter 15-8 Mask Selection Register (CiBUFPNT4) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiNTE) 2 Interrupt Flag Register (CiINTF) 2 Receive Buffer Full Register 1 (CiRXFUL1) 2 Receive Buffer Full Register 2 (CiRXOVF1) 2 Receive Buffer Overflow Register 2 (CiRXOVF1) 2	245 1247 1247 1247 1247 1244 1399 140 1232 1335 1235 1243 1243 1243 1243 1243 1243 1243 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 12
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 FIFO Control Register 2 (CiCTRL2) 2 FIFO Status Register (CiFIFO) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 2 Filter 15-8 Mask Selection Register (CiBUFPNT4) 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiINTE) 2 Interrupt Flag Register (CIINTF) 2 Receive Buffer Full Register 1 (CiRXFUL1) 2 Receive Buffer Full Register 2 (CiRXOVF1) 2 Receive Buffer Overflow Register 2 (CiRXOVF1) 2 Receive Buffer Overflow Register (CiRXOVF1) 2	245 1247 1247 1247 1247 1244 1399 140 1232 1335 1235 1243 1243 1243 1243 1243 1243 1243 1243 1243 1243 1243 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 12
Acceptance Filter Extended Identifier Register n 2 Acceptance Filter Mask Extended Identifier Register n 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Standard Identifier Register n 2 (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n 2 (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFIFO) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2 Filter 15-8 Mask Selection Register (CiBUFPNT2) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiINTE) 2 Interrupt Flag Register (CiINTF) 2 Receive Buffer Full Register 2 (CiRXOVF1) 2 <tr< td=""><td>245 1247 1247 1247 1247 1244 1399 140 1232 1335 1235 1243 1243 1243 1243 1243 1243 1243 1244 1243 1244 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 12</td></tr<>	245 1247 1247 1247 1247 1244 1399 140 1232 1335 1235 1243 1243 1243 1243 1243 1243 1243 1244 1243 1244 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 12
Acceptance Filter Extended Identifier Register n 2 Acceptance Filter Mask Extended Identifier Register n 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Standard Identifier Register n 2 CiRXMnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFURL) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiINTE) 2 Interrupt Enable Register (CiINTE) 2 Interrupt Flag Register (CiINTF) 2 Receive Buffer Full Register 2 (CiRXOVF1) 2 Receive Buffer Full Register 2 (CiRXOVF1) 2	245 1 247 1 247 1 247 1 247 1 247 1 247 247 1 247 248 243 244 236 242 234 238 237 248 249 239 250 337 396
Acceptance Filter Extended Identifier Register n 2 Acceptance Filter Mask Extended Identifier Register n 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Standard Identifier Register n 2 (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n 2 (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFIFO) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2 Filter 15-8 Mask Selection Register (CiBUFPNT2) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiINTE) 2 Interrupt Flag Register (CiINTF) 2 Receive Buffer Full Register 2 (CiRXOVF1) 2 <tr< td=""><td>245 1 247 1 247 1 247 1 247 1 247 1 247 247 1 247 248 243 244 236 242 234 238 237 248 249 239 250 337 396</td></tr<>	245 1 247 1 247 1 247 1 247 1 247 1 247 247 1 247 248 243 244 236 242 234 238 237 248 249 239 250 337 396
Acceptance Filter Extended Identifier Register n (CiRXFnEID) 2 Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) 2 Acceptance Filter Mask Standard Identifier Register n (CiRXMnSID) 2 Acceptance Filter Standard Identifier Register n (CiRXFnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFIFO) 2 Filter 0-3 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT3) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiINTE) 2 Receive Buffer Full Register 1 (CiRXFUL1) 2 Receive Buffer Full Register 2 (CiRXOVF1) 2 Receive Buffer Full Register 2 (CiRXOVF1) 2 Receive Buffer Overflow Register (CiRXOVF1) 2 Receive Buffer Overflow Register (CiRXOVF1) 2	245 1247 1247 1247 1247 1247 1247 1243 125 1233 125 1233 125 1235 1235 1235 1235 1235 1235 1242 1243 1243 1244 1243 1244 1243 1244 1244 1244 1244 1244 1245 1244 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245
Acceptance Filter Extended Identifier Register n 2 Acceptance Filter Mask Extended Identifier Register n 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Mask Standard Identifier Register n 2 Acceptance Filter Standard Identifier Register n 2 (CiRXMnSID) 2 Baud Rate Configuration Register 1 (CiCFG1) 2 Baud Rate Configuration Register 2 (CiCFG2) 2 Control Register 1 (CiCTRL1) 2 Control Register 2 (CiCTRL2) 2 FIFO Control Register (CiFIFO) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT1) 2 Filter 12-15 Buffer Pointer Register (CiBUFPNT4) 2 Filter 4-7 Buffer Pointer Register (CiBUFPNT2) 2 Filter 7-0 Mask Selection Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Filter 8-11 Buffer Pointer Register (CiBUFPNT3) 2 Interrupt Code Register (CiINTE) 2 Interrupt Flag Register (CiINTF) 2 Receive Buffer Full Register 1 (CiRXFUL1) 2 Receive Buffer Full Register 2 (CiRXOVF1) 2 Receive Buffer Overflow Register 2 (CiRXOVF1)	245 1247 1247 1247 1247 1247 1247 1243 125 1233 125 1233 125 1235 1235 1235 1235 1235 1235 1242 1243 1243 1244 1243 1244 1243 1244 1244 1244 1244 1244 1245 1244 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245 1245

Errata	11
_	
F	
Flash Program Memory	71
Control Registers	
Operations	
Programming Algorithm	
RTSP Operation	
Table Instructions	
Flexible Configuration	
н	
High Temperature Electrical Characteristics	
1	
•	
I/O Ports	
Parallel I/O (PIO)	159
Write/Read Timing	160
I ² C	
Operating Modes	213
Registers	
In-Circuit Debugger	
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	
Input Capture	
Registers	
Input Change Notification	
Instruction Addressing Modes	
File Register Instructions	
Fundamental Modes Supported	
MAC Instructions	62
MCU Instructions	
Move and Accumulator Instructions	62
Other Instructions	62
Instruction Set	
Overview	328
Summary	
Instruction-Based Power-Saving Modes	
Idle	
Sleep	
Internal RC Oscillator	
Use with WDT	
Internet Address	
Interrupt Control and Status Registers	
IFSx	
INTCON1	91
INTCON2	91
IPCx	
Interrupt Setup Procedures	127
Initialization	127
Interrupt Disable	127
Interrupt Service Routine	
Trap Service Routine	
Interrupt Vector Table (IVT)	
Interrupts Coincident with Power Save Instructions	15/
interrupto confederit with rower dave instituctions	
J	
JTAG Boundary Scan Interface	215
JTAG Interface	
М	
	0-
Memory Organization	
Microchip Internet Web Site	431
Modes of Operation	
Disable	230

dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, AND dsPIC33FJ128GPX02/X04

Listen All Messages	. 230
Listen Only	. 230
Loopback	
Normal Operation	
Modulo Addressing	63
Applicability	64
Operation Example	63
Start and End Address	63
W Address Register Selection	63
MPLAB ASM30 Assembler, Linker, Librarian	. 334
MPLAB Integrated Development Environment Software	. 333
MPLAB PM3 Device Programmer	. 336
MPLAB REAL ICE In-Circuit Emulator System	. 335
MPLINK Object Linker/MPLIB Object Librarian	. 334

Ν

NVM Module	
Register Map	60
0	

0	
Open-Drain Configuration	160
Output Compare	

Ρ

Packaging	407
Marking	
Peripheral Module Disable (PMD)	154
Pinout I/O Descriptions (table)	15
PMD Module	
Register Map	60
PORTA	
Register Map	58. 59
PORTB	,
Register Map	59
Power-on Reset (POR)	
Power-Saving Features	
Clock Frequency and Switching	
Program Address Space	
Construction	
Data Access from Program Memory Using	
Program Space Visibility	69
Data Access from Program Memory Using	
Table Instructions	68
Data Access from, Address Generation	
Memory Map	
Table Read Instructions	
TBLRDH	68
TBLRDL	
Visibility Operation	
Program Memory	
Interrupt Vector	36
Organization	
Reset Vector	
R	
Reader Response	432
Register Map	
CRC	58
Dual Comparator	
Parallel Master/Slave Port	
Real-Time Clock and Calendar	
Registers	
AD1CHS0 (ADC1 Input Channel 0 Select	274
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select	
AD1CON1 (ADC1 Control 1)	
AD1CON1 (ADC1 Control 2)	
AD1CON2 (ADC1 Control 2)	
	211

	070
AD1CON4 (ADC1 Control 4)	212
AD1CSSL (ADC1 Input Scan Select Low)	275
AD1PCFGL (ADC1 Port Configuration Low)	275
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer)	
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer)	
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer)	
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer)	243
CiCFG1 (ECAN Baud Rate Configuration 1)	
CiCFG2 (ECAN Baud Rate Configuration 2)	
	240
CiCTRL1 (ECAN Control 1)	232
CiCTRL2 (ECAN Control 2)	233
CiEC (ECAN Transmit/Receive Error Count)	
CIFCTRL (ECAN FIFO Control)	
CiFEN1 (ECAN Acceptance Filter Enable)	
CiFIFO (ECAN FIFO Status)	236
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection)	245
246	_ . •,
CiINTE (ECAN Interrupt Enable)	
CiINTF (ECAN Interrupt Flag)	237
CiRXFnEID (ECAN Acceptance Filter n	
Extended Identifier)	245
	240
CiRXFnSID (ECAN Acceptance Filter n	
Standard Identifier)	244
CiRXFUL1 (ECAN Receive Buffer Full 1)	248
CiRXFUL2 (ECAN Receive Buffer Full 2)	240
	240
CiRXMnEID (ECAN Acceptance Filter Mask n	
Extended Identifier)	247
CiRXMnSID (ECAN Acceptance Filter Mask n	
Standard Identifier)	247
CiRXOVF1 (ECAN Receive Buffer Overflow 1)	
CiRXOVF2 (ECAN Receive Buffer Overflow 2)	249
CiTRBnSID (ECAN Buffer n Standard Identifier)	
252, 254	201,
252, 254	
OTD	050
CiTRmnCON (ECAN TX/RX Buffer m Control)	
CiTRmnCON (ECAN TX/RX Buffer m Control) CiVEC (ECAN Interrupt Code)	
CiVEC (ECAN Interrupt Code)	234
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor)	234 147
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control)	234 147 9, 92
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control)	234 147 9, 92 257
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control)	234 147 9, 92 257 258
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control)	234 147 9, 92 257 258
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control)	234 147 9, 92 257 258 259
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor)	234 147 9, 92 257 258 259 260
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor)	234 147 9, 92 257 258 259 260 136
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor)	234 147 9, 92 257 258 259 260 136
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1)	234 147 9, 92 257 258 259 260 136 138
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor)	234 147 9, 92 257 258 259 260 136 138 135
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor)	234 147 9, 92 257 258 259 260 136 138 135 132
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor)	234 147 9, 92 257 258 259 260 136 138 135 132 135
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXPAD (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x IRQ Select)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXPAD (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x IRQ Select)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXPAD (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x RAM Start Address A)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x IRQ Select) DMAXSTA (DMA Channel x RAM Start Address A) DMAXSTB (DMA Channel x RAM Start Address B)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 134
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x RAM Start Address A) DMAXSTB (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address)	234 147 9, 92 257 258 259 260 136 138 135 132 133 134 134 134
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXPAD (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x RAM Start Address A) DMAXSTB (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) IZCXCON (I2CX Control)	234 147 259,92 257 258 259 260 136 138 135 132 135 133 134 134 139 216
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXPAD (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x RAM Start Address A) DMAXSTB (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) 	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 134 134 216 220
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXPAD (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x RAM Start Address A) DMAXSTB (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) 	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 134 134 216 220
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x RAM Start Address A) DMAXSTA (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Status) DCISTAT (I2Cx Status) DCISTAT (I2Cx Status)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 134 139 216 220 218
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x RAM Start Address A) DMAXSTA (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) IFS0 (Interrupt Flag Status 0) 96	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 134 139 216 220 218 103
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Peripheral Address) DMAXEQ (DMA Channel x RAM Start Address A) DMAXSTA (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CXCON (I2Cx Control) I2CXMSK (I2Cx Slave Mode Address Mask) I2CXSTAT (I2Cx Status) IFS0 (Interrupt Flag Status 0) 96 IFS1 (Interrupt Flag Status 1) 98	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 134 139 216 220 218 103 105
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x RAM Start Address A) DMAXSTA (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Status) IFS0 (Interrupt Flag Status 0) IFS2 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100	234 147 9, 92 257 258 259 260 136 138 135 133 134 133 134 139 216 220 218 103 105 107
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x RAM Start Address A) DMAXSTA (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Status) IFS0 (Interrupt Flag Status 0) IFS2 (Interrupt Flag Status 1) 98 IFS2 (Interrupt Flag Status 2) 100	234 147 9, 92 257 258 259 260 136 138 135 133 134 133 134 139 216 220 218 103 105 107
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Peripheral Address) DMAXREQ (DMA Channel x RAM Start Address A) DMAXSTA (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Status) IFS0 (Interrupt Flag Status 0) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) 101	234 147 9, 92 257 258 259 260 136 138 135 135 133 134 134 139 216 220 218 103 105 107
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Peripheral Address) DMAXEQ (DMA Channel x RAM Start Address A) DMAXSTA (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) IFS0 (Interrupt Flag Status 1) IFS2 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) ICX	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 134 139 216 220 218 103 105 107
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Controller Status 1) DMACS1 (DMA Channel x Transfer Count) DMACON (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Control) DMAXCON (DMA Channel x Peripheral Address) DMAXEQ (DMA Channel x RAM Start Address A) DMAXSTA (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Status) IFS0 (Interrupt Flag Status 0) IFS3 (Interrupt Flag Status 2) IFS4 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) IFS4 (Interrupt Flag Status 4) INTCON1 (Interrupt Control 1)	234 147 9, 92 257 258 259 260 136 138 135 135 133 134 134 139 216 220 218 103 105 107 108 109 93
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Peripheral Address) DMAXEQ (DMA Channel x RAM Start Address A) DMAXEQ (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) IFS0 (Interrupt Flag Status 1) IFS3 (Interrupt Flag Status 2) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 139 216 220 218 103 105 107 108 109 93 95
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Control) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Peripheral Address) DMAXEQ (DMA Channel x RAM Start Address A) DMAXEQ (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) IFS0 (Interrupt Flag Status 1) IFS3 (Interrupt Flag Status 2) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 139 216 220 218 103 105 107 108 109 93 95
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Peripheral Address) DMAXEQ (DMA Channel x RAM Start Address A) DMAXEQ (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) IFS0 (Interrupt Flag Status 1) IFS3 (Interrupt Flag Status 2) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Control and Status Register	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 139 216 220 218 103 105 107 108 109 93 95 126
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXCON (DMA Channel x Peripheral Address) DMAXEQ (DMA Channel x RAM Start Address A) DMAXEQ (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) IFS0 (Interrupt Flag Status 1) IFS3 (Interrupt Flag Status 2) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 2) INTTREG Interrupt Priority Control 0) ISC (Interrupt Priority Control 0) ISC (Interrupt Priority Control 0)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 139 216 200 218 103 105 107 108 109 93 95 126
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Peripheral Address) DMAXEQ (DMA Channel x RAM Start Address A) DMAXEQ (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) IFS0 (Interrupt Flag Status 1) IFS3 (Interrupt Flag Status 2) INTCON1 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC0 (Interrupt Priority Control 1) IPC0 (Interrupt Priority Control 1) IPC0 (Interrupt Priority Control 1) IPC1 (Interrupt Priority Control 1) IPC1 (Interrupt Priority Control 1) IPC1 (Interrupt Priority Control 1)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 139 216 200 218 103 105 107 108 109 93 95 126 110 111
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count). DMAXCON (DMA Channel x Transfer Count). DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Ransfer Count). DMAXEQ (DMA Channel x RAM Start Address) DMAXEQ (DMA Channel x RAM Start Address A) DMAXEQ (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CXCON (I2Cx Control) I2CXMSK (I2Cx Slave Mode Address Mask) I2CXSTAT (I2Cx Status) IFS0 (Interrupt Flag Status 1) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 1)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 134 139 216 220 218 103 105 107 108 109 93 95 126 110 111 120
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count). DMAXCON (DMA Channel x Transfer Count). DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Ransfer Count). DMAXEQ (DMA Channel x RAM Start Address) DMAXEQ (DMA Channel x RAM Start Address A) DMAXEQ (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CXCON (I2Cx Control) I2CXMSK (I2Cx Slave Mode Address Mask) I2CXSTAT (I2Cx Status) IFS0 (Interrupt Flag Status 1) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 1)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 134 139 216 220 218 103 105 107 108 109 93 95 126 110 111 120
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Transfer Count) DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Peripheral Address) DMAXEQ (DMA Channel x RAM Start Address A) DMAXEQ (DMA Channel x RAM Start Address A) DMAXTB (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CxCON (I2Cx Control) I2CxMSK (I2Cx Slave Mode Address Mask) I2CxSTAT (I2Cx Status) IFS0 (Interrupt Flag Status 1) IFS3 (Interrupt Flag Status 2) INTCON1 (Interrupt Flag Status 3) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC14 (Interrupt Priority Control 14) IPC14 (Interrupt Priority Control 14) INTCON1 (Interrupt Priority Control 14) INCON1 (Interrupt Priority Control 14)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 134 139 216 220 218 105 107 108 109 93 216 210 218 105 107 108 109 216 216 216 216 216 216 216 216 216 216
CiVEC (ECAN Interrupt Code) CLKDIV (Clock Divisor) CORCON (Core Control) DCICON1 (DCI Control 1) DCICON2 (DCI Control 2) DCICON3 (DCI Control 3) DCISTAT (DCI Status) DMACS0 (DMA Controller Status 0) DMACS1 (DMA Controller Status 1) DMAXCNT (DMA Channel x Transfer Count). DMAXCON (DMA Channel x Transfer Count). DMAXCON (DMA Channel x Control) DMAXEQ (DMA Channel x Ransfer Count). DMAXEQ (DMA Channel x RAM Start Address) DMAXEQ (DMA Channel x RAM Start Address A) DMAXEQ (DMA Channel x RAM Start Address B) DSADR (Most Recent DMA RAM Address) I2CXCON (I2Cx Control) I2CXMSK (I2Cx Slave Mode Address Mask) I2CXSTAT (I2Cx Status) IFS0 (Interrupt Flag Status 1) IFS3 (Interrupt Flag Status 2) IFS3 (Interrupt Flag Status 3) IFS4 (Interrupt Flag Status 4) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Control 1) INTCON2 (Interrupt Priority Control 0) IPC1 (Interrupt Priority Control 1) IPC11 (Interrupt Priority Control 1)	234 147 9, 92 257 258 259 260 136 138 135 132 135 133 134 134 139 216 220 218 105 107 108 107 108 107 108 109 107 111 120 121

-

IPC17 (Interrupt Priority Control 17)124
IPC18 (Interrupt Priority Control 18)
IPC2 (Interrupt Priority Control 2)
IPC3 (Interrupt Priority Control 3)
IPC4 (Interrupt Priority Control 4)114
IPC5 (Interrupt Priority Control 5)
IPC6 (Interrupt Priority Control 6)
IPC7 (Interrupt Priority Control 7) 117
IPC8 (Interrupt Priority Control 8)
IPC9 (Interrupt Priority Control 9)119
NVMCON (Flash Memory Control)
NVMKEY (Nonvolatile Memory Key)
OCxCON (Output Compare x Control)
OSCCON (Oscillator Control)
OSCTUN (FRC Oscillator Tuning) 149
PLLFBD (PLL Feedback Divisor)148
PMD1 (Peripheral Module Disable
Control Register 1)156
PMD2 (Peripheral Module Disable
Control Register 2) 157
PMD3 (Peripheral Module Disable
Control Register 3)158
PxTCON (PWM Time Base Control)
RCON (Reset Control)79
RSCON (DCI Receive Slot Control)261
SPIxCON1 (SPIx Control 1)210
SPIxCON2 (SPIx Control 2)212
SPIxSTAT (SPIx Status and Control) 209
SR (CPU Status)27, 92
T1CON (Timer1 Control)191
TCxCON (Input Capture x Control)201
TSCON (DCI Transmit Slot Control)
TxCON (Type B Time Base Control) 196
TyCON (Type C Time Base Control) 197
UxMODE (UARTx Mode)223
UxSTA (UARTx Status and Control)
Reset
Illegal Opcode
Trap Conflict
Uninitialized W Register
Reset Sequence
Resets
S

Serial Peripheral Interface (SPI)	
Software Reset Instruction (SWR)	
Software Simulator (MPLAB SIM)	
Software Stack Pointer, Frame Pointer	
CALLL Stack Frame	61
Special Features of the CPU	
SPI Module	
SPI1 Register Map	
Symbols Used in Opcode Descriptions	
System Control	
Register Map	

т

perature and Voltage Specifications
AC
er1
er2/3193
ng Characteristics
CLKO and I/O
ng Diagrams
10-bit ADC (CHPS<1:0> = 01,
SIMSAM = 0, ASAM = 0,
SSRC<2:0> = 000)
SIMSAM = 0, ASAM = 0,

10-bit ADC (CHPS<1:0> = 01,	
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111,	
SAMC<4:0> = 00001)	. 385
12-bit ADC (ASAM = 0 ,	
SSRC<2:0> = 000)	. 383
Brown-out Situations	
DCI AC-Link Mode	377
DCI Multi -Channel, I ² S Modes	375
ECAN I/O	379
External Clock	
I2Cx Bus Data (Master Mode)	. 371
I2Cx Bus Data (Slave Mode)	373
I2Cx Bus Start/Stop Bits (Master Mode)	. 371
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)	
OC/PWM	358
Output Compare (OCx)	357
Reset, Watchdog Timer, Oscillator Start-up Timer	
and Power-up Timer	. 353
Timer1, 2 and 3 External Clock	355
Timing Requirements	
ADC Conversion (10-bit mode)	
ADC Conversion (12-bit Mode)	. 401
CLKO and I/O	
DCI AC-Link Mode	. 378
DCI Multi-Channel, I ² S Modes	
External Clock	. 350
Input Capture	
SPIx Master Mode (CKE = 0)	
SPIx Module Master Mode (CKE = 1)	
SPIx Module Slave Mode (CKE = 0)	
SPIx Module Slave Mode (CKE = 1)	398
Timing Specifications	
10-bit ADC Conversion Requirements	
12-bit ADC Conversion Requirements	
CAN I/O Requirements	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Output Compare Requirements	
PLL Clock 351,	
QEI External Clock Requirements	
QEI Index Pulse Requirements	. 358
Reset, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer and Brown-out	
Reset Requirements	
Simple OC/PWM Mode Requirements	
Timer1 External Clock Requirements	
Timer2 External Clock Requirements	
Timer3 External Clock Requirements	. 356

U

UART Module	
UART1 Register Map	47, 48
Universal Asynchronous Receiver Transmitter (UART)	221
Using the RCON Status Bits	85

۷

Valtage Regulator (On Chin)	210	ი
voltage Regulator (On-Onip)	313	9

W

Watchdog Time-out Reset (WDTR)	
Watchdog Timer (WDT)	315, 320
Programming Considerations	320
WWW Address	431
WWW, On-Line Support	11

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- · Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manag Reader Response	Total Pages Sent					
1101	From: NameCompany						
	Telephone: ()	FAX: ()					
Application (optional):							
Would you like a reply?YN							
Device: dsPIC33FJ32GP302/304, dsPIC33FJ64GPX02/X04, and Literature Number: DS70292G dsPIC33FJ128GPX02/X04							
Questions:							
1. V	. What are the best features of this document?						
-							
2. H	P. How does this document meet your hardware and software development needs?						
-							
3. E	. Do you find the organization of this document easy to follow? If not, why?						
_							
4. V	4. What additions to the document do you think would enhance the structure and subject?						
_							
5. V	5. What deletions from the document could be made without affecting the overall usefulness?						
-							
6. I	6. Is there any incorrect or misleading information (what and where)?						
_							
7. H	How would you improve this document?						
-							
-							

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Tape and Reel FI Temperature Rar	amily - y Size (ag (if a	Examples: a) dsPIC33FJ32GP302-E/SP: General Purpose dsPIC33, 32 KB program memory, 28-pin, Extended temperature, SPDIP package.		
Architecture:	33	=	16-bit Digital Signal Controller	
Flash Memory Family:	FJ	=	Flash program memory, 3.3V	
Product Group:	GP3	=	General Purpose family General Purpose family General Purpose family	
Pin Count:	02 04	=	28-pin 44-pin	
Temperature Range:	I E H	= = =	-40° C to+85° C (Industrial) -40° C to+125° C (Extended) -40° C to+150° C (High)	
Package:	SP SO ML MM PT	= = =	Skinny Plastic Dual In-Line - 300 mil body (SPDIP) Plastic Small Outline - Wide - 7.5 mil body (SOIC) Plastic Quad, No Lead Package - 8x8 mm body (QFN) Plastic Quad, No Lead Package - 6x6x0.9 mm body (QFN-S) Plastic Thin Quad Flatpack - 10x10x1 mm body (TQFP)	

٦

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-62076-235-6

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Microprocessors - MPU category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

A2C00010998 A ALXD800EEXJCVD C3 A2C00010729 A TS68040MF33A BOXSTCK1A8LFCL UPD78F0503AMCA-CAB-G Z8018008VEG LS1021ASN7KQB T2080NXE8PTB T2080NSE8PTB CM8063501521600S R19L T2080NXE8T1B FH8067303534005S R3ZM R9A07G044L24GBG#AC0 HW8076502640002S R38F R7S721030VLFP#AA0 MCIMX6U5DVM10AC TEN54LSDV23GME MPC8314VRAGDA MPC8315VRAGDA PIC16F1828-I/SS PIC16F690T-I/SS PIC16F1823-I/SL NS7520B-1-I46 AT91SAM9G35-CU AT91SAM9X25-CU ST7FLIT35F2DAKTR Z84C0006PEG AM1808EZWT4 AT91SAM9G25-CFU GD32F303RCT6 MPC5121YVY400B SMS3700HAX4DQE ADD4200IAA5DOE ST7PLITE05OBXTR AT91SAM9260B-CU-999 AT91RM9200-CJ-002 AT91RM9200-QU-002 AT91SAM9260B-CU AT91SAM9CN12B-CFU AT91SAM9G20B-CFU AT91SAM9G20B-CU AT91SAM9G15-CU AT91SAM9X35-CU ATSAMA5D35A-CU MCIMX6Q5EYM10AD ALXC700EETH2VD C3 AM1707DZKB4 ATSAMA5D21B-CU SC91F729BD14U