# No High-Voltage Bias, Low Harmonic Distortion, 32-Channel, High-Voltage Analog Switch 

## Features

- 32-channel (16 2:1 MUX) High-Voltage Analog Switch
- Only +5 V Bias Supply Required
- 3.3V and 5V CMOS Input Logic Level
- Asymmetric Switch Topology for Small Size
- 66 MHz Data Shift Clock Frequency
- Low-Parasitic Capacitance
- Low Harmonic Distortion
- DC to 50 MHz Analog Small-Signal Frequency
- 200 kHz to 50 MHz Large Signal Frequency
- -70 dB Typical Off Isolation at 5.0 MHz
- Excellent Noise Immunity
- Cascadable Serial Data Register with Latches
- Integrated Bleed Resistors on the SW Outputs (HV2918 only)


## Applications

- Medical Ultrasound Imaging
- Non-Destructive Testing (NDT) Metal Flaw Detection
- Piezoelectric Transducer Drivers
- Inkjet Printer Head
- Optical MEMS Modules


## General Description

The HV2818/HV2918 are low harmonic distortion, low charge injection, 16 2:1 multiplexer/demultiplexer, high -voltage analog switches without high-voltage bias supplies. They are intended for use in applications requiring high-voltage switching controlled by lowvoltage control signals, such as medical ultrasound imaging, driving piezoelectric transducers and printers.
The HV2818/HV2918 are pin-to-pin compatible to high-voltage bias HV2801/HV2901, except for bias voltage pins. HV2818/HV2918 are available in a 64pin, $9 \times 9 \mathrm{~mm}$ QFN package. HV2818/HV2918 have asymmetric topology to implement a small size in low voltage bias high-voltage switches while keeping performance such as peak current. The SW pin can pass high-voltage pulsed signals when the switch is ON. During the OFF state, high-voltage should not be applied to the SW pin due to its asymmetric topology. In medical ultrasound systems, the Y pin should be connected to the AFE (analog front end) and the SW pin should be connected to a single piezoelectric transducer element to avoid high-voltage in the SW pin during the switch OFF state.
HV2818 and HV2918 are identical, except for bleed resistors at SW pins. HV2818 does not have the bleed resistors at SW pins like HV2801. HV2918 has the bleed resistors at SW pins like HV2901. The bleed resistors eliminate possible voltage build-up on capacitive loads such as piezoelectric transducers. The ON/OFF state of the 32 switches is programmed individually through a digital serial interface.
The devices only need a +5 V low voltage bias supply. However, all of the analog switches can pass up to $\pm 100 \mathrm{~V}$ high-voltage pulsed signals. Like other low voltage bias switches, the HV2818/HV2918 cannot pass high-voltage DC signals. They can only pass high -voltage pulsed signals up to $2.5 \mu \mathrm{~s}$ pulse width. These devices have typical $6 \Omega$ ON resistance and 50 MHz bandwidth for small signals.

## HV2818/HV2918

## Package Type



Functional Block Diagram


### 1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings $\dagger$
Logic Supply Voltage ( $\mathrm{V}_{\mathrm{LL}}$ )
Positive Supply Voltage ( $\mathrm{V}_{\mathrm{DD}}$ ). -0.5 V to 6.6 V
Logic Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ). -0.5 V to $\mathrm{V}_{\mathrm{LL}}+0.3 \mathrm{~V}$
Analog Signal Voltage Y Pin $\left(V_{Y}\right)$ .-110 V to +110 V
Analog Signal Voltage SW Pin ( $\mathrm{V}_{\mathrm{SW}}$ ) when Switch ON $-110 V$ to $+110 V$
Analog Signal Voltage SW Pin ( $\mathrm{V}_{\text {SW }}$ ) when Switch OFF -2 V to +2 V
Peak Analog Signal Current/Channel (IPK)
$\dagger$ Notice: Stresses above those listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Devices are ESD-sensitive. Handling precautions are recommended.

## RECOMMENDED OPERATING CONDITIONS

| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Supply Voltage | $\mathrm{V}_{\mathrm{LL}}$ | 3 | - | 5.5 | V |  |
| Positive Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 4.5 | - | 6.3 | V |  |
| Analog Signal Voltage Y Pin <br> Peak-to-Peak | $\mathrm{V}_{\mathrm{Y}}$ | -100 | - | 100 | V |  |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $0.9 \mathrm{~V}_{\mathrm{LL}}$ | - | $\mathrm{V}_{\mathrm{LL}}$ | V |  |
| Low-Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | 0 | - | $0.1 \mathrm{~V}_{\mathrm{LL}}$ | V |  |

Note 1: Power up/down sequence is $V_{L L}$ first and then $V_{D D}$. Powered-down sequence is reverse of power-up.
2: $\quad V_{Y}$ and $V_{S W}$ must be within $V_{D D}$ and GND or floating during power-up/down transition.
3: Rise and fall times of power supplies, $V_{L L}$ and $V_{D D}$ should be greater than 1.0 ms .

## DC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LL}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Boldface specifications apply over the full operating temperature range.

| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Small-Signal Switch On-Resistance | $\mathrm{R}_{\text {ONS }}$ | - | 6 | 9 | $\Omega$ | $\mathrm{I}_{\text {SIG }}=5 \mathrm{~mA}$ |
|  |  | - | 6 | 9 | $\Omega$ | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |
| Small Signal Switch On-Resistance Matching | $\Delta \mathrm{R}_{\text {ONS }}$ | - | - | 20 | \% | $\mathrm{I}_{\text {SIG }}=5 \mathrm{~mA}$, |
| Large signal switch ON-resistance | $\mathrm{R}_{\text {ONL }}$ | - | 5 | - | $\Omega$ | $\mathrm{V}_{\text {SIG }}=90 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=80 \Omega$ [Note 1] |
| Value of Output Bleed Resistor (HV2918 only) | $\mathrm{R}_{\text {INT }}$ | 20 | 35 | 50 | k $\Omega$ | Output switch to RGND $\mathrm{I}_{\mathrm{RINT}}=20 \mu \mathrm{~A}$ |
| Switch Off Leakage per SW Pin | $\mathrm{I}_{\text {SOL }}$ | - | - | 3 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{SIG}}=+100 \mathrm{~V}, 500 \mu \mathrm{~s}$ pulse, See Figure 3-1 |
|  |  | - | - | 3 | $\mu \mathrm{A}$ | $V_{\text {SIG }}=-100 \mathrm{~V}, 100 \mu \mathrm{~s}$ pulse, See Figure 3-1 [Note 1] |

Note 1: Specification is obtained by characterization and is not $100 \%$ tested.
2: Design guidance only.

## HV2818/HV2918

## DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LL}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Boldface specifications apply over the full operating temperature range.

| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switch Off Bias per Y Pin | $\mathrm{I}_{\text {SOB }}$ | - | - | 3 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{SIG}}=+100 \mathrm{~V}, 500 \mu \mathrm{~s}$ pulse, See Figure 3-2 |
|  |  | - | - | 3 | mA | $\mathrm{V}_{\text {SIG }}=-100 \mathrm{~V}, 100 \mu$ s pulse, See Figure 3-2 [Note 1] |
|  |  | HV2818 |  |  |  |  |
| Switch Off Bias per SW Pin |  | - | - | 3 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\text {SIG }}=+300 \mathrm{mV},-300 \mathrm{mV} \text {, } \\ & \text { See Figure 3-3 } \end{aligned}$ |
|  |  | HV2918 |  |  |  |  |
| Switch Off Bias of All SW Pins |  | - | - | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\text {SIG }}=+300 \mathrm{mV},-300 \mathrm{mV} \text {, } \\ & \text { See Figure 3-3 } \end{aligned}$ |
| DC Offset Switch Off | $\mathrm{V}_{\mathrm{OS}}$ | - | 1 | 10 | mV | $R_{\text {LOAD }}=50 \mathrm{k} \Omega$ (HV2818), No load (HV2918) See Figure 3-4 |
| DC Offset Switch On |  | - | 1 | 10 |  |  |
| Quiescent $\mathrm{V}_{\text {DD }}$ Supply Current | $\mathrm{I}_{\text {DDQ }}$ | - | - | 10 | $\mu \mathrm{A}$ | All switches OFF |
|  |  | - | - | 10 | $\mu \mathrm{A}$ | All switches $\mathrm{ON}, \mathrm{V}_{\text {SW }}=1 \mathrm{~V}$ |
| Quiescent $\mathrm{V}_{\text {LL }}$ Supply Current | $\mathrm{I}_{\text {LLQ }}$ | - | - | 10 | $\mu \mathrm{A}$ | All logic inputs are static |
| Switch Output Peak Current | $\mathrm{I}_{\text {SW }}$ | 2 | 2.7 | - | A | $\mathrm{V}_{\text {SIG }}$ duty cycle $<0.1 \%$ [Note 1] |
| Output Switching Frequency | $\mathrm{f}_{\text {SW }}$ | - | - | 50 | kHz | Duty cycle $=50 \%$ [Note 1] |
| Average V ${ }_{\text {DD }}$ Supply Current | IDD | - | 7 | 10 | mA | All output switches are turning ON and OFF at 50 kHz with no load |
| Average $\mathrm{V}_{\text {LL }}$ Supply Current | $\mathrm{l}_{\mathrm{LL}}$ | - | 1.3 | 2.5 | mA | $\mathrm{f}_{\mathrm{CLK}}=5.0 \mathrm{MHz}$ |
| Data Out Source Current | $\mathrm{I}_{\text {SOR }}$ | 10 | - | - | mA | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{LL}}-0.7 \mathrm{~V}$ |
| Data Out Sink Current | $\mathrm{I}_{\text {SINK }}$ | 10 | - | - | mA | $\mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}$ |
| Logic Input Capacitance | $\mathrm{C}_{\text {IN }}$ | - | 8 | - | pF | [Note 2] |

Note 1: Specification is obtained by characterization and is not $100 \%$ tested.
2: Design guidance only.

## AC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LL}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$. Boldface specifications apply over the full operating temperature range.

| Parameters | Sym, | Min. | Typ. | Max. | Units. | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Setup Time before $\overline{\overline{L E}}$ Rises | $\mathrm{t}_{\mathrm{SD}}$ | $\mathbf{2 5}$ | - | - | ns | [Note 1] |
| Time Width of $\overline{\mathrm{LE}}$ | $\mathrm{t}_{\text {WLE }}$ | $\mathbf{1 2}$ | - | - | ns | [Note 1] |
| Clock Delay Time to Data Out | $\mathrm{t}_{\mathrm{DO}}$ | - | - | $\mathbf{1 3 . 5}$ | ns |  |
| Time Width of CLR | $\mathrm{t}_{\text {WCLR }}$ | $\mathbf{5 5}$ | - | - | ns | [Note 1] |

Note 1: Specification is obtained by characterization and is not $100 \%$ tested.
2: Design guidance only.

## AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Unless otherwise specified, $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LL}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$. Boldface specifications apply over the full operating temperature range.

| Parameters | Sym, | Min. | Typ. | Max. | Units. | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Setup Time Data to Clock | $\mathrm{t}_{\text {SU }}$ | 1.5 | - | - | ns | [Note 1] |
| Hold Time Data from Clock | $\mathrm{t}_{\mathrm{H}}$ | 1.5 | - | - | ns | [Note 1] |
| Clock Frequency | $\mathrm{f}_{\text {CLK }}$ | - | - | 66 | MHz | $50 \%$ duty cycle, $\mathrm{f}_{\text {DIN }}=(1 / 2) \mathrm{f}_{\mathrm{CLK}}$, $\mathrm{C}_{\text {DOUT }}=20 \mathrm{pF}$ [Note 1] |
| Clock Rise and Fall Times | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | - | - | 50 | ns |  |
| Turn-On Time | $\mathrm{t}_{\mathrm{ON}}$ | - | - | 5 |  | $=5 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=550 \Omega$ |
| Turn-Off Time | $\mathrm{t}_{\text {OFF }}$ | - | - | 5 | $\mu s$ | See Figure 3-5 |
| Input Large-Signal Pulse Width | $t_{\text {tpW }}$ | - | - | 2.5 | $\mu \mathrm{s}$ | $V_{\text {PULSE }}=0 \mathrm{~V}$ to $\pm 100 \mathrm{~V}$. <br> Measured at $90 \%$ amplitude. <br> See Figure 3-6 [Note 1] |
| Maximum $\mathrm{V}_{\text {SIG }}$ Slew Rate | $\mathrm{dv} / \mathrm{dt}$ | - | - | 20 | V/ns | [1] |
| Analog Small-Signal Frequency | $\mathrm{f}_{\mathrm{BWS}}$ | - | 50 | - | MHz | [1] |
| Off Isolation Y to SW | $\mathrm{K}_{\mathrm{O}}$ | - | -65 | -60 | dB | $\mathrm{f}=5.0 \mathrm{MHz}, 1.0 \mathrm{k} \Omega / / 15 \mathrm{pF}$ load. See Figure 3-7 [Note 1] |
|  |  | - | -70 | -65 |  | $\mathrm{f}=5.0 \mathrm{MHz}, 50 \Omega$ load. See Figure 3-7 [Note 1] |
| Off Isolation SW to Y |  | - | -65 | -60 | dB | $\mathrm{f}=5.0 \mathrm{MHz}, 1.0 \mathrm{k} \Omega / / 15 \mathrm{pF}$ load. See Figure 3-8 [Note 1] |
|  |  | - | -70 | -75 |  | $\mathrm{f}=5.0 \mathrm{MHz}, 50 \Omega$ load. See Figure 3-8 [Note 1] |
| Switch Crosstalk | $\mathrm{K}_{\mathrm{CR}}$ | - | -70 | -60 | dB | $\mathrm{f}=5.0 \mathrm{MHz}, 50 \Omega$ load. See Figure 3-9 [Note 1] |
| Off Capacitance SW to GND | $\mathrm{C}_{\text {SG(OFF) }}$ | - | 4 | - | pF | $\mathrm{V}_{\mathrm{SIG}}=50 \mathrm{mV}$ @1 MHz, no load, both SW OFF [Note 1] |
| Off Capacitance Y to GND |  | - | 21 | - |  |  |
| On Capacitance SW to GND | $\mathrm{C}_{\text {SG(ON) }}$ | - | 22 | - | pF | $\mathrm{V}_{\mathrm{SIG}}=50 \mathrm{mV} @ 1 \mathrm{MHz}$, no load, one SW ON, one SW OFF [Note 1] |
| On Capacitance Y to GND |  | - | 22 | - |  |  |
| Output Voltage Spike at SW | $+\mathrm{V}_{\text {SPK }}$ | - | - | 40 | mV | $R_{\text {LOAD }}=50 \Omega$. See Figure 3-10 [Note 1] |
|  | $-V_{\text {SPK }}$ | -10 | - | - |  |  |
| Output Voltage Spike at Y | $+\mathrm{V}_{\text {SPK }}$ | - | - | 40 | mV | $R_{\text {LOAD }}=50 \Omega$. See Figure 3-10 [Note 1] |
|  | - $\mathrm{V}_{\text {SPK }}$ | -10 | - | - |  |  |
| Charge Injection at SW | QC | - | 50 | - | pC | See Figure 3-11 [Note 1] |
| Charge Injection at Y |  | - | 100 | - | pC | See Figure 3-11 [Note 1] |
| Second Harmonic Distortion | HD2 | - | -65 | - | dBc | $\begin{aligned} & \mathrm{V}_{\mathrm{SIG}}=1.5 \mathrm{VPP} @ 5 \mathrm{MHz}, 50 \Omega \\ & \text { load [Note 1] } \end{aligned}$ |
|  |  | - | -63 | - | dBc | $\mathrm{V}_{\mathrm{SIG}}=1.5 \mathrm{VPP} @ 5 \mathrm{MHz}$, <br> $1 \mathrm{k} \Omega / / 15 \mathrm{pF}$ load [Note 1] |

Note 1: Specification is obtained by characterization and is not $100 \%$ tested.
2: Design guidance only.

## Temperature Specification

| Parameters | Sym. | Min. | Typ. | Max. | Units | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Range |  |  |  |  |  |  |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 | - | +70 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{S}}$ | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ | - | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| Package Thermal Resistance |  |  |  |  |  |  |
| Thermal Resistance, 64-Lead QFN | $\Theta_{\mathrm{JA}}$ | - | 21 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

## TABLE 1-1: TRUTH TABLE

| D0 | D1 | ... | D15 | D16 | ... | D31 | Din | $\overline{\text { LE }}$ | CLR | SW0 | SW1 | ... | SW15 | SW16 | ... | SW31 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | - | ... | - | - | ... | - | X | L | L | OFF | - | ... | - | - | $\ldots$ | - |
| H | - |  | - | - |  | - | X | L | L | ON | - |  | - | - |  | - |
| - | L |  | - | - |  | - | X | L | L | - | OFF |  | - | - |  | - |
| - | H |  | - | - |  | - | X | L | L | - | ON |  | - | - |  | - |
| - | - |  | - | - |  | - | X | L | L | - | - |  | - | - |  | - |
| - | - |  | - | - |  | - | X | L | L | - | - |  | - | - |  | - |
| - | - |  | L | - |  | - | X | L | L | - | - |  | OFF | - |  | - |
| - | - |  | H | - |  | - | X | L | L | - | - |  | ON | - |  | - |
| - | - |  | - | L |  | - | X | L | L | - | - |  | - | OFF |  | - |
| - | - |  | - | H |  | - | X | L | L | - | - |  | - | ON |  | - |
| - | - |  | - | - |  | - | X | L | L | - | - |  | - | - |  | - |
| - | - |  | - | - |  | - | X | L | L | - | - |  | - | - |  | - |
| - | - |  | - | - |  | L | X | L | L | - | - |  | - | - |  | OFF |
| - | - |  | - | - |  | H | X | L | L | - | - |  | - | - |  | ON |
| X | X | X | X | X | X | X | X | H | L |  |  | OLD | REVIOU | STATE |  |  |
| X | X | X | X | X | X | X | X | X | H |  |  | ALL | VITCHE | OFF |  |  |

Note 1: The 32 switches operate independently.
2: Serial data are clocked in on the L to H transition of the CLK.
3: All 32 switches go to a state retaining their latched condition at the rising edge of $\overline{\mathrm{LE}}$. When $\overline{\mathrm{LE}}$ is low the shift registers data flow through the latch.
4: DOUT is high when data in Register 31 are high.
5: Shift register clocking has no effect on the switch states if $\overline{\mathrm{LE}}$ is high.
6: The CLR (clear) input overrides all the inputs.

### 1.1 Typical Timing Diagram

Figure 1-1 shows timing of AC characteristic parameters graphically.


FIGURE 1-1: Logic Input Timing Diagram.

## HV2818/HV2918

### 2.0 PIN DESCRIPTION

This section details the pin description for 64-Lead QFN package (Figure 2-1). The descriptions of the pins are listed in Table 1-1.


- The central thermal pad on the bottom of package must be connected to GND externally.

FIGURE 2-1: 64-Lead QFN Package - Top View.
TABLE 2-1: PIN FUNCTION TABLE

| Pin <br> Number | Symbol |  | Description |
| :---: | :---: | :---: | :--- |
|  | HV2818 | HV2918 |  |
| 1 | SW30 | SW30 | Analog Switch 30 SW Terminal; Connect to a Piezoelectric Element |
| 2 | Y3031 | Y3031 | Common Y Terminal of Analog Switch 30 and 31 |
| 3 | SW31 | SW31 | Analog Switch 31 SW Terminal; Connect to a Piezoelectric Element |
| 4 | NC | NC | No Connection; Keep Floating |
| 5 | CLR | CLR | Latch Clear Logic Input |
| 6 | NC | NC | No Connection |
| 7 | $\overline{\mathrm{LE}}$ | $\overline{\mathrm{LE}}$ | Latch Enable Logic Input; Low Active |
| 8 | CLK | CLK | Clock Logic Input for Shift Register |
| 9 | V | VL | Logic Supply Voltage |

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

| Pin Number | Symbol |  | Description |
| :---: | :---: | :---: | :---: |
|  | HV2818 | HV2918 |  |
| 10 | $\mathrm{D}_{\text {IN }}$ | $\mathrm{D}_{\text {IN }}$ | Data in Logic Input |
| 11 | DGND | DGND | Digital Ground for Logic Circuitry. |
| 12 | $\mathrm{D}_{\text {OUT }}$ | $\mathrm{D}_{\text {OUT }}$ | Data Out Logic Output |
| 13 | NC | NC | No Connection; Keep Floating |
| 14 | SW0 | SW0 | Analog Switch 0 SW Terminal; Connect to a Piezoelectric Element |
| 15 | Y01 | Y01 | Common Y Terminal of Analog Switch 0 and 1 |
| 16 | SW1 | SW1 | Analog Switch 1 SW Terminal; Connect to a Piezoelectric Element |
| 17 | SW2 | SW2 | Analog Switch 2 SW Terminal; Connect to a Piezoelectric Element |
| 18 | Y23 | Y23 | Common Y Terminal of Analog Switch 2 and 3 |
| 19 | SW3 | SW3 | Analog Switch 3 SW Terminal; Connect to a Piezoelectric Element |
| 20 | SW4 | SW4 | Analog Switch 4 SW Terminal; Connect to a Piezoelectric Element |
| 21 | Y45 | Y45 | Common Y Terminal of Analog Switch 4 and 5 |
| 22 | SW5 | SW5 | Analog Switch 5 SW Terminal; Connect to a Piezoelectric Element |
| 23 | SW6 | SW6 | Analog Switch 6 SW Terminal; Connect to a Piezoelectric Element |
| 24 | Y67 | Y67 | Common Y Terminal of Analog Switch 6 and 7 |
| 25 | SW7 | SW7 | Analog Switch 7 SW Terminal; Connect to a Piezoelectric Element |
| 26 | SW8 | SW8 | Analog Switch 8 SW Terminal; Connect to a Piezoelectric Element |
| 27 | Y89 | Y89 | Common Y Terminal of Analog Switch 8 and 9 |
| 28 | SW9 | SW9 | Analog Switch 9 SW Terminal; Connect to a Piezoelectric Element |
| 29 | SW10 | SW10 | Analog Switch 10 SW Terminal; Connect to a Piezoelectric Element |
| 30 | Y1011 | Y1011 | Common Y Terminal of Analog Switch 10 and 11 |
| 31 | SW11 | SW11 | Analog Switch 11 SW Terminal; Connect to a Piezoelectric Element |
| 32 | SW12 | SW12 | Analog Switch 12 SW Terminal; Connect to a Piezoelectric Element |
| 33 | Y1213 | Y1213 | Common Y Terminal of Analog Switch 12 and 13 |
| 34 | SW13 | SW13 | Analog Switch 13 SW Terminal; Connect to a Piezoelectric Element |
| 35 | $V_{D D}$ | $\mathrm{V}_{\mathrm{DD}}$ | Positive Supply Voltage |
| 36 | NC | RGND | No Connection/Ground for Bleed Resistor |
| 37 | GND | GND | Ground |
| 38 | SW14 | SW14 | Analog Switch 14 SW Terminal; Connect to a Piezoelectric Element |
| 39 | Y1415 | Y1415 | Common Y Terminal of Analog Switch 14 and 15 |
| 40 | SW15 | SW15 | Analog Switch 15 SW Terminal; Connect to a Piezoelectric Element |
| 41 | SW16 | SW16 | Analog Switch 16 SW Terminal; Connect to a Piezoelectric Element |
| 42 | Y1617 | Y1617 | Common Y Terminal of Analog Switch 16 and 17 |
| 43 | SW17 | SW17 | Analog Switch 17 SW Terminal; Connect to a Piezoelectric Element |
| 44 | GND | GND | Ground |

## HV2818/HV2918

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)

| Pin <br> Number | Symbol |  | Description |
| :---: | :---: | :---: | :---: |
|  | HV2818 | HV2918 |  |
| 45 | NC | RGND | No Connection/Ground for Bleed Resistor |
| 46 | $V_{D D}$ | $V_{D D}$ | Positive Supply Voltage |
| 47 | SW18 | SW18 | Analog Switch 18 SW Terminal; Connect to a Piezoelectric Element |
| 48 | Y1819 | Y1819 | Common Y Terminal of Analog Switch 18 and 19 |
| 49 | SW19 | SW19 | Analog Switch 19 SW Terminal; Connect to a Piezoelectric Element |
| 50 | SW20 | SW20 | Analog Switch 20 SW Terminal; Connect to a Piezoelectric Element |
| 51 | Y2021 | Y2021 | Common Y Terminal of Analog Switch 20 and 21 |
| 52 | SW21 | SW21 | Analog Switch 21 SW Terminal; Connect to a Piezoelectric Element |
| 53 | SW22 | SW22 | Analog Switch 22 SW Terminal; Connect to a Piezoelectric Element |
| 54 | Y2223 | Y2223 | Common Y Terminal of Analog Switch 22 and 23 |
| 55 | SW23 | SW23 | Analog Switch 23 SW Terminal; Connect to a Piezoelectric Element |
| 56 | SW24 | SW24 | Analog Switch 24 SW Terminal; Connect to a Piezoelectric Element |
| 57 | Y2425 | Y2425 | Common Y Terminal of Analog Switch 24 and 25 |
| 58 | SW25 | SW25 | Analog Switch 25 SW Terminal; Connect to a Piezoelectric Element |
| 59 | SW26 | SW26 | Analog Switch 26 SW Terminal; Connect to a Piezoelectric Element |
| 60 | Y2627 | Y2627 | Common Y Terminal of Analog Switch 26 and 27 |
| 61 | SW27 | SW27 | Analog Switch 27 SW Terminal; Connect to a Piezoelectric Element |
| 62 | SW28 | SW28 | Analog Switch 28 SW Terminal; Connect to a Piezoelectric Element |
| 63 | Y2829 | Y2829 | Common Y Terminal of Analog Switch 28 and 29 |
| 64 | SW29 | SW29 | Analog Switch 29 SW Terminal; Connect to a Piezoelectric Element |
| EP |  |  | The Central Thermal Pad on the Bottom of the Package Must be Connected to GND Externally |

### 3.0 TEST CIRCUIT EXAMPLES

This section details a few examples of test circuits:


FIGURE 3-1: Switch-Off Leakage per
Switch.


FIGURE 3-2: Switch-Off Bias Y.


FIGURE 3-3: Switch-Off Bias SW.


FIGURE 3-4: Switch DC Offset.


FIGURE 3-5: $\quad T_{\text {ON }} / T_{\text {OFF }}$ Test Circuit.


FIGURE 3-6: Tx Pulse Width.


FIGURE 3-7: Off Isolation Y to SW.


FIGURE 3-8: $\quad$ Off Isolation SW to Y.


FIGURE 3-9: Switch Crosstalk.


FIGURE 3-10: Output Voltage Spike.


FIGURE 3-11: Charge Injection.

### 4.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated: $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LL}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


FIGURE 4-1: $\quad R_{\mathrm{ONS}}$ at 5 mA vs. $V_{D D}$.


FIGURE 4-2:
$I_{D D}$ vs. Switching
Frequency.

FIGURE 4-3: $\quad I_{D D Q} /_{L L Q}$ vs. Temperature.


FIGURE 4-4: $\quad T_{\text {ON }} / T_{\text {OFF }}$ vs. Temperature.


FIGURE 4-5: ILL vs. CLK Frequency.


FIGURE 4-6:
$K_{O} Y$ to $S W$ vs. Frequency with $50 \Omega$ Load.

### 5.0 DETAILED DESCRIPTION AND APPLICATION INFORMATION

### 5.1 Device Overview

The HV2818/HV2918 are 200V, low harmonic distortion, low charge injection, 32-channel (16 2:1 multiplexer/demultiplexer), high-voltage analog switches without high-voltage supplies. The devices require only +5 V bias voltage for operation. The highvoltage analog switches are used for multiplexing a piezoelectric transducer array in a probe to multiple channel transmitter (Tx) arrays in a medical ultrasound system.
The HV2818/HV2918 are distinguished by bleed resistors that eliminate voltage build-up in capacitance loads such as piezoelectric transducers. These devices can pass $\pm 100 \mathrm{~V}$ high-voltage pulsed signal without high-voltage bias supplies such as $\pm 100 \mathrm{~V}$. These devices have typical $6 \Omega$ ON resistance and 50 MHz bandwidth for small signals. Like other low
voltage bias switches, HV2818/HV2918 cannot pass high-voltage DC signals. They can only pass highvoltage pulsed signals up to $2.5 \mu \mathrm{~s}$ pulse width.
The HV2818/HV2918 have asymmetric topology to implement smaller size compared to previous low voltage bias high-voltage switches. The SW pin can pass high-voltage pulsed signal applied to $Y$ pin when switch is ON state. When the switch is OFF state, high-voltage signal should not be applied to the SW pin due to the asymmetric topology. In medical ultrasound systems, the $Y$ pin should be connected to AFE (analog front end) and the SW pin should be connected to only one piezoelectric transducer element to avoid high-voltage at the SW pin during switch OFF state in the system.

Figure 5-1 shows a typical medical ultrasound image system consisting of 64 channels of transmit pulsers ( $T x$ ), 64 channels of receivers ( $R x$ and ADC) and 64 channels of T/R switches connecting to 256 elements of an ultrasound probe via HV2xxx high-voltage analog switch array.


FIGURE 5-1: $\quad$ Typical Medical Ultrasound Imaging System.

### 5.2 Logic Input Timing

The HV2818/HV2918 has a digital serial interface consisting of Data $\ln \left(D_{\text {IN }}\right)$, Clock (CLK), Data Out ( $\mathrm{D}_{\text {OUT }}$ ), Latch Enable ( $\overline{\mathrm{LE}}$ ), and Clear (CLR) to control 32 switches independently. The digital circuits are supplied by $\mathrm{V}_{\mathrm{LL}}$. The serial clock frequency is up to 66 MHz .

The switch state configuration data, 32-bit $\mathrm{D}_{\mathrm{IN}}$ is shifted into the 32 shift registers on the rising edge (low-to-high transition) of the clock. The $\mathrm{D}_{\mathrm{OUT}}$ has the same logic state of 31th shift register data. The switch Configuration bit of SW31 is shifted in first and the Configuration bit of SW0 is shifted in last. To change all the switch ON/OFF states at the same time, the $\overline{\mathrm{LE}}$ should remain high while the 32-bit Data In signal is shifted into the 32 -bit register. After the valid 32-bit data completes shifting into the shift registers, the
high-to-low transition of the $\overline{\mathrm{LE}}$ signal transfers the contents of the shift registers into the latches. Finally, setting the $\overline{\mathrm{LE}}$ back to high allows all the latches to keep the current state while new data can be shifted into the shift registers without disturbing the latches.
It is recommended to change all the latch states at the same time through this method to avoid possible clock feed through noise (see Figure 5-2 for details).

When the CLR input is set high, it resets the data of all 32 latches to low. Consequently, all the high voltage switches are set to OFF state. However, the CLR signal does not affect the contents of the shift register, so the shift register can operate independently of the CLR signal. Therefore, the shift register still retains the previous data when the CLR input is low (See Table 11 for details).


FIGURE 5-2: Latch Enable Timing Diagram.

### 5.3 Multiple Devices Connection

The digital serial interface of the HV2818/HV2918 allows multiple devices to daisy-chain architecture. In daisy-chain architecture, $D_{\text {OUT }}$ of the first device is connected to the $\mathrm{D}_{\mathrm{IN}}$ of the second device, and so forth. The last Dout of the daisy-chained HV2818/HV2918 can be either floating or fed back to an FPGA to check the previously stored shift register data. CLK, CLR, and $\overline{\mathrm{LE}}$ of daisy-chained devices can be connected each other to save number of control signal from FPGA.

To control all the high-voltage analog switch states in daisy-chained N devices, Nx 32 bits of data are shifted into shift registers along with Nx32 clocks, while $\overline{\mathrm{LE}}$ remains high and CLR remains low. After all the data finishes shifting in, one single negative pulse of $\overline{\mathrm{LE}}$ transfers the data from shift registers to latches simultaneously. Consequently, all Nx32 high-voltage analog switches change states simultaneously.

### 5.4 Power Up/Down Sequence

The recommended power-up sequence of HV2818/HV2918 is $V_{L L}$ first then $V_{D D}$. The powerdown sequence is in reverse order of power-up. During the power up/down period, all the analog switch inputs should be within $V_{D D}$ and GND or floating.

### 5.5 Layout Considerations

The HV2818/HV2918 devices have two separate ground connections. DGND is the ground connection for digital circuitry and GND is the ground connection for substrate and analog switches. High-transient current passes though the switches and returns through GND in the ultrasound system. The high-current path needs to be designed as short as possible to avoid ground bouncing.
It is recommended to use two separate ground planes in the PCB, connected together at the return terminal of the input power line, as shown in Figure 5-3. It is

## HV2818/HV2918

recommended that $0.1 \mu \mathrm{~F}$ or larger ceramic decoupling capacitors, with low Equivalent Series Resistance (ESR) and appropriate voltage rating, be connected between DGND and power supplies, $\mathrm{V}_{\mathrm{LL}}$
and $V_{D D}$. These decoupling capacitors should be placed as close as possible to the device in the PCB layout.


FIGURE 5-3:
Layout Guidelines.

### 6.0 PACKAGING INFORMATION

### 6.1 Package Marking Information

64-Lead QFN ( $9 \times 9 \times 0.9 \mathrm{~mm}$ )


Legend: $X X$...X Product Code or Customer-specific information $Y \quad$ Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
(e3) Pb-free JEDEC designator for Matte Tin (Sn)

* This package is Pb -free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

64-Lead Very Thin Plastic Quad Flat, No Lead Package (R4X) - 9x9x0.9 mm Body [VQFN]
With $7.15 \times 7.15$ Exposed Pad [Also called QFN]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


BOTTOM VIEW
Microchip Technology Drawing C04-149D [R4X] Sheet 1 of 2

## 64-Lead Very Thin Plastic Quad Flat, No Lead Package (R4X) - 9x9x0.9 mm Body [VQFN] With $7.15 \times 7.15$ Exposed Pad [Also called QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

|  | Units | MILLIMETERS |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  |  |  |  | MIN | NOM | MAX |
|  | N | 64 |  |  |  |  |  |  |
| Number of Pins | e | 0.50 BSC |  |  |  |  |  |  |
| Pitch | A | 0.80 | 0.90 | 1.00 |  |  |  |  |
| Overall Height | A1 | 0.00 | 0.02 | 0.05 |  |  |  |  |
| Standoff | A3 | 0.20 REF |  |  |  |  |  |  |
| Contact Thickness | E | 9.00 BSC |  |  |  |  |  |  |
| Overall Width | E2 | 7.05 | 7.15 | 7.25 |  |  |  |  |
| Exposed Pad Width | D | 9.00 BSC |  |  |  |  |  |  |
| Overall Length | D2 | 7.05 | 7.15 | 7.25 |  |  |  |  |
| Exposed Pad Length | b | 0.18 | 0.25 | 0.30 |  |  |  |  |
| Contact Width | L | 0.30 | 0.40 | 0.50 |  |  |  |  |
| Contact Length | K | 0.20 | - | - |  |  |  |  |
| Contact-to-Exposed Pad |  |  |  |  |  |  |  |  |

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

## HV2818/HV2918

## 64-Lead Very Thin Plastic Quad Flat, No Lead Package (R4X) - 9x9x0.9 mm Body [VQFN] With $7.15 \times 7.15$ Exposed Pad [Also called QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  | NOM |  |
| 0.50 BSC |  |  |  |  |  |
| Contact Pitch | E |  |  |  |  |
| Optional Center Pad Width | X 2 |  |  | 7.25 |  |
| Optional Center Pad Length | Y 2 |  |  | 7.25 |  |
| Contact Pad Spacing | C 1 |  | 9.00 |  |  |
| Contact Pad Spacing | C 2 |  | 9.00 |  |  |
| Contact Pad Width (X64) | X 1 |  |  | 0.30 |  |
| Contact Pad Length (X64) | Y 1 |  |  | 0.95 |  |
| Contact Pad to Center Pad (X64) | G 1 | 0.40 |  |  |  |
| Spacing Between Contact Pads (X60) | G 2 | 0.20 |  |  |  |
| Thermal Via Diameter | V |  | 0.33 |  |  |
| Thermal Via Pitch | EV |  | 1.20 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

## APPENDIX A: REVISION HISTORY

Revision A (June 2020)

- Initial release of this document.

HV2818/HV2918

NOTES:

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


HV2818/HV2918

NOTES:

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC ${ }^{32}$ logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH \& Co. KG, a subsidiary of Microchip Technology Inc., in other countries.
All other trademarks mentioned herein are property of their respective companies.
© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN:

[^0]
## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS $16949=$

Microchip

## Worldwide Sales and Service

| AMERICAS | ASIA/PACIFIC | ASIA/PACIFIC | EUROPE |
| :---: | :---: | :---: | :---: |
| Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 <br> Tel: 480-792-7200 <br> Fax: 480-792-7277 <br> Technical Support: <br> http://www.microchip.com/ support <br> Web Address: www.microchip.com | Australia - Sydney | India - Bangalore | Austria - Wels |
|  |  |  | Tel: 43-7242-2244-39 |
|  | China-Beijing | India - New Delhi | Fax: 43-7242-2244-393 |
|  | Tel: 86-10-8569-7000 | Tel: 91-11-4160-8631 | Denmark - Copenhagen |
|  | China - Chengdu <br> Tel: 86-28-8665-5511 | India - Pune <br> Tel: 91-20-4121-0141 | Tel: 45-4485-5910 Fax: 45-4485-2829 |
|  | China - Chongqing <br> Tel: 86-23-8980-9588 | Japan - Osaka <br> Tel: 81-6-6152-7160 | Finland - Espoo <br> Tel: 358-9-4520-820 |
|  | China - Dongguan <br> Tel: 86-769-8702-9880 | Japan - Tokyo <br> Tel: 81-3-6880-3770 | France - Paris <br> Tel: 33-1-69-53-63-20 |
| Atlanta <br> Duluth, GA <br> Tel: 678-957-9614 <br> Fax: 678-957-1455 | China - Guangzhou <br> Tel: 86-20-8755-8029 <br> China - Hangzhou | Korea - Daegu <br> Tel: 82-53-744-4301 <br> Korea - Seoul | Fax: 33-1-69-30-90-79 <br> Germany - Garching <br> Tel: 49-8931-9700 |
| Austin, TX <br> Tel: 512-257-3370 | Tel: $86-571-8792-8115$ China - Hong Kong SAR | Tel: $82-2-554-7200$ Malaysia - Kuala Lumpur | Germany - Haan Tel: 49-2129-3766400 |
| Boston <br> Westborough, MA <br> Tel: 774-760-0087 <br> Fax: 774-760-0088 | Tel: 852-2943-5100 | Tel: 60-3-7651-7906 | Germany - Heilbronn |
|  | China - Nanjing <br> Tel: 86-25-8473-2460 | Malaysia - Penang <br> Tel: 60-4-227-8870 | Germany - Karlsruhe Tel: 49-721-625370 |
|  | China - Qingdao | Philippines - Manila Tel: $63-2-634-9065$ |  |
| Chicago <br> Itasca, IL <br> Tel: 630-285-0071 <br> Fax: 630-285-0075 | Tel: 86-532-8502-7355 <br> China - Shanghai <br> Tel: 86-21-3326-8000 | Singapore <br> Tel: 65-6334-8870 | Germany - Munich <br> Tel: 49-89-627-144-0 <br> Fax: 49-89-627-144-44 |
|  | China - Shenyang <br> Tel: 86-24-2334-2829 | Taiwan - Hsin Chu Tel: 886-3-577-8366 | Germany - Rosenheim Tel: 49-8031-354-560 |
| Dallas <br> Addison, TX <br> Tel: 972-818-7423 <br> Fax: 972-818-2924 | China - Shenzhen <br> Tel: 86-755-8864-2200 | Taiwan - Kaohsiung Tel: 886-7-213-7830 | Israel - Ra'anana <br> Tel: 972-9-744-7705 |
| Detroit <br> Novi, MI | China - Suzhou <br> Tel: 86-186-6233-1526 | Taiwan - Taipei Tel: 886-2-2508-8600 | Italy - Milan <br> Tel: 39-0331-742611 <br> Fax: 39-0331-466781 |
| Tel: 248-848-4000 | China - Wuhan <br> Tel: 86-27-5980-5300 | Thailand - Bangkok Tel: 66-2-694-1351 | Italy - Padova |
| Houston, TX <br> Tel: 281-894-5983 | China - Xian <br> Tel: 86-29-8833-7252 | Vietnam - Ho Chi Minh Tel: 84-28-5448-2100 | Netherlands - Drunen |
| Indianapolis <br> Noblesville, IN <br> Tel: 317-773-8323 <br> Fax: 317-773-5453 <br> Tel: 317-536-2380 | China - Xiamen Tel: 86-592-2388138 |  | Tel: 31-416-690399 <br> Fax: 31-416-690340 |
|  | China - Zhuhai <br> Tel: 86-756-3210040 |  | Norway - Trondheim Tel: 47-7288-4388 |
|  |  |  | Poland - Warsaw Tel: 48-22-3325737 |
| Los Angeles <br> Mission Viejo, CA <br> Tel: 949-462-9523 <br> Fax: 949-462-9608 <br> Tel: 951-273-7800 |  |  | Romania - Bucharest Tel: 40-21-407-87-50 |
|  |  |  | Spain - Madrid <br> Tel: 34-91-708-08-90 |
| Raleigh, NC Tel: 919-844-7510 |  |  | Fax: 34-91-708-08-91 |
| New York, NY <br> Tel: 631-435-6000 |  |  | Sweden - Gothenberg <br> Tel: 46-31-704-60-40 |
| San Jose, CA Tel: 408-735-9110 |  |  | Sweden - Stockholm Tel: 46-8-5090-4654 |
| Tel: 408-436-4270 |  |  | UK - Wokingham Tel: 44-118-921-5800 |
| Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078 |  |  | Fax: 44-118-921-5820 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Multiplexer Switch ICs category:
Click to view products by Microchip manufacturer:

Other Similar products are found below :
5962-87716022A M74HCT4066ADTR2G HI4-5051/883 ADG506ATE/883B DG406BDN-T1-E3 HEF4051BP 5962-8512704XA 59628513107XA NLAS5223CMUTAG NLV14051BDG NLVHC4051ADTR2G JM38510/19002BXA 016400E ADV3014KSTZ PI3V512QE FSA644UCX FSA9591UCX MAX7356ETG NLV74HCT4851ADRG 7705201EC MAX4634ETBT MAX4578CAP+ PI2SSD3212NCE ADW54003-0 MAX3997ETM+ NLV14052BDTR2G PI3L100QE PI3DBS12412AZLEX PI3V512QEX MAX4969CTO+ PI3DBS12212AZBEX PI3DBS16213ZLEX PI3DBS16415ZHEX MAX7367EUP+T MAX7369EUP+ MAX7357ETG+T NLV74HC4053ADR2G NLVAST4051DTR2G ADG5209BCPZ-RL7 PS509WEX PS509QEX PS508QEX PS508WEX ADG5209FBRUZRL7 ADG5208FBRUZ-RL7 MAX14984ETG+ MAX14984ETG+T HV2818/R4X HV2918/R4X HI9P0549-9Z


[^0]:    Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its $P I C^{\circledR}$ MCUs and dsPIC ${ }^{\circledR}$ DSCs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
    Microchip received iSO/S-16949.2009 certication for ts worlawide

