# 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs 

## Features

- HVCMOS ${ }^{\circledR}$ technology
- Operating output voltage of 250 V
- Low power level shifting from 5.0 to 250 V
- Shift register speed $8.0 \mathrm{MHz} @ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}$
- 8 latch data outputs
- Output blanking
- Programmable POL latch
- CMOS compatible inputs


## Applications

- Piezoelectric transducer driver
- Braille driver
- Weaving applications
- Printer drivers
- MEMs
- Displays


## General Description

The HV514 is a low voltage serial to high voltage parallel converter with 8 high voltage push-pull outputs. This device has been designed to drive small capacitve loads such as piezoelectric transducers. It can also be used in any application requiring multiple high voltage outputs, medium current sourcing and sinking capabilities.

The device consists of an 8-bit shift register, dual 8-bit latches, and control logic to latch data, and control blanking of the outputs. Data is shifted through the shift register on the rising transition of the clock. A data output buffer is provided for cascading devices. Operation of the shift register is not affected by the $\overline{L E}, \mathrm{SEL}$, or the $\overline{B L}$ inputs. Transfer of data from the shift register to the latch occurs when the $\overline{\mathrm{LE}}$ is high. Shift register data is shifted to the 8bit Data Latch when SEL is high; and shift register data is shifted to the 8-bit Polarity Latch when SEL is low. The data is held in the output latches whenever $\overline{\mathrm{LE}}$ is low.

The high voltage output state is primarily dependent on the value in the polarity latch. If $\overline{B L}$ is low, the output condition is the result of a 1 being exclusively-NOR'ed with the polarity latch value. If $\overline{B L}$ is high, the output condition is the result of the data latch being exclusively-NOR'ed with the polarity latch.

All outputs with have a break-before-make circuitry to reduce cross-over current during output state changes.

Note:

1. $\overline{L E}, S E L$, and $\overline{B L}$ have internal $20 \mathrm{k} \Omega$ pull-up resistors.

## Block Diagram



## Ordering Information

| Device | Package Option |
| :---: | :---: |
|  | 20-Lead SOW <br>  <br>  <br>  <br>  <br> HV514.80x7.50mm body <br> $2.65 m$ height (max) <br> 1.27 pitch |

-G indicates package is RoHS compliant ('Green')


## Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| Supply voltage, $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to 6.0 V |
| Supply voltage, $\mathrm{V}_{\mathrm{PP}}$ | 275 V |
| Logic input levels | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Ground current | 0.3 A |
| High voltage supply current | 0.25 A |
| Continuous total power dissipation | 750 mW |
| Operating junction temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Pin Configuration



## Product Marking

| arking |  |
| :---: | :---: |
| (7) YYww HV514WG | YY = Year Sealed <br> WW = Week Sealed <br> L = Lot Number |
|  |  |
|  | C = Country of Origin A = Assembler ID* |
| Bottom Marking |  |
|  | $\qquad$ = "Green" Packaging <br> *May be part of top marking |
|  |  |

## Typical Operating Conditions

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic supply voltage | 4.5 | 5.0 | 5.5 | V | --- |
| $\mathrm{V}_{\mathrm{PP}}$ | High voltage supply | 50 | - | 250 | V | Note 1 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{DD}}-0.9$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | --- |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 0 | - | 0.9 | V | --- |
| $\mathrm{T}_{J}$ | Operating junction temperature | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ | --- |

## Notes:

1. Below minimum $V_{p p}$ the output may not switch.
2. Power-up sequence should be the following:
3. Connect ground
4. Apply $V_{D D}$
5. Set all inputs (Data, CLK, Enable, etc.) to a known state
6. Apply $V_{P P}$

Power-down sequence should be the reverse of the above

DC Electrical Characteristics
(Over typical operating conditions unless otherwise specified, $T_{J}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter |  | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\text {DD }}$ supply current |  | - | - | 4.0 | mA | $\mathrm{f}_{\mathrm{CLK}}=8.0 \mathrm{MHz}, \overline{\mathrm{LE}}=$ Low |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current |  | - | - | 0.1 | mA | All $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ |
|  |  |  | - | - | 2.0 |  | All $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |
| $I_{\text {PP }}$ | $\mathrm{V}_{\text {PP }}$ supply current |  | - | - | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=250 \mathrm{~V}, \mathrm{f}_{\text {out }}=300 \mathrm{~Hz}, \\ & \text { no load } \end{aligned}$ |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current |  | - | - | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{PP}}=240 \mathrm{~V}$, outputs are static |
| $\mathrm{I}_{\mathrm{H}}$ | High-level logic input current |  | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{I}_{1}$ | Low-level logic input current |  | - | - | -10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IL }}=0 \mathrm{~V}$ |
|  |  |  | - | - | -350 |  | $V_{\mathrm{IL}}=0 \mathrm{~V}$ <br> for inputs w/pull-up resistors |
| $\mathrm{I}_{\text {DPP }}$ | Dynamic $\mathrm{I}_{\text {PP }}$ |  | - | - | 0.1 | mA | $\mathrm{f}_{\text {out }}=100 \mathrm{kHz}$, no load |
| $\mathrm{V}_{\text {OH }}$ | High level output | $\mathrm{HV}_{\text {OUT }}$ | 140 | - | - | V | $\mathrm{V}_{\text {PP }}=200 \mathrm{~V}, \mathrm{I}_{\text {HVOUT }}=-20 \mathrm{~mA}$ |
|  |  | Data out | $\mathrm{V}_{\mathrm{DD}}-1.0 \mathrm{~V}$ | - | - |  | $\mathrm{I}_{\text {Dout }}=-0.1 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {oL }}$ | Low level output | HV ${ }_{\text {Out }}$ | - | - | 60 | V | $\mathrm{V}_{\text {DD }}=4.5 \mathrm{~V}, \mathrm{I}_{\text {HVOUT }}=20 \mathrm{~mA}$ |
|  |  | Data out | - | - | 1.0 |  | $\mathrm{I}_{\text {DOUT }}=0.1 \mathrm{~mA}$ |

AC Electrical Characteristics (Over typical operating conditions unless otherwise specified, $T_{J}=25^{\circ} \mathrm{C}$ )

| Sym | Parameter | Min | Typ | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency | 0 | - | 8.0 | MHz | --- |
| $\mathrm{f}_{\text {Out }}$ | Output switching frequency (SOA limited) | - | 300 | - | Hz | $C_{L}=50 \mathrm{nF}, \mathrm{V}_{\mathrm{PP}}=200 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{w}}$ | Clock width high and low | 62 | - | - | ns | --- |
| $\mathrm{t}_{\text {su }}$ | Data setup time before clock rises | 15 | - | - | ns | --- |
| $\mathrm{t}_{\mathrm{H}}$ | Data hold time after clock rises | 30 | - | - | ns | --- |
| $\mathrm{t}_{\text {wLe }}$ | Width of latch enable pulse | 80 | - | - | ns | --- |
| $\mathrm{t}_{\text {DLE }}$ | $\overline{\text { LE }}$ delay time after rising edge of clock | 35 | - | - | ns | --- |
| $\mathrm{t}_{\text {SLE }}$ | $\overline{\text { LE }}$ setup time before rising edge of clock | 40 | - | - | ns | --- |
| $\mathrm{t}_{\mathrm{OR}}, \mathrm{t}_{\text {OF }}$ | HV out rise/fall time | - | - | 1000 | $\mu \mathrm{s}$ | $C_{L}=100 \mathrm{nF}, \mathrm{V}_{\mathrm{PP}}=200 \mathrm{~V}$ |
| $\mathrm{t}_{\text {d ONOFF }}$ | Delay time for output to start rise/fall | - | - | 500 | ns | --- |
| $\mathrm{t}_{\text {DHL }}$ | Delay time clock to $\mathrm{D}_{\text {out }}$ high to low | - | - | 110 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\text {DLH }}$ | Delay time clock to $\mathrm{D}_{\text {out }}$ low to high | - | - | 110 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{R},} \mathrm{t}_{\mathrm{F}}$ | All logic inputs | - | - | 5.0 | ns | --- |

Input and Output Equivalent Circuits


## Notes:

There is an internal output resistor for the high voltage output pin for SOA protection.

* $\overline{L E}, S E L, \overline{S L}$


## Switching Waveforms



Note:
$\overline{L E}$, SEL, and $\overline{B L}$ have internal $20 k \Omega$ pull-up resistors.

Function Table

| Function | Inputs |  |  |  |  | Outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Data | CLK | $\overline{\text { LE }}$ | SEL | $\overline{B L}$ | $\begin{gathered} \text { Shift } \\ \text { Reg } \\ 1 \quad 2 \ldots 8 \end{gathered}$ | Latch | HV Output Action $12 . .8$ | Data Out |
| Load S/R | H OR L | - | - | - | - | H or L •... | - •... $\bullet$ | - •... | $\bullet$ |
| Transfer S/R to latch | X | X | H | H | - | H or L •... | To data | - •... $\bullet$ | $\bullet$ |
| Invert mode | X | X | H | L | - | H or L •... | To polarity | - •... | $\bullet$ |
| Hold latch data | $X$ | X | L | - | - | - •... | - •... $\bullet$ | - -... | $\bullet$ |
| Blank output | X | X | X | X | L | - •... | - •... $\bullet$ | $\begin{gathered} 1 \text { (XNOR) } \\ \text { POL } \end{gathered}$ | $\bullet$ |
| Active output | X | X | X | X | H | - •... | - •... | Data (XNOR) POL | $\bullet$ |

## Notes:

$H=$ high level, $L=$ low level, $X=$ irrelevant, $\uparrow=$ low-to-high transition

- = dependent on previous stage's state before the last CLK or last $\overline{L E}$ high.

Blanking Function Table

| $\overline{\mathrm{BL}}$ | Latched <br> Information |  | HV <br> Output |
| :---: | :---: | :---: | :---: |
|  | Data | $\overline{\text { POL }}$ |  |
| L | X | L | L |
| L | X | H | H |
| $H$ | L | L | L |
| $H$ | H | L | H |
| $H$ | L | H | L |
| $H$ | H | H | H |

## Note:

$H=$ high level, $L=$ low level

## Functional Block Diagram



Note:
$\overline{B L}, \overline{L E}$, and SEL have internal $20 k \Omega$ pull-up resistors.

## Pin Description

| Pin \# | Function | Description |
| :---: | :---: | :---: |
| 1 | CLK | Clock pin, shift registers shifts data on rising edge of input clock. |
| 2 | $\overline{\text { LE }}$ | Latch enable bar input logic. |
| 3 | DIN | Data input. |
| 4 | LGND | Low voltage ground. |
| 5 | HVGND | High voltage ground |
| 6 |  | High voltage ground. |
| 7 | $\mathrm{HV}_{\text {out }} 1$ | High voltage push-pull output. |
| 8 | $\mathrm{HV}_{\text {out }}{ }^{2}$ | High voltage push-pull output. |
| 9 | $\mathrm{HV}_{\text {out }} 3$ | High voltage push-pull output. |
| 10 | $\mathrm{HV}_{\text {OUT }} 4$ | High voltage push-pull output. |
| 11 | $\mathrm{HV}_{\text {OUT }}{ }^{5}$ | High voltage push-pull output. |
| 12 | $\mathrm{HV}_{\text {OUT }} 6$ | High voltage push-pull output. |
| 13 | $\mathrm{HV}_{\text {OUT }} 7$ | High voltage push-pull output. |
| 14 | $\mathrm{HV}_{\text {OUT }} 8$ | High voltage push-pull output. |
| 15 | VPP | High voltage power supply pin. |
| 16 |  |  |
| 17 | VDD | Logic supply voltage. |
| 18 | DOUT | Data output. |
| 19 | $\overline{B L}$ | Blanking pin, logic input LOW sets all $\mathrm{HV}_{\text {outs }}$ low. See truth table. |
| 20 | SEL | Data select. |

## 20-Lead SOW (Wide Body) Package Outline (WG) $12.80 \times 7.50 \mathrm{~mm}$ body, 2.65 mm height (max), 1.27 mm pitch



Note:

1. This chamfer feature is optional. If it is not present, then a Pin 1 identifier must be located in the index area indicated. The Pin 1 Identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symbol |  | A | A1 | A2 | b | D | E | E1 | e | h | L | L1 | L2 | $\theta$ | 01 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 2.15* | 0.10 | 2.05 | 0.31 | 12.60* | 9.97* | 7.40* | $\begin{aligned} & 1.27 \\ & \text { BSC } \end{aligned}$ | 0.25 | 0.40 | $\begin{aligned} & 1.40 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & \text { BSC } \end{aligned}$ | $0^{\circ}$ | $5^{\circ}$ |
|  | NOM | - | - | - | - | 12.80 | 10.30 | 7.50 |  | - | - |  |  | - | - |
|  | MAX | 2.65 | 0.30 | 2.55* | 0.51 | 13.00* | 10.63* | 7.60* |  | 0.75 | 1.27 |  |  | $8^{\circ}$ | $15^{\circ}$ |

JEDEC Registration MS-013, Variation AC, Issue E, Sep. 2005.

* This dimension is not specified in the original JEDEC drawing. The value listed is for reference only. Drawings are not to scale.
Supertex Doc. \#: DSPD-20SOWWG, Version C090408.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^0]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Serial to Parallel Logic Converters category:
Click to view products by Microchip manufacturer:

Other Similar products are found below :
MC74HCT595ADTR2G NLV74HC164ADR2G HV5122PG-G HV5122PJ-G HV5222PJ-G HV5308PG-B-G HV5408PG-B-G HV5408PJ-BG HV5530PG-G HV5530PJ-G HV5630PJ-G HV57009PG-G HV574PG-G HV5522PG-G MC100EP445FAG MC100EP445MNG MC100EP446MNG MC10EP445FAG SN74LV8153NE4 SN74LV8153QPWRG4Q1 HV5622PJ-G HV5308PJ-B-G-M903 HV5308PG-B-GM919 HV528K6-G MC74HCT595ADG HV57908PG-G HV507PG-G HV5622PG-G HV5222PG-G HV5522PJ-G HV57708PG-G HV5308PJ-B-G SN74LV8153N SN74LV8153PW SN74LV8153PWR SN74LV8153QPWRQ1


[^0]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http//www.supertex.com.

