40-Channel Symmetric Row Driver

Features


- HVCMOS[®] technology
- Symmetric row drive (reduces latent imaging in ACTFEL displays)
- Output voltage up to +240V
- Low power level shifting
- Source/sink current minimum 70mA
- ► Shift register speed 3.0MHz
- Pin-programmable shift direction (DIR, SHIFT)

General Description

The HV7224 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. It is especially suitable for use as a symmetric row driver in AC thin-film electroluminescent (ACTFEL) displays.

When the data reset pin ($DR_{IO}A/DR_{IO}B$) is at logic high, it will reset all the outputs of the internal shift register to zero. At the same time, the output of the shift register will start shifting a logic high from the least significant bit to the most significant bit. The $DR_{IO}A/$ $DR_{IO}B$ can be triggered at any time. The DIR and SHIFT pins control the direction of data shift through the device. When DIR is at logic high, $DR_{IO}A$ is the input and $DR_{IO}B$ is the output. When DIR is grounded, $DR_{IO}B$ is the input and the $DR_{IO}A$ is the output. See the Output Sequence Operation Table for output sequence. The POL and \overline{OE} pins perform the polarity select and output enable function respectively. Data is loaded on the low to high transition of the clock. A logic high will cause the output to swing to VPP if POL is high, or to GND if POL is low. All outputs will be in High-Z state if \overline{OE} is at logic high. Data output buffers are provided for cascading devices.

Functional Block Diagram



Ordering Information

| Part Number | Package | Packing |
|-------------|--------------|---------|
| HV7224PG-G | 64-Lead PQFP | 66/Tray |

-G denotes a lead (Pb)-free / RoHS compliant package

Absolute Maximum Ratings


| Parameter | Value |
|---|---------------------------------|
| Supply voltage, V _{DD} | -0.5V to +7.0V |
| Supply voltage , $V_{_{PP}}$ | -0.5V to +260V |
| Logic input levels | -0.5V to V _{DD} + 0.5V |
| Continuous total power dissipation ¹ | 1200mW |
| Operating temperature range | -40°C to +85°C |
| Storage temperature range | -65°C to +150°C |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Note:


1. For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C.

Pin Configuration



(top view)

Product Marking



Package may or may not include the following marks: Si or (f) 64-Lead PQFP (3-sided)

Typical Thermal Resistance

| Package | $oldsymbol{	heta}_{ja}$ |
|--------------|-------------------------|
| 44-Lead PLCC | 37°C/W |

Recommended Operating Conditions

| Sym | Parameter | Min | Max | Units |
|------------------|---|---------------------|--------------------|-------|
| $V_{_{DD}}$ | Logic supply voltage | 4.5 | 5.5 | V |
| V _{PP} | High voltage supply ¹ | 0 | 240 | V |
| V _{IH} | High-level input voltage | 0.7 V _{DD} | V _{DD} | V |
| V _{IL} | Low-level input voltage | 0 | 0.2V _{DD} | V |
| f _{ськ} | Clock frequency | - | 3.0 | MHz |
| T _A | Operating free-air temperature | -40 | +85 | °C |
| Ι _ο | High voltage output current | - | ±70 | mA |
| I _{od} | Allowable pulsed current through output diode | - | ±300 | mA |

Note:

1. Output will not switch at $V_{PP} = 0V$.

Power-up sequence should be the following:

- 1. Connect ground.
- 2. Apply V_{DD} .
- 3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
- 4. Apply V_{PP}

The V_{PP} should not drop below V_{DD} or float during operation.

Power-down sequence should be the reverse of the above.

DC Electrical Characteristics

(over recommended operating conditions of $V_{_{DD}}$ = 5.0V, $V_{_{PP}}$ = 240V, and $T_{_{A}}$ = 25°C unless noted)

| Sym | Parameter | Min | Max | Units | Conditions | |
|------------------|--------------------------------------|-------------------|------|-------|--------------------------------|---|
| I _{DD} | V _{DD} supply current | | - | 10 | mA | f _{CLK} = 3.0MHz, V _{DD} = 5.5V |
| | | | - | 2.0 | mA | All outputs low or High-Z |
| I _{PP} | V _{PP} supply current | | - | 4.0 | mA | One output high ¹ |
| I _{DDQ} | Quiescent V_{DD} supply current | - | 100 | μA | All V_{IN} = GND or V_{DD} | |
| V | High-level output | HV _{OUT} | 190 | - | V | I _o = -70mA |
| V _{OH} | | DATA OUT | 4.5 | - | V | Ι _o = -100μΑ |
| V | Low-level output | HV _{OUT} | - | 50 | V | I _o = +70mA |
| V _{ol} | | DATA OUT | - | 0.5 | V | Ι _o = +100μΑ |
| I _{IH} | High-level logic input current | | - | 1.0 | μA | $V_{IH} = V_{DD}$ |
| I _{IL} | Low-level logic input current | - | -1.0 | μA | V _{IL} = 0V | |
| | HV acturation ourrant | P-channel | -80 | - | mA | |
| I _{SAT} | HV _{out} saturation current | 75 | - | mA | | |

Note:

1. Only one output can be turned on at a time.

AC Electrical Characteristics


 $(V_{DD} = 5.0V \text{ and } T_A = 25^{\circ}C)$

| Sym | Parameter | Min | Max | Units | Conditions |
|-----------------------------------|--|-----|-----|-------|--|
| f _{ськ} | Clock frequency | - | 3.0 | MHz | Per register, C _L = 15pF |
| t _{wH} , t _{wL} | Clock width high or low | 150 | - | ns | |
| t _{sud} | Data set-up time before clock rises | 50 | - | ns | |
| t _{HD} | Data hold time after clock rises | 50 | - | ns | |
| t _{suc} | HV_{OUT} delay from clock rises (Hi-Z to H or L) | - | 1.0 | μs | $C_{L} = 330 pF // R_{L} = 10 k\Omega$ |
| t _{sue} | HV _{out} delay from Output Enable falls | - | 600 | ns | $C_{L} = 330 pF // R_{L} = 10 k\Omega$ |
| t _{HC} | HV_{OUT} delay from clock rises (H or L to Hi-Z) | - | 2.0 | μs | $C_{L} = 330 pF // R_{L} = 10 k\Omega$ |
| t _{HE} | HV _{out} delay from Output Enable rises | - | 600 | ns | $C_{L} = 330 pF // R_{L} = 10 k\Omega$ |
| t _{DHL} | Delay time clock to data output falls* | - | 250 | ns | C _L = 15pF |
| t _{DLH} | Delay time clock to data output rises* | - | 250 | ns | C _L = 15pF |
| t _{onf} | HV _{out} fall time | - | 2.0 | μs | $C_{L} = 330 pF // R_{L} = 10 k\Omega$ |
| t _{onr} | HV _{out} rise time | - | 2.0 | μs | $C_L = 330 pF // R_L = 10 k\Omega$ |
| t _{POW} | POL pulse width | 3.0 | - | μs | |
| t _{oew} | Output Enable pulse width | 3.0 | - | μs | |
| SR | Slew rate, V _{PP} | - | 45 | V/µs | One active output driving 4.7nF load |

Note:

* The delay is measured from the trailing edge of the clock but the data is triggered by the rising edge of the clock. There is an internal delay for the data output which is equal to t_{wh}.

HV7224



Function Table

| I/O Relations | | | Inputs | | | | | | |
|---------------|-----|-----|----------|-----|----|----------------|--|--|--|
| I/O Relations | CLK | DIR | S/R DATA | POL | OE | HV Outputs | | | |
| O/P HIGH | Х | Х | Н | Н | L | н | | | |
| O/P OFF | Х | Х | L | Х | L | HIGH-Z | | | |
| O/P LOW | Х | Х | Н | L | L | L | | | |
| O/P OFF | Х | Х | Х | Х | Н | All O/P HIGH-Z | | | |

Notes:

H = logic high level, L = logic low level, X = irrelevant

Data input (DR_{10}) loaded on the low-to-high transition of the clock.

Only one active output can be set at a time.

Output Sequence Operation Table

| DIR | SHIFT | Data Reset In | Data Reset Out | HV _{out} # Sequence | Direction* |
|-----|-------|--------------------|---------------------------------|--|--------------|
| L | L | DR _{io} B | DR _{IO} A ¹ | 40 → 1 | \sim |
| н | L | DR _{io} A | DR _{I0} B ² | $1 \rightarrow 40$ | \checkmark |
| L | Н | DR _{io} B | DR _{IO} A ¹ | $20 \rightarrow 1 \rightarrow 40 \rightarrow 21$ | \frown |
| Н | Н | DR _{IO} A | DR _{I0} B ² | $21 \rightarrow 40 \rightarrow 1 \rightarrow 20$ | \mathbf{r} |

Notes:

* Reference to package outline or chip layout drawing.

1. $DR_{IO}A$ is $DR_{IO}B$ delayed by 40 clock pulses. 2. $DR_{IO}B$ is $DR_{IO}A$ delayed by 40 clock pulses.

HV7224

Pin Description - 64-Lead PQFP (3-sided) (PG) Option A

| | • | | . , , , | • | | | |
|-------|-------------------------|-------|-------------------------|-------|---------------------------------------|-------|-------------------------|
| Pin # | Function | Pin # | Function | Pin # | Function | Pin # | Function |
| 1 | HV _{out} 1/40 | 17 | ΗV _{ουτ} 17/24 | 33 | N/C | 49 | ΗV _{ουτ} 25/16 |
| 2 | HV _{out} 2/39 | 18 | ΗV _{ουτ} 18/23 | 34 | DR _{io} B | 50 | ΗV _{ουτ} 26/15 |
| 3 | HV _{OUT} 3/38 | 19 | ΗV _{ουτ} 19/22 | 35 | ŌĒ | 51 | HV _{0UT} 27/14 |
| 4 | HV _{out} 4/37 | 20 | HV _{out} 20/21 | 36 | N/C | 52 | HV _{out} 28/13 |
| 5 | HV _{out} 5/36 | 21 | VPP | 37 | POL | 53 | HV _{out} 29/12 |
| 6 | HV _{out} 6/35 | 22 | N/C | 38 | N/C | 54 | HV _{OUT} 30/11 |
| 7 | HV _{out} 7/34 | 23 | GND (Power) | 39 | VDD | 55 | HV _{out} 31/10 |
| 8 | HV _{0UT} 8/33 | 24 | GND (Logic) | 40 | N/C | 56 | HV _{0UT} 32/9 |
| 9 | HV _{out} 9/32 | 25 | DIR | 41 | GND (Logic) | 57 | HV _{0UT} 33/8 |
| 10 | HV _{out} 10/31 | 26 | VDD | 42 | GND (Power) | 58 | HV _{0UT} 34/7 |
| 11 | HV _{out} 11/30 | 27 | CLK | 43 | N/C | 59 | HV _{out} 35/6 |
| 12 | HV _{out} 12/29 | 28 | N/C | 44 | VPP | 60 | HV ₀₀₇ 36/5 |
| 13 | HV _{out} 13/28 | 29 | SHIFT | 45 | ΗV _{ουτ} 21/20 | 61 | HV _{0UT} 37/4 |
| 14 | HV _{out} 14/27 | 30 | N/C | 46 | ΗV _{ουτ} 22/19 | 62 | HV _{0UT} 38/3 |
| 15 | HV _{out} 15/26 | 31 | DR _{io} A | 47 | ΗV _{ουτ} 23/18 | 63 | HV _{0UT} 39/2 |
| 16 | HV _{out} 16/25 | 32 | N/C | 48 | ΗV _{ουτ} 24/17 | 64 | HV _{0UT} 40/1 |
| loto: | | | | | · · · · · · · · · · · · · · · · · · · | | |

Note:

Pin designation for DIR H/L, Shift = L Example: For DIR = H, pin 1 is HV_{out} 1 For DIR = L, pin 1 is HV_{out} 40

Pin Description - 64-Lead PQFP (3-sided) (PG) Option B


| Pin # | Function | Pin # | Function | | Pin # | Function | Pin # | Function |
|-------|-------------------------|-------|------------------------|-----|-------|------------------------|-------|-------------------------|
| 1 | ΗV _{ουτ} 20/21 | 17 | HV _{out} 4/37 | | 33 | N/C | 49 | ΗV _{ουτ} 36/5 |
| 2 | ΗV _{ουτ} 19/22 | 18 | HV _{OUT} 3/38 | | 34 | DR _{I0} B | 50 | HV _{out} 35/6 |
| 3 | ΗV _{ουτ} 18/23 | 19 | HV _{OUT} 2/39 | | 35 | ŌĒ | 51 | HV _{OUT} 34/7 |
| 4 | ΗV _{ουτ} 17/24 | 20 | HV _{out} 1/40 | | 36 | N/C | 52 | HV _{OUT} 33/8 |
| 5 | ΗV _{ουτ} 16/25 | 21 | VPP | | 37 | POL | 53 | HV _{out} 32/9 |
| 6 | ΗV _{ουτ} 15/26 | 22 | N/C | | 38 | N/C | 54 | ΗV _{ουτ} 31/10 |
| 7 | ΗV _{ουτ} 14/27 | 23 | GND (Power) | | 39 | VDD | 55 | HV _{OUT} 30/11 |
| 8 | ΗV _{ουτ} 13/28 | 24 | GND (Logic) | | 40 | N/C | 56 | HV _{0UT} 29/12 |
| 9 | ΗV _{ουτ} 12/29 | 25 | DIR |] [| 41 | GND (Logic) | 57 | HV _{out} 28/13 |
| 10 | ΗV _{ουτ} 11/30 | 26 | VDD | | 42 | GND (Power) | 58 | HV _{0UT} 27/14 |
| 11 | ΗV _{ουτ} 10/31 | 27 | CLK | | 43 | N/C | 59 | ΗV _{ουτ} 26/15 |
| 12 | ΗV _{ουτ} 9/32 | 28 | N/C | | 44 | VPP | 60 | ΗV _{ουτ} 25/16 |
| 13 | HV _{out} 8/33 | 29 | SHIFT |] [| 45 | HV _{out} 40/1 | 61 | ΗV _{ουτ} 24/17 |
| 14 | HV _{out} 7/34 | 30 | N/C | | 46 | ΗV _{ουτ} 39/2 | 62 | ΗV _{ουτ} 23/18 |
| 15 | HV _{out} 6/35 | 31 | DR _{I0} A | | 47 | HV _{out} 38/3 | 63 | ΗV _{ουτ} 22/19 |
| 16 | HV _{out} 5/36 | 32 | N/C | | 48 | HV _{OUT} 37/4 | 64 | HV _{out} 21/20 |

Note:

Pin designation for DIR H/L, Shift = H Example: For DIR = H, pin 1 is $HV_{out}20$ For DIR = L, pin 1 is $HV_{out}21$

64-Lead PQFP (3-sided) Package Outline (PG)

20.00x14.00mm body, 3.40mm height (max), 0.80mm pitch, 3.90mm footprint



Note:

- 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 Identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. The leads on this side are trimmed.

| Symb | ool | Α | A1 | A2 | b | D | D1 | E | E1 | е | L | L1 | L2 | L3 | θ | θ1 |
|--------|-----|------|------|------|------|-------|-------|-------|-------|-------------|------|-------------|-------------|-------------|------------------|-----------------|
| Dimen- | MIN | 2.80 | 0.25 | 2.55 | 0.30 | 22.25 | 19.80 | 17.65 | 13.80 | | 0.73 | | | | 0 0 | 5 ⁰ |
| sion | NOM | - | - | 2.80 | - | 22.50 | 20.00 | 17.90 | 14.00 | 0.80 BSC | 0.88 | 1.95 REF | 0.25 BSC | 0.55 REF | 3.5 ⁰ | - |
| (mm) | MAX | 3.40 | 0.50 | 3.05 | 0.45 | 22.75 | 20.20 | 18.15 | 14.20 | | 1.03 | | | | 7 ° | 16 ⁰ |

Drawings not to scale.

Supertex Doc. #: DSPD-64PQFPPG, Version NR090608.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Display Drivers & Controllers category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

ICB2FL01G HV5812PJ-G-M904 TW8813-LB2-GR TW8811-PC2-GR MAX1839EEP+ TW9907-TA1-GR LX27901IDW SSD2828QN4 ICB2FL01GXUMA2 DLP2000FQC PAD1000YFFR S1D13746F01A600 FIN324CMLX AD8387JSVZ DLPC6421ZPC HV852K7-G HV859K7-G HV857K7-G DI02133CT14 S1D13506F00A200 S1D13L03F00A100-40 TW2836-BA1-GR SSD2829QL9 MAX749CSA+T MAX4820EUP+T ICL7135CAI+ ICL7135CMH+D ICL7137CMH+D MAX25221BATJ/V+ S1D13748B00B100 S1D13A05B00B200 MAX3738ETG+T MAX8722CEEG+ MAX749CPA+ MAX8785AETI+ ICL7135CQI+ HV518PJ-G-M903 HV5812P-G HV5812PJ-G HV7224PG-G HV853K7-G HV860K7-G HV6810WG-G HV823LG-G HV857MG-G HV833MG-G HV857LMG-G HV859MG-G FMS6363ACSX FMS6364AMTC14X