

KSZ8081RNA/RND

10BASE-T/100BASE-TX PHY with RMII Support

Features

- Single-Chip 10BASE-T/100BASE-TX IEEE 802.3 Compliant Ethernet Transceiver
- RMII v1.2 Interface Support with a 50 MHz Reference Clock Output to MAC, and an Option to Input a 50 MHz Reference Clock
- RMII Back-to-Back Mode Support for a 100 Mbps Copper Repeater
- MDC/MDIO Management Interface for PHY Register Configuration
- Programmable Interrupt Output
- LED Outputs for Link and Activity Status Indication
- On-Chip Termination Resistors for the Differential Pairs
- Baseline Wander Correction
- HP Auto MDI/MDI-X to Reliably Detect and Correct Straight-Through and Crossover Cable Connections with Disable and Enable Option
- Auto-Negotiation to Automatically Select the Highest Link-Up Speed (10/100 Mbps) and Duplex (Half/Full)
- · Power-Down and Power-Saving Modes
- LinkMD[®] TDR-Based Cable Diagnostics to Identify Faulty Copper Cabling
- Parametric NAND Tree Support for Fault Detection Between Chip I/Os and the Board
- HBM ESD Rating (6 kV)
- Loopback Modes for Diagnostics
- Single 3.3V Power Supply with V_DD I/O Options for 1.8V, 2.5V, or 3.3V
- Built-In 1.2V Regulator for Core
- Available in 24-pin 4 mm x 4 mm QFN Package

Target Applications

- Game Consoles
- IP Phones
- IP Set-Top Boxes
- IP TVs
- LOM
- Printers

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Table of Contents

| 1.0 Introduction | 4 |
|---|----|
| 2.0 Pin Description and Configuration | 5 |
| 3.0 Functional Description | 10 |
| 4.0 Register Descriptions | 26 |
| 5.0 Operational Characteristics | 35 |
| | 00 |
| 6.0 Electrical Characteristics | 38 |
| 8.0 Reset Circuit | 42 |
| 8.0 Reset Circuit | 43 |
| 10.0 Reference Clock - Connection and Selection | 44 |
| 11.0 Magnetic - Connection and Selection 12.0 Package Outlines | 45 |
| 12.0 Package Outlines | 47 |
| Appendix A: Data Sheet Revision History | 48 |
| The Microchip Web Site | 49 |
| The Microchip Web Site Customer Change Notification Service | 49 |
| Customer Support | 49 |
| Product Identification System | 50 |

1.0 INTRODUCTION

1.1 General Description

The KSZ8081RNA/RND is a single-supply 10BASE-T/100BASE-TX Ethernet physical-layer transceiver for transmission and reception of data over standard CAT-5 unshielded twisted pair (UTP) cable.

The KSZ8081RNA/RND is a highly-integrated PHY solution. It reduces board cost and simplifies board layout by using on-chip termination resistors for the differential pairs and by integrating a low-noise regulator to supply the 1.2V core, and by offering 1.8/2.5/3.3V digital I/O interface support.

The KSZ8081RNA/RND offers the Reduced Media Independent Interface (RMII) for direct connection to RMII-compliant MACs in Ethernet processors and switches.

As the power-up default, the KSZ8081RNA uses a 25 MHz crystal to generate all required clocks, including the 50 MHz RMII reference clock output for the MAC. The KSZ8081RND is the version that takes in the 50 MHz RMII reference clock as the power-up default.

To facilitate system bring-up and debugging in production testing and in product deployment, parametric NAND tree support enables fault detection between KSZ8081RNA/RND I/Os and the board. LinkMD[®] TDR-based cable diagnostics identify faulty copper cabling.

The KSZ8081RNA and KSZ8081RND are available in 24-pin, lead-free QFN packages.




FIGURE 1-1: SYSTEM BLOCK DIAGRAM

2.0 PIN DESCRIPTION AND CONFIGURATION

FIGURE 2-1: 24-QFN PIN ASSIGNMENT (TOP VIEW)




TABLE 2-1: SIGNALS - KSZ8081RNA/RND

| Pin Number | Pin Name | Type Note 2-1 | Description | |
|---------------|-----------------------|---------------------|---|--|
| 1 | VDD_1.2 | Р | 1.2V Core V_{DD} (power supplied by KSZ8081RNA/KSZ8081RND). Decouple with 2.2 μF and 0.1 μF capacitors to ground. | |
| 2 | VDDA_3.3 | Р | 3.3V Analog V _{DD} . | |
| 3 | RXM | I/O | Physical Receive or Transmit Signal (– differential). | |
| 4 | RXP | I/O | Physical Receive or Transmit Signal (+ differential). | |
| 5 | ТХМ | I/O | Physical Transmit or Receive Signal (– differential). | |
| 6 | TXP | I/O | Physical Transmit or Receive Signal (+ differential). | |
| 7 | ХО | 0 | Crystal Feedback for 25 MHz Crystal. This pin is a no connect if an oscillator or external clock source is used. | |
| 8 | XI | Ι | RMII – 25 MHz Mode: 25 MHz ±50 ppm Crystal/Oscillator/External Clock Input RMII – 50 MHz Mode: 50 MHz ±50 ppm Oscillator/External Clock Input For unmanaged mode (power-up default setting): KSZ8081RNA takes in the 25 MHz crystal/clock on this pin. KSZ8081RND takes in the 50 MHz clock on this pin. After power-up, the KSZ8081RNA can be programmed to 50 MHz mode using PHY Register 1Fh Bit [7]. The KSZ8081RND can be programmed to 25 MHz mode using PHY Register 1Fh Bit [7], but only if a driven 25 MHz clock is applied to this pin. The KSZ8081RND cannot be used with a crystal. See also REF_CLK (Pin 16). | |
| 9 | REXT | I | Set PHY Transmit Output Current. Connect a 6.49 $k\Omega$ resistor to ground on this pin. | |
| 10 | MDIO | lpu/ Opu | Management Interface (MII) Data I/O. This pin has a weak pull-up, is open-drain, and requires an external 1.0 k Ω pull-up resistor. | |
| 11 | MDC | lpu | Management Interface (MII) Clock Input. This clock pin is synchronous to the MDIO data pin. | |
| 12 | RXD1 | lpd/O | RMII Receive Data Output[1] (Note 2-2). | |
| 13 | RXD0 | lpu/O | RMII Receive Data Output[0] (Note 2-2). | |
| 14 | VDDIO | Р | 3.3V, 2.5V, or 1.8V Digital V _{DD} . | |
| 15 | CRS_DV/ PHYAD[1:0] | lpd/O | RMII Mode: Carrier Sense/Receive Data Valid Output. Config. Mode: The pull-up/pull-down value is latched as PHYAD[1:0] at the de-assertion of reset. See the Strapping Options section for details. | |

| TABLE 2-1: | SIGNALS - KSZ8081RNA/RND | (CONTINUED) |) |
|------------|--------------------------|-------------|---|
| | | | |

| Pin Number | Pin Name | Type Note 2-1 | Description | |
|---------------|------------------------|---------------------|---|--|
| 16 | REF_CLK / PHYAD [2] | lpd/O | RMII – 25 MHz Mode: This pin provides the 50 MHz RMII reference clock output to the MAC. RMII – 50 MHz Mode: This pin is a no connect. For unmanaged mode (power-up default setting), KSZ8081RNA is in RMII – 25 MHz mode and outputs the 50 MHz RMII reference clock on this pin. KSZ8081RND is in RMII – 50 MHz mode and does not use this pin. Config Mode: The Pull-up/pull-down value is latched as PHYAD [2] at the de-assertion of reset. See Table 2-2 for details. After power-up, the KSZ8081RNA can be programmed to 50 MHz mode using PHY Register 1Fh Bit [7]. The KSZ8081RND can be programmed to 25 MHz mode using PHY Register 1Fh Bit [7], but only if a driven 25 MHz clock is used. The KSZ8081RND cannot be used with a crystal. See also XI (Pin 8). | |
| 17 | RXER | lpd/O | RMII Receive Error Output. At the de-assertion of reset, this pin needs to latch in a pull-down value for normal operation. If MAC side pulls this pin high, see Register 16h, Bit [15] for solution. It is better having an external pull-down resistor to avoid MAC side pulls this pin high. | |
| 18 | INTRP | lpu/ Opu | Interrupt Output: Programmable interrupt output. This pin has a weak pull-up, is open drain, and requires an external 1.0 k Ω pull-up resistor. | |
| 19 | TXEN | I | RMII Transmit Enable Input. | |
| 20 | TXD0 | I | RMII Transmit Data Input [0] (Note 2-3). | |
| 21 | TXD1 | I/O | RMII Transmit Data Input [1] (Note 2-3). NAND Tree Mode: NAND Tree output pin. | |
| 22 | GND | GND | Ground. | |

TABLE 2-1: SIGNALS - KSZ8081RNA/RND (CONTINUED)

| Pin Number | Pin Name | Type Note 2-1 | Description | | | |
|---------------|---------------------|---------------------|---|----------------|----------------|--|
| | | | LED Output: Programmable LED0 Output. Config. Mode: Latched as auto-negotiation enable (Register 0h, Bit [12]) and Speed (Register 0h, Bit [13]) at the de-assertion of reset. See the Strapping Options section for details. The LED0 pin is programmable using Register 1Fh bits [5:4], and is defined as follows: | | | |
| | | | LED Mode = [00] | | | |
| | LED0/ ANEN_SPEED | | Link/Activity | Pin State | LED Definition | |
| 22 | | | No Link | High | OFF | |
| 23 | | | Link | Low | ON | |
| | | | Activity | Toggle | Blinking | |
| | | | LED Mode = [01] | | | |
| | | Link | Pin State | LED Definition | | |
| | | No Link | High | OFF | | |
| | | | Link | Low | ON | |
| | | | LED Mode = [10], [11]: R | eserved | | |
| 24 | RST# | lpu | Chip Reset (active-low). | | | |
| Paddle | GND | GND | Ground. | | | |

Note 2-1 P = power supply

GND = ground

I = input

O = output

I/O = bi-directional

Ipu = Input with internal pull-up (see Section 6.0, "Electrical Characteristics" for value).

Ipu/O = Input with internal pull-up (see Section 6.0, "Electrical Characteristics" for value) during power-up/reset; output pin otherwise.

Ipd/O = Input with internal pull-down (see Electrical Characteristics for value) during power-up/reset; output pin otherwise.

lpu/Opu = Input with internal pull-up (see Electrical Characteristics for value) and output with internal pull-up (see Electrical Characteristics for value).

- **Note 2-2** RMII RX Mode: The RXD[1:0] bits are synchronous with the 50 MHz RMII Reference Clock. For each clock period in which CRS_DV is asserted, two bits of recovered data are sent by the PHY to the MAC.
- **Note 2-3** RMII TX Mode: The TXD[1:0] bits are synchronous with the 50 MHz RMII Reference Clock. For each clock period in which TXEN is asserted, two bits of data are received by the PHY from the MAC.

The PHYAD [2:0] strap-in pins are latched at the de-assertion of reset. In some systems, the RMII MAC receive input pins may drive high/low during power-up or reset, and consequently cause the PHYAD [2:0] strap-in pins, which are shared with the RMII CRS_DV and REF_CLK signals, to be latched to unintended states. In this case an external pull-up (4.7 k Ω) and/or pull-down resistors (1.0 k Ω) should be added on the PHYAD [2:0] pins to ensure that the intended values are strapped in correctly.

| Pin Number | Pin Name | Type Note 2-4 | Description |
|------------|-------------|------------------|---|
| 15 | PHYAD [1:0] | lpd/O | The PHY Address is latched at the de-assertion of reset Pull-up = PHY Address bits [1:0] are both set to 1 Pull-down (default) = PHY Address bits [1:0] are both set to 0 PHY Address bits [4:3] are set to 00b. Configurable PHY addresses are: 0h, 3h, 4h or 7h. |
| 16 | PHYAD [2] | lpd/O | The PHY address is latched at the de-assertion of reset. PHY Address bits [4:3] are set to 00b. Configurable PHY addresses are: 0h, 3h, 4h or 7h. |
| 23 | ANEN_SPEED | lpu/O | Auto-Negotiation Enable and SPEED Mode Pull-up (default) = Enable Auto-Negotiation and set 100 Mbps Speed Pull-down = Disable Auto-Negotiation and set 10 Mbps Speed At the de-assertion of reset, this pin value is latched into Register 0h Bit [12] for Auto-negotiation enable/disable, Register 0h Bit [13] for the speed select, and Register 4h (Auto-Negotiation Advertisement) for the speed capability support. |

TABLE 2-2: STRAP-IN OPTIONS - KSZ8081RNA/RND

Note 2-4 Ipu/O = Input with internal pull-up (see Section 6.0 "Electrical Characteristics" for value) during power-up/reset; output pin otherwise. Ipd/O = Input with internal pull-down (see Section 6.0 "Electrical Characteristics" for value) during power-up/reset; output pin otherwise.

3.0 FUNCTIONAL DESCRIPTION

The KSZ8081RNA is an integrated, single 3.3V supply, fast Ethernet transceiver. It is fully compliant with the IEEE 802.3 Specification, and reduces board cost and simplifies board layout by using on-chip termination resistors for the two differential pairs and by integrating the regulator to supply the 1.2V core.

On the copper media side, the KSZ8081RNA supports 10BASE-T and 100BASE-TX for transmission and reception of data over a standard CAT-5 unshielded twisted pair (UTP) cable, and HP Auto MDI/MDI-X for reliable detection of and correction for straight-through and crossover cables.

On the MAC processor side, the KSZ8081RNA offers the Reduced Media Independent Interface (RMII) for direct connection with RMII-compliant Ethernet MAC processors and switches

The MII management bus option gives the MAC processor complete access to the KSZ8081RNA control and status registers. Additionally, an interrupt pin eliminates the need for the processor to poll for PHY status change.

As the power-up default, the KSZ8081RNA uses a 25 MHz crystal to generate all required clocks, including the 50 MHz RMII reference clock output for the MAC. The KSZ8081RND version uses the 50 MHz RMII reference clock input as the power-up default.

The KSZ8081RNA is used to refer to both KSZ8081RNA and KSZ8081RND versions in this data sheet.

3.1 10BASE-T/100BASE-TX Transceiver

3.1.1 100BASE-TX TRANSMIT

The 100BASE-TX transmit function performs parallel-to-serial conversion, 4B/5B encoding, scrambling, NRZ-to-NRZI conversion, and MLT3 encoding and transmission.

The circuitry starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125 MHz serial bit stream. The data and control stream is then converted into 4B/5B coding and followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output. The output current is set by an external 6.49 k Ω 1% resistor for the 1:1 transformer ratio.

The output signal has a typical rise/fall time of 4 ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10BASE-T output is also incorporated into the 100BASE-TX transmitter.

3.1.2 100BASE-TX RECEIVE

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Because the amplitude loss and phase distortion is a function of the cable length, the equalizer must adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC-restoration and data-conversion block. The DC-restoration circuit compensates for the effect of baseline wander and improves the dynamic range. The differential data-conversion circuit converts MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock-recovery circuit extracts the 125 MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal to NRZ format. This signal is sent through the de-scrambler, then the 4B/5B decoder. Finally, the NRZ serial data is converted to MII format and provided as the input data to the MAC.

3.1.3 SCRAMBLER/DE-SCRAMBLER (100BASE-TX ONLY)

The scrambler spreads the power spectrum of the transmitted signal to reduce electromagnetic interference (EMI) and baseline wander. The de-scrambler recovers the scrambled signal.

3.1.4 10BASE-T TRANSMIT

The 10BASE-T drivers are incorporated with the 100BASE-TX drivers to allow for transmission using the same magnetic. The drivers perform internal wave-shaping and pre-emphasis, and output 10BASE-T signals with typical amplitude of 2.5V peak. The 10BASE-T signals have harmonic contents that are at least 27 dB below the fundamental frequency when driven by an all-ones Manchester-encoded signal.

3.1.5 10BASE-T RECEIVE

On the receive side, input buffer and level detecting squelch circuits are used. A differential input receiver circuit and a phase-locked loop (PLL) performs the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400 mV, or with short pulse widths, to prevent noise at the RXP and RXM inputs from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ8081RNA/RND decodes a data frame. The receive clock is kept active during idle periods between data receptions.

3.1.6 PLL CLOCK SYNTHESIZER

The KSZ8081RNA/RND in RMII – 25 MHz Clock mode generates all internal clocks and all external clocks for system timing from an external 25 MHz crystal, oscillator, or reference clock. For the KSZ8081RNA/RND in RMII – 50 MHz clock mode, these clocks are generated from an external 50 MHz oscillator or system clock.

3.1.7 AUTO-NEGOTIATION

The KSZ8081RNA/RND conforms to the auto-negotiation protocol, defined in Clause 28 of the IEEE 802.3 Specification.

Auto-negotiation allows unshielded twisted pair (UTP) link partners to select the highest common mode of operation.

During auto-negotiation, link partners advertise capabilities across the UTP link to each other and then compare their own capabilities with those they received from their link partners. The highest speed and duplex setting that is common to the two link partners is selected as the mode of operation.

The following list shows the speed and duplex operation mode from highest to lowest priority.

- Priority 1: 100BASE-TX, full-duplex
- Priority 2: 100BASE-TX, half-duplex
- Priority 3: 10BASE-T, full-duplex
- Priority 4: 10BASE-T, half-duplex


If auto-negotiation is not supported or the KSZ8081RNA/RND link partner is forced to bypass auto-negotiation, then the KSZ8081RNA/RND sets its operating mode by observing the signal at its receiver. This is known as parallel detection, which allows the KSZ8081RNA/RND to establish a link by listening for a fixed signal protocol in the absence of the auto-negotiation advertisement protocol.

Auto-negotiation is enabled by either hardware pin strapping (ANEN_SPEED, Pin 23) or software (Register 0h, Bit [12]).

By default, auto-negotiation is enabled after power-up or hardware reset. After that, auto-negotiation can be enabled or disabled by Register 0h, Bit [12]. If auto-negotiation is disabled, the speed is set by Register 0h, Bit [13], and the duplex is set by Register 0h, Bit [8].

The auto-negotiation link-up process is shown in Figure 3-1.





3.2 RMII Interface

The Reduced Media Independent Interface (RMII) specifies a low pin count Media Independent Interface (MII). It provides a common interface between physical layer and MAC layer devices, and has the following key characteristics:

- Pin count is 8 pins (3 pins for data transmission, 4 pins for data reception, and 1 pin for the 50 MHz reference clock).
- 10 Mbps and 100 Mbps data rates are supported at both half- and full-duplex.
- Data transmission and reception are independent and belong to separate signal groups.
- Transmit data and receive data are each 2 bits wide, a dibit.

3.2.1 RMII SIGNAL DEFINITION

Table 3-1 describes the RMII signals. Refer to RMII Specification v1.2 for detailed information.

| RMII Signal Name | Direction with Respect to PHY, KSZ8081 Signal | Direction with Respect to MAC | Description |
|---------------------|---|----------------------------------|--|
| REF_CLK | Output (25 MHz Clock Mode)/ No Connect (50 MHz Clock Mode) | Input/ Input or No Connect | Synchronous 50 MHz reference clock for receive, trans- mit, and control interface |
| TXEN | Input | Output | Transmit Enable |
| TXD[1:0] | Input | Output | Transmit Data[1:0] |
| CRS_DV | Output | Input | Carrier Sense/Receive Data Valid |
| RXD[1:0] | Output | Input | Receive Data[1:0] |
| RXER | Output | Input or Not Required | Receive Error |

TABLE 3-1: RMII SIGNAL DEFINITION

3.2.1.1 Reference Clock (REF_CLK)

REF_CLK is a continuous 50 MHz clock that provides the timing reference for TXEN, TXD[1:0], CRS_DV, RXD[1:0], and RX_ER.

For RMII – 25 MHz Clock Mode, the KSZ8081RNA/RND generates and outputs the 50 MHz RMII REF_CLK to the MAC at REF_CLK (Pin 16).

For RMII – 50 MHz Clock Mode, the KSZ8081RNA/RND takes in the 50 MHz RMII REF_CLK from the MAC or system board at XI (Pin 8) and leaves the REF_CLK (Pin 16) as no connect.

3.2.1.2 Transmit Enable (TXEN)

TXEN indicates that the MAC is presenting dibits on TXD[1:0] for transmission. It is asserted synchronously with the first dibit of the preamble and remains asserted while all dibits to be transmitted are presented on the RMII. It is negated before the first REF_CLK following the final dibit of a frame.

TXEN transitions synchronously with respect to REF_CLK.

3.2.1.3 Transmit Data[1:0] (TXD[1:0])

TXD[1:0] transitions synchronously with respect to REF_CLK. When TXEN is asserted, the PHY accepts TXD[1:0] for transmission.

TXD[1:0] is 00 to indicate idle when TXEN is de-asserted. The PHY ignores values other than 00 on TXD[1:0] while TXEN is de-asserted.

3.2.1.4 Carrier Sense/Receive Data Valid (CRS_DV)

The PHY asserts CRS_DV when the receive medium is non-idle. It is asserted asynchronously when a carrier is detected. This happens when squelch is passed in 10 Mbps mode, and when two non-contiguous 0s in 10 bits are detected in 100 Mbps mode. Loss of carrier results in the de-assertion of CRS_DV.

While carrier detection criteria are met, CRS_DV remains asserted continuously from the first recovered dibit of the frame through the final recovered dibit. It is negated before the first REF_CLK that follows the final dibit. The data on RXD[1:0] is considered valid after CRS_DV is asserted. However, because the assertion of CRS_DV is asynchronous relative to REF_CLK, the data on RXD[1:0] is 00 until receive signals are properly decoded.

3.2.1.5 Receive Data[1:0] (RXD[1:0])

RXD[1:0] transitions synchronously with respect to REF_CLK. For each clock period in which CRS_DV is asserted, RXD[1:0] transfers two bits of recovered data from the PHY.

RXD[1:0] is 00 to indicate idle when CRS_DV is de-asserted. The MAC ignores values other than 00 on RXD[1:0] while CRS_DV is de-asserted.

KSZ8081RNA/RND

3.2.1.6 Receive Error (RXER)

RXER is asserted for one or more REF_CLK periods to indicate that a symbol error (for example, a coding error that a PHY can detect that may otherwise be undetectable by the MAC sub-layer) was detected somewhere in the frame being transferred from the PHY.

RXER transitions synchronously with respect to REF_CLK. While CRS_DV is de-asserted, RXER has no effect on the MAC.

3.2.1.7 Collision Detection (COL)

The MAC regenerates the COL signal of the MII from TXEN and CRS_DV.

3.2.2 RMII SIGNAL DIAGRAM – 25/50 MHZ CLOCK MODE

The KSZ8081RNA/RND RMII pin connections to the MAC for 25 MHz clock mode are shown in Figure 3-2. The connections for 50 MHz clock mode are shown in Figure 3-3.

3.2.2.1 RMII – 25 MHz Clock Mode


The KSZ8081RNA is configured to RMII – 25 MHz clock mode after it is powered up or hardware reset with the following:

• A 25 MHz crystal connected to XI, XO (Pins 8, 7), or an external 25 MHz clock source (oscillator) connected to XI

The KSZ8081RND can optionally be configured to RMII – 25 MHz clock mode after it is powered up or hardware reset and software programmed with the following:

- · An external 25 MHz clock source (oscillator) connected to XI
- Note: The KSZ8081RND cannot be used with a crystal because the crystal drive circuit is disabled.
- Register 1Fh, Bit [7] programmed to '1' to select RMII 25 MHz clock mode

FIGURE 3-2: KSZ8081RNA RMII INTERFACE (RMII - 25 MHZ CLOCK MODE)



3.2.2.2 RMII – 50 MHz Clock Mode

The KSZ8081RND is configured to RMII – 50 MHz clock mode after it is powered up or hardware reset with the following:


• An external 50 MHz clock source (oscillator) connected to XI (Pin 8)

The KSZ8081RNA can optionally be configured to RMII – 50 MHz clock mode after it is powered up or hardware reset and software programmed with the following:

• An external 50 MHz clock source (oscillator) connected to XI (Pin 8)

• Register 1Fh, Bit [7] programmed to '1' to select RMII – 50 MHz clock mode


FIGURE 3-3: KSZ8081RNA/RND RMII INTERFACE (RMII - 50 MHZ CLOCK MODE)



3.3 Back-to-Back Mode – 100 Mbps Copper Repeater

Two KSZ8081RNA/RND devices can be connected back-to-back to form a managed 100BASE-TX copper repeater.

FIGURE 3-4: KSZ8081RNA/RND AND KSZ8081RNA/RND RMII BACK-TO-BACK COPPER REPEATER



3.3.1 RMII BACK-TO-BACK MODE

In RMII back-to-back mode, a KSZ8081RNA/RND interfaces with another KSZ8081RNA/RND to provide a 100 Mbps copper repeater solution.

The KSZ8081RNA/RND devices are configured to RMII back-to-back mode after power-up or reset, and software programming, with the following:

- A common 50 MHz reference clock connected to XI (Pin 8)
- Register 1Fh, Bit [7] programmed to '1' to select RMII 50 MHz clock mode for KSZ8081RNA

KSZ8081RND is set to RMII – 50 MHz clock mode as the default after power up or hardware reset.

- Register 16h, Bits [6] and [1] programmed to '1' and '1', respectively, to enable RMII back-to-back mode.
- RMII signals connected as shown in Table 3-2.

TABLE 3-2: RMII SIGNAL CONNECTION FOR RMII BACK-TO-BACK MODE (100BASE-TX COPPER REPEATER)

| KSZ8081RI | NA/RND (100BASE- [Device 1] | TX Copper) | KSZ8081RI | NA/RND (100BASE [Device 2] | -TX Copper) |
|-----------|--------------------------------|------------|-----------|-------------------------------|-------------|
| Pin Name | Pin Number | Pin Type | Pin Name | Pin Number | Pin Type |
| CRS_DV | 15 | Output | TXEN | 19 | Input |
| RXD1 | 12 | Output | TXD1 | 21 | Input |
| RXD0 | 13 | Output | TXD0 | 20 | Input |
| TXEN | 19 | Input | CRS_DV | 15 | Output |
| TXD1 | 21 | Input | RXD1 | 12 | Output |
| TXD0 | 20 | Input | RXD0 | 13 | Output |

3.4 MII Management (MIIM) Interface

The KSZ8081RNA/RND supports the IEEE 802.3 MII management interface, also known as the Management Data Input/Output (MDIO) interface. This interface allows an upper-layer device, such as a MAC processor, to monitor and control the state of the KSZ8081RNA/RND. An external device with MIIM capability is used to read the PHY status and/ or configure the PHY settings. More details about the MIIM interface can be found in Clause 22.2.4 of the IEEE 802.3 Specification.

The MIIM interface consists of the following:

- A physical connection that incorporates the clock line (MDC) and the data line (MDIO).
- A specific protocol that operates across the physical connection mentioned earlier, which allows the external controller to communicate with one or more PHY devices.
- A set of 16-bit MDIO registers. Registers [0:8] are standard registers, and their functions are defined in the IEEE 802.3 Specification. The additional registers are provided for expanded functionality. See the Register Map section for details.

The KSZ8081RNA/RND supports only four unique PHY addresses. The PHYAD[2:0] strapping pins are used to select either 0h, 3h, 4h or 7h as the PHY address for the KSZ8081RNA/RND device.

PHY address 0h is defined as the broadcast PHY address according to the IEEE 802.3 Specification, and can be used to read/write to a single PHY device, or write to multiple PHY devices simultaneously. For the KSZ8081RNA/RND, PHY address 0h defaults to the broadcast PHY address after power-up, but PHY address 0h can be disabled as the broadcast PHY address using software to assign it as a unique PHY address.

For applications that require two KSZ8081RNA/RND PHYs to share the same MDIO interface with one PHY set to address 0h and the other PHY set to address 3h, use PHY address 0h (defaults to broadcast after power-up) to set both PHYs' Register 16h, Bit [9] to '1' to assign PHY address 0h as a unique (non-broadcast) PHY address.

Table 3-3 shows the MII management frame format for the KSZ8081RNA/RND.

| | Preamble | Start of Frame | Read/ Write OP Code | PHY Address Bits[4:0] | REG Address Bits[4:0] | ТА | Data Bits[15:0] | ldle |
|-------|----------|-------------------|---------------------------|-----------------------------|-----------------------------|----|-----------------|------|
| Read | 32 1's | 01 | 10 | 000AA | RRRRR | Z0 | DDDDDDD_DDDDDDD | Z |
| Write | 32 1's | 01 | 01 | 000AA | RRRRR | 10 | DDDDDDD_DDDDDDD | Ζ |

TABLE 3-3: MII MANAGEMENT FRAME FORMAT FOR THE KSZ8081RNA/RND

3.5 Interrupt (INTRP)

INTRP (Pin 18) is an optional interrupt signal that is used to inform the external controller that there has been a status update to the KSZ8081RNA/RND PHY register. Bits [15:8] of Register 1Bh are the interrupt control bits to enable and disable the conditions for asserting the INTRP signal. Bits [7:0] of Register 1Bh are the interrupt status bits to indicate which interrupt conditions have occurred. The interrupt status bits are cleared after reading Register 1Bh.

Bit [9] of Register 1Fh sets the interrupt level to active high or active low. The default is active low.

The MII management bus option gives the MAC processor complete access to the KSZ8081RNA/RND control and status registers. Additionally, an interrupt pin eliminates the need for the processor to poll the PHY for status change.

3.6 HP Auto MDI/MDI-X

HP Auto MDI/MDI-X configuration eliminates the need to decide whether to use a straight cable or a crossover cable between the KSZ8081RNA/RND and its link partner. This feature allows the KSZ8081RNA/RND to use either type of cable to connect with a link partner that is in either MDI or MDI-X mode. The auto-sense function detects transmit and receive pairs from the link partner and assigns transmit and receive pairs to the KSZ8081RNA/RND accordingly.

HP Auto MDI/MDI-X is enabled by default. It is disabled by writing a '1' to Register 1Fh, Bit [13]. MDI and MDI-X mode is selected by Register 1Fh, Bit [14] if HP Auto MDI/MDI-X is disabled.

An isolation transformer with symmetrical transmit and receive data paths is recommended to support Auto MDI/MDI-X.

Table 3-4 shows how the IEEE 802.3 Standard defines MDI and MDI-X.


| | MDI | MD | I-X |
|-----------|--------|-----------|--------|
| RJ-45 Pin | Signal | RJ-45 Pin | Signal |
| 1 | TX+ | 1 | RX+ |
| 2 | TX– | 2 | RX– |
| 3 | RX+ | 3 | TX+ |
| 6 | RX– | 6 | TX– |

TABLE 3-4: MDI/MDI-X PIN DESCRIPTION

3.6.1 STRAIGHT CABLE

A straight cable connects an MDI device to an MDI-X device, or an MDI-X device to an MDI device. Figure 3-5 shows a typical straight cable connection between a NIC card (MDI device) and a switch or hub (MDI-X device).

FIGURE 3-5: TYPICAL STRAIGHT CABLE CONNECTION



3.6.2 CROSSOVER CABLE

A crossover cable connects an MDI device to another MDI device, or an MDI-X device to another MDI-X device. Figure 3-6 shows a typical crossover cable connection between two switches or hubs (two MDI-X devices).




FIGURE 3-6: TYPICAL CROSSOVER CABLE CONNECTION

3.7 Loopback Mode

The KSZ8081RNA/RND supports the following loopback operations to verify analog and/or digital data paths.

- Local (digital) loopback
- Remote (analog) loopback


3.7.1 LOCAL (DIGITAL) LOOPBACK

This loopback mode checks the RMII transmit and receive data paths between the KSZ8081RNA/RND and the external MAC, and is supported for both speeds (10/100 Mbps) at full-duplex.

The loopback data path is shown in Figure 3-7.

- 1. The RMII MAC transmits frames to the KSZ8081RNA/RND.
- 2. Frames are wrapped around inside the KSZ8081RNA/RND.
- 3. The KSZ8081RNA/RND transmits frames back to the RMII MAC.
- 4. Except the frames back to the RMII MAC, the transmit frames also go out from the copper port.

FIGURE 3-7: LOCAL (DIGITAL) LOOPBACK



KSZ8081RNA/RND

The following programming action and register settings are used for local loopback mode:

For 10/100 Mbps loopback:

Set Register 0h,

- Bit [14] = 1 // Enable local loopback mode
- Bit [13] = 0/1 // Select 10 Mbps/100 Mbps speed

Bit [12] = 0 // Disable auto-negotiation

Bit [8] = 1 // Select full-duplex mode

Follow the steps below if you don't want the frames go out from the copper port in the local loopback.

- 1. Set register 1Fh bit [3] to '1' to disable the transmitter.
- 2. Run local loopback test as above.
- 3. Set register 1Fh bit [3] to '0' to enable the transmitter.


3.7.2 REMOTE (ANALOG) LOOPBACK

This loopback mode checks the line (differential pairs, transformer, RJ-45 connector, Ethernet cable) transmit and receive data paths between the KSZ8081RNA/RND and its link partner, and is supported for 100BASE-TX full-duplex mode only.

The loopback data path is shown in Figure 3-8.

- 1. The Fast Ethernet (100BASE-TX) PHY link partner transmits frames to the KSZ8081RNA/RND.
- 2. Frames are wrapped around inside the KSZ8081RNA/RND.
- 3. The KSZ8081RNA/RND transmits frames back to the Fast Ethernet (100BASE-TX) PHY link partner.

FIGURE 3-8: REMOTE (ANALOG) LOOPBACK



The following programming steps and register settings are used for remote loopback mode:

1. Set Register 0h,

Bits [13] = 1 // Select 100Mbps speed

Bit [12] = 0 // Disable auto-negotiation

Bit [8] = 1 // Select full-duplex mode

Or just auto-negotiate and link up at 100BASE-TX full-duplex mode with the link partner.

2. Set Register 1Fh,

Bit [2] = 1 // Enable remote loopback mode

3.8 LinkMD[®] Cable Diagnostic

The LinkMD function uses time-domain reflectometry (TDR) to analyze the cabling plant for common cabling problems. These include open circuits, short circuits, and impedance mismatches.

LinkMD works by sending a pulse of known amplitude and duration down the MDI or MDI-X pair, then analyzing the shape of the reflected signal to determine the type of fault. The time duration for the reflected signal to return provides the approximate distance to the cabling fault. The LinkMD function processes this TDR information and presents it as a numerical value that can be translated to a cable distance.

LinkMD is initiated by accessing Register 1Dh, the LinkMD Control/Status register, in conjunction with Register 1Fh, the PHY Control 2 register. The latter register is used to disable Auto MDI/MDI-X and to select either MDI or MDI-X as the cable differential pair for testing.

3.8.1 USAGE

The following is a sample procedure for using LinkMD with Registers 1Dh and 1Fh:

- 1. Disable auto MDI/MDI-X by writing a '1' to Register 1Fh, bit [13].
- 2. Start cable diagnostic test by writing a '1' to Register 1Dh, bit [15]. This enable bit is self-clearing.
- 3. Wait (poll) for Register 1Dh, bit [15] to return a '0', and indicating cable diagnostic test is completed.
- 4. Read cable diagnostic test results in Register 1Dh, bits [14:13]. The results are as follows:
 - 00 = normal condition (valid test)
 - 01 = open condition detected in cable (valid test)
 - 10 = short condition detected in cable (valid test)
 - 11 = cable diagnostic test failed (invalid test)

The '11' case, invalid test, occurs when the device is unable to shut down the link partner. In this instance, the test is not run, since it would be impossible for the device to determine if the detected signal is a reflection of the signal generated or a signal from another source.

5. Get distance to fault by concatenating Register 1Dh, bits [8:0] and multiplying the result by a constant of 0.38. The distance to the cable fault can be determined by the following formula:

EQUATION 3-1:

D (Distance to cable fault in meters) = $0.38 \times (\text{Register 1Dh, bits}[8:0])$

Concatenated value of Registers 1Dh bits [8:0] should be converted to decimal before multiplying by 0.38.

The constant (0.38) may be calibrated for different cabling conditions, including cables with a velocity of propagation that varies significantly from the norm.

3.9 NAND Tree Support

The KSZ8081RNA/RND provides parametric NAND tree support for fault detection between chip I/Os and board. The NAND tree is a chain of nested NAND gates in which each KSZ8081RNA/RND digital I/O (NAND tree input) pin is an input to one NAND gate along the chain. At the end of the chain, the TXD1 pin provides the output for the nested NAND gates.

The NAND tree test process includes:

- Enabling NAND tree mode
- · Pulling all NAND tree input pins high
- Driving each NAND tree input pin low, sequentially, according to the NAND tree pin order
- Checking the NAND tree output to make sure there is a toggle high-to-low or low-to-high for each NAND tree input driven low

Table 3-5 lists the NAND tree pin order.

| Pin Number | Pin Name | NAND Tree Description |
|------------|----------|-----------------------|
| 10 | MDIO | Input |
| 11 | MDC | Input |
| 12 | RXD1 | Input |
| 13 | RXD0 | Input |
| 15 | CRS_DV | Input |
| 16 | REF_CLK | Input |
| 18 | INTRP | Input |
| 19 | TXEN | Input |
| 23 | LED0 | Input |
| 20 | TXD0 | Input |
| 21 | TXD1 | Output |

TABLE 3-5: NAND TREE TEST PIN ORDER FOR KSZ8081RNA/RND

3.9.1 NAND TREE I/O TESTING

Use the following procedure to check for faults on the KSZ8081RNA/RND digital I/O pin connections to the board:

- 1. Enable NAND tree mode by setting Register 16h, Bit [5] to '1'.
- 2. Use board logic to drive all KSZ8081RNA/RND NAND tree input pins high.
- 3. Use board logic to drive each NAND tree input pin, in KSZ8081RNA/RND tree pin order, as follows:
 - a) Toggle the first pin (MDIO) from high to low, and verify that the TDX1 pin switches from high to low to indicate that the first pin is connected properly.
 - b) Leave the first pin (MDIO) low.
 - c) Toggle the second pin (MDC) from high to low, and verify that the TXD1 pin switches from low to high to indicate that the second pin is connected properly.
 - d) Leave the first pin (MDIO) and the second pin (MDC) low.
 - e) Toggle the third pin from high to low, and verify that the TXD1 pin switches from high-to-low to indicate that the third pin is connected properly.
 - f) Continue with this sequence until all KSZ8081RNA/RND NAND tree input pins have been toggled.

Each KSZ8081RNA/RND NAND tree input pin must cause the TXD1 output pin to toggle high-to-low or low-to-high to indicate a good connection. If the TXD1 pin fails to toggle when the KSZ8081RNA/RND input pin toggles from high to low, the input pin has a fault.

3.10 Power Management

The KSZ8081RNA/RND incorporates a number of power-management modes and features that provide methods to consume less energy. These are discussed in the following sections.

3.10.1 POWER-SAVING MODE

Power-saving mode is used to reduce the transceiver power consumption when the cable is unplugged. It is enabled by writing a '1' to Register 1Fh, Bit [10], and is in effect when auto-negotiation mode is enabled and the cable is disconnected (no link).

In this mode, the KSZ8081RNA/RND shuts down all transceiver blocks except the transmitter, energy detect, and PLL circuits.

By default, power-saving mode is disabled after power-up.

3.10.2 ENERGY-DETECT POWER-DOWN MODE

Energy-detect power-down (EDPD) mode is used to further reduce transceiver power consumption when the cable is unplugged. It is enabled by writing a '0' to Register 18h, Bit [11], and is in effect when auto-negotiation mode is enabled and the cable is disconnected (no link).

EDPD mode works with the PLL off (set by writing a '1' to Register 10h, Bit [4] to automatically turn the PLL off in EDPD mode) to turn off all KSZ8081RNA/RND transceiver blocks except the transmitter and energy-detect circuits.

Power can be reduced further by extending the time interval between transmissions of link pulses to check for the presence of a link partner. The periodic transmission of link pulses is needed to ensure two link partners in the same low power state and with auto MDI/MDI-X disabled can wake up when the cable is connected between them.

By default, energy-detect power-down mode is disabled after power-up.

3.10.3 POWER-DOWN MODE

Power-down mode is used to power down the KSZ8081RNA/RND device when it is not in use after power-up. It is enabled by writing a '1' to Register 0h, Bit [11].

In this mode, the KSZ8081RNA/RND disables all internal functions except the MII management interface. The KSZ8081RNA/RND exits (disables) power-down mode after Register 0h, Bit [11] is set back to '0'.

3.10.4 SLOW-OSCILLATOR MODE

Slow-oscillator mode is used to disconnect the input reference crystal/clock on XI (Pin 8) and select the on-chip slow oscillator when the KSZ8081RNA/RND device is not in use after power-up. It is enabled by writing a '1' to Register 11h, Bit[5].


Slow-oscillator mode works in conjunction with power-down mode to put the KSZ8081RNA/RND device in the lowest power state, with all internal functions disabled except the MII management interface. To properly exit this mode and return to normal PHY operation, use the following programming sequence:

- 1. Disable slow-oscillator mode by writing a '0' to Register 11h, Bit [5].
- 2. Disable power-down mode by writing a '0' to Register 0h, Bit [11].
- 3. Initiate software reset by writing a '1' to Register 0h, Bit [15].

3.11 Reference Circuit for Power and Ground Connections

The KSZ8081RNA/RND is a single 3.3V supply device with a built-in regulator to supply the 1.2V core. The power and ground connections are shown in Figure 3-9 and Table 3-6 for 3.3V VDDIO.

FIGURE 3-9: KSZ8081RNA/RND POWER AND GROUND CONNECTIONS



| Power Pin | Pin Number | Description |
|-----------|------------|---|
| VDD_1.2 | 1 | Decouple with 2.2 μ F and 0.1 μ F capacitors to ground. |
| VDDA_3.3 | 2 | Connect to board's 3.3V supply through a ferrite bead. Decouple with 22 μF and 0.1 μF capacitors to ground. |
| VDDIO | 14 | Connect to board's 3.3V supply for 3.3V VDDIO. Decouple with 22 μF and 0.1 μF capacitors to ground. |

TABLE 3-6: KSZ8081RNA/RND POWER PIN DESCRIPTION

3.12 Typical Current/Power Consumption

Table 3-7, Table 3-8, and Table 3-9 show typical values for current consumption by the transceiver (VDDA_3.3) and digital I/O (VDDIO) power pins and typical values for power consumption by the KSZ8081RNA/RND device for the indicated nominal operating voltage combinations. These current and power consumption values include the transmit driver current and on-chip regulator current for the 1.2V core.

| TABLE 3-7: | TYPICAL CURRENT/POWER CONSUMPTION (VDDA 3.3 = 3.3V, VDDIO = 3.3V) |
|-------------------|--|
| IADLE J-1. | 11110AE CORRENT OVER CONSOLET TO CONSOLETTICAL CONSOLET TO CONSOLETTICAL CONSOLET TO CONSOLET TO CONSOLET TO CONSOLETTICAL CONSOLET TO CONSOLETTICAL CONSOLET TO CONSOLETTICO CONSOLET TO CONSOLET TO CONSOLET T |

| Condition | 3.3V Transceiver (VDDA_3.3) | 3.3V Digital I/Os (VDDIO) | Total Chip Power |
|--|--------------------------------|------------------------------|------------------|
| 100BASE-TX Link-up (no traffic) | 34 mA | 12 mA | 152 mW |
| 100BASE-TX Full-duplex @ 100% utilization | 34 mA | 13 mA | 155 mW |
| 10BASE-T Link-up (no traffic) | 14 mA | 11 mA | 82.5 mW |
| 10BASE-T Full-duplex @ 100% utilization | 30 mA | 11 mA | 135 mW |
| Power-saving mode (Reg. 1Fh, Bit [10] = 1) | 14 mA | 10 mA | 79.2 mW |
| EDPD mode (Reg. 18h, Bit [11] = 0) | 10 mA | 10 mA | 66 mW |
| EDPD mode (Reg. 18h, Bit [11] = 0) and PLL off (Reg. 10h, Bit [4] = 1) | 3.77 mA | 1.54 mA | 1.75 mW |
| Software power-down mode (Reg. 0h, Bit [11] =1) | 2.59 mA | 1.51 mA | 13.5 mW |
| Software power-down mode (Reg. 0h, Bit [11] =1) and slow-oscillator mode (Reg. 11h, Bit [5] =1) | 1.36 mA | 0.45 mA | 5.97 mW |

| Condition | 3.3V Transceiver (VDDA_3.3) | 2.5V Digital I/Os (VDDIO) | Total Chip Power |
|--|--------------------------------|------------------------------|------------------|
| 100BASE-TX Link-up (no traffic) | 34 mA | 12 mA | 142 mW |
| 100BASE-TX Full-duplex @ 100% utilization | 34 mA | 13 mA | 145 mW |
| 10BASE-T Link-up (no traffic) | 15 mA | 11 mA | 77 mW |
| 10BASE-T Full-duplex @ 100% utilization | 27 mA | 11 mA | 117 mW |
| Power-saving mode (Reg. 1Fh, Bit [10] = 1) | 15 mA | 10 mA | 74.5 mW |
| EDPD mode (Reg. 18h, Bit [11] = 0) | 11 mA | 10 mA | 61.3 mW |
| EDPD mode (Reg. 18h, Bit [11] = 0) and PLL off (Reg. 10h, Bit [4] = 1) | 3.55 mA | 1.35 mA | 15.1 mW |
| Software power-down mode (Reg. 0h, Bit [11] =1) | 2.29 mA | 1.34 mA | 10.9 mW |
| Software power-down mode (Reg. 0h, Bit [11] =1) and slow-oscillator mode (Reg. 11h, Bit [5] =1) | 1.15 mA | 0.29 mA | 4.52 mW |

| Condition | 3.3V Transceiver (VDDA_3.3) | 1.8V Digital I/Os (VDDIO) | Total Chip Power |
|--|--------------------------------|------------------------------|------------------|
| 100BASE-TX Link-up (no traffic) | 34 mA | 11 mA | 132 mW |
| 100BASE-TX Full-duplex @ 100% utilization | 34 mA | 12 mA | 134 mW |
| 10BASE-T Link-up (no traffic) | 15 mA | 10 mA | 67.5 mW |
| 10BASE-T Full-duplex @ 100% utilization | 27 mA | 10 mA | 107 mW |
| Power-saving mode (Reg. 1Fh, Bit [10] = 1) | 15 mA | 9 mA | 65.7 mW |
| EDPD mode (Reg. 18h, Bit [11] = 0) | 11 mA | 9 mA | 52.5 mW |
| EDPD mode (Reg. 18h, Bit [11] = 0) and PLL off (Reg. 10h, Bit [4] = 1) | 4.05 mA | 1.21 mA | 15.5 mW |
| Software power-down mode (Reg. 0h, Bit [11] =1) | 2.79 mA | 1.21 mA | 11.4 mW |
| Software power-down mode (Reg. 0h, Bit [11] =1) and slow-oscillator mode (Reg. 11h, Bit [5] =1) | 1.65 mA | 0.19 mA | 5.79 mW |

TABLE 3-9: TYPICAL CURRENT/POWER CONSUMPTION (VDDA_3.3 = 3.3V, VDDIO = 1.8V)

4.0 **REGISTER DESCRIPTIONS**

This chapter describes the various control and status registers (CSRs).

4.1 Register Map

TABLE 4-1: REGISTERS SUPPORTED BY KSZ8081RNA/RND

| Register Number (hex) | Description |
|-----------------------|---------------------------------------|
| Oh | Basic Control |
| 1h | Basic Status |
| 2h | PHY Identifier 1 |
| 3h | PHY Identifier 2 |
| 4h | Auto-Negotiation Advertisement |
| 5h | Auto-Negotiation Link Partner Ability |
| 6h | Auto-Negotiation Expansion |
| 7h | Auto-Negotiation Next Page |
| 8h | Link Partner Next Page Ability |
| 9h | Reserved |
| 10h | Digital Reserved Control |
| 11h | AFE Control 1 |
| 12h - 14h | Reserved |
| 15h | RXER Counter |
| 16h | Operation Mode Strap Override |
| 17h | Operation Mode Strap Status |
| 18h | Expanded Control |
| 19h - 1Ah | Reserved |
| 1Bh | Interrupt Control/Status |
| 1Ch | Reserved |
| 1Dh | LinkMD Control/Status |
| 1Eh | PHY Control 1 |
| 1Fh | PHY Control 2 |

4.2 Register Descriptions

TABLE 4-2: REGISTER DESCRIPTIONS

| Address | Name | Description | Mode Note 4-1 | Default |
|-------------|-----------------|---|------------------|--|
| Register 0h | - Basic Control | | • | |
| 0.15 | Reset | 1 = Software reset 0 = Normal operation This bit is self-cleared after a '1' is written to it. | RW/SC | 0 |
| 0.14 | Loopback | 1 = Loopback mode 0 = Normal operation | RW | 0 |
| 0.13 | Speed Select | 1 = 100Mbps 0 = 10Mbps This bit is ignored if auto-negotiation is enabled (Register 0.12 = 1). | RW | Set by the ANEN SPEED strapping pin. See the Strap-In Options - KSZ8081RNA/RND section for details. |

| Address | Name | Description | Mode Note 4-1 | Default |
|-------------|--------------------------------|--|------------------|--|
| 0.12 | Auto-Negotia- tion Enable | 1 = Enable auto-negotiation process 0 = Disable auto-negotiation process If enabled, the auto-negotiation result overrides the settings in Registers 0.13 and 0.8. | RW | Set by the ANEN SPEED strapping pin. See the Strap-In Options - KSZ8081RNA/RND section for details. |
| 0.11 | Power-Down | 1 = Power-down mode 0 = Normal operation If software reset (Register 0.15) is used to exit power-down mode (Register 0.11 = 1), two soft- ware reset writes (Register 0.15 = 1) are required. The first write clears power-down mode; the sec- ond write resets the chip and re-latches the pin strapping pin values. | RW | 0 |
| 0.10 | Isolate | 1 = Electrical isolation of PHY from MII 0 = Normal operation | RW | 0 |
| 0.9 | Restart Auto- Negotiation | 1 = Restart auto-negotiation process 0 = Normal operation. This bit is self-cleared after a '1' is written to it. | RW/SC | 0 |
| 0.8 | Duplex Mode | 1 = Full-duplex 0 = Half-duplex | RW | 1 |
| 0.7 | Collision Test | 1 = Enable COL test 0 = Disable COL test | RW | 0 |
| 0.6:0 | Reserved | Reserved | RO | 000_0000 |
| Register 1h | - Basic Status | | | |
| 1.15 | 100Base-T4 | 1 = T4 capable 0 = Not T4 capable | RO | 0 |
| 1.14 | 100Base-TX Full-Duplex | 1 = Capable of 100Mbps full-duplex0 = Not capable of 100Mbps full-duplex | RO | 1 |
| 1.13 | 100Base-TX Half-Duplex | 1 = Capable of 100Mbps half-duplex 0 = Not capable of 100Mbps half-duplex | RO | 1 |
| 1.12 | 10Base-T Full-Duplex | 1 = Capable of 10Mbps full-duplex 0 = Not capable of 10Mbps full-duplex | RO | 1 |
| 1.11 | 10Base-T Half-Duplex | 1 = Capable of 10Mbps half-duplex 0 = Not capable of 10Mbps half-duplex | RO | 1 |
| 1.10:7 | Reserved | Reserved | RO | 000_0 |
| 1.6 | No Preamble | 1 = Preamble suppression 0 = Normal preamble | RO | 1 |
| 1.5 | Auto-Negotia- tion Complete | 1 = Auto-negotiation process completed0 = Auto-negotiation process not completed | RO | 0 |
| 1.4 | Remote Fault | 1 = Remote fault 0 = No remote fault | RO/LH | 0 |
| 1.3 | Auto-Negotia- tion Ability | 1 = Can perform auto-negotiation 0 = Cannot perform auto-negotiation | RO | 1 |
| 1.2 | Link Status | 1 = Link is up 0 = Link is down | RO/LL | 0 |
| 1.1 | Jabber Detect | 1 = Jabber detected 0 = Jabber not detected (default is low) | RO/LH | 0 |
| 1.0 | Extended Capability | 1 = Supports extended capability registers | RO | 1 |

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

| Address | Name | Description | Mode Note 4-1 | Default |
|-------------|---------------------------|---|------------------|--|
| Register 2h | - PHY Identifier | 1 | | 1 |
| 2.15:0 | PHY ID Number | Assigned to the 3rd through 18th bits of the Organi- zationally Unique Identifier (OUI). KENDIN Com- munication's OUI is 0010A1 (hex). | RO | 0022h |
| Register 3h | - PHY Identifier | 2 | | - |
| 3.15:10 | PHY ID Num- ber | Assigned to the 19th through 24th bits of the Orga- nizationally Unique Identifier (OUI). KENDIN Com- munication's OUI is 0010A1 (hex). | RO | 0001_01 |
| 3.9:4 | Model Number | Six-bit manufacturer's model number | RO | 01_0110 |
| 3.3:0 | Revision Num- ber | Four-bit manufacturer's revision number | RO | Indicates silicon revi- sion to Rev. A; $A2 = 0x0$, $A3 = 0x1$. |
| Register 4h | - Auto-Negotiati | on Advertisement | | 1 |
| 4.15 | Next Page | 1 = Next page capable 0 = No next page capability Note: Recommend to set this bit to '0'. | RW | 1 |
| 4.14 | Reserved | Reserved | RO | 0 |
| 4.13 | Remote Fault | 1 = Remote fault supported 0 = No remote fault | RW | 0 |
| 4.12 | Reserved | Reserved | RO | 0 |
| 4.11:10 | Pause | [00] = No pause [10] = Asymmetric pause [01] = Symmetric pause [11] = Asymmetric and symmetric pause | RW | 00 |
| 4.9 | 100BASE-T4 | 1 = T4 capable 0 = No T4 capability | RO | 0 |
| 4.8 | 100BASE-TX Full-Duplex | 1 = 100Mbps full-duplex capable 0 = No 100Mbps full-duplex capability | RW | Set by the ANEN SPEED strapping pin. See the Strap-In Options - KSZ8081RNA/RND section for details. |
| 4.7 | 100BASE-TX Half-Duplex | 1 = 100Mbps half-duplex capable 0 = No 100Mbps half-duplex capability | RW | Set by the ANEN SPEED strapping pin. See the Strap-In Options - KSZ8081RNA/RND section for details. |
| 4.6 | 10BASE-T Full-Duplex | 1 = 10Mbps full-duplex capable 0 = No 10Mbps full-duplex capability | RW | 1 |
| 4.5 | 10BASE-T Half-Duplex | 1 = 10Mbps half-duplex capable 0 = No 10Mbps half-duplex capability | RW | 1 |
| 4.4:0 | Selector Field | [00001] = IEEE 802.3 | RW | 0_0001 |
| Register 5h | - Auto-Negotiati | on Link Partner Ability | 1 | 1 |
| 5.15 | Next Page | 1 = Next page capable 0 = No next page capability | RO | 0 |
| 5.14 | Acknowledge | 1 = Link code word received from partner0 = Link code word not yet received | RO | 0 |
| 5.13 | Remote Fault | 1 = Remote fault detected 0 = No remote fault | RO | 0 |

| Address | Name | Description | Mode Note 4-1 | Default |
|-------------|--|--|------------------|---------------|
| 5.12 | Reserved | Reserved | RO | 0 |
| 5.11:10 | Pause | [00] = No pause [10] = Asymmetric pause [01] = Symmetric pause [11] = Asymmetric and symmetric pause | RO | 00 |
| 5.9 | 100Base-T4 | 1 = T4 capable 0 = No T4 capability | RO | 0 |
| 5.8 | 100Base-TX Full-Duplex | 1 = 100Mbps full-duplex capable 0 = No 100Mbps full-duplex capability | RO | 0 |
| 5.7 | 100Base-TX Half-Duplex | 1 = 100Mbps half-duplex capable 0 = No 100Mbps half-duplex capability | RO | 0 |
| 5.6 | 10Base-T Full-Duplex | 1 = 10Mbps full-duplex capable 0 = No 10Mbps full-duplex capability | RO | 0 |
| 5.5 | 10Base-T Half-Duplex | 1 = 10Mbps half-duplex capable 0 = No 10Mbps half-duplex capability | RO | 0 |
| 5.4:0 | Selector Field | [00001] = IEEE 802.3 | RO | 0_0001 |
| - | - Auto-Negotiatio | - | | |
| 6.15:5 | Reserved | Reserved | RO | 0000_0000_000 |
| 6.4 | Parallel Detec- tion Fault | 1 = Fault detected by parallel detection0 = No fault detected by parallel detection | RO/LH | 0 |
| 6.3 | Link Partner Next Page Able | 1 = Link partner has next page capability0 = Link partner does not have next page capability | RO | 0 |
| 6.2 | Next Page Able | 1 = Local device has next page capability0 = Local device does not have next page capability | RO | 1 |
| 6.1 | Page Received | 1 = New page received 0 = New page not received yet | RO/LH | 0 |
| 6.0 | Link Partner Auto-Negotia- tion Able | 1 = Link partner has auto-negotiation capability 0 = Link partner does not have auto-negotiation capability | RO | 0 |
| Register 7h | - Auto-Negotiation | on Next Page | | |
| 7.15 | Next Page | 1 = Additional next pages will follow 0 = Last page | RW | 0 |
| 7.14 | Reserved | Reserved | RO | 0 |
| 7.13 | Message Page | 1 = Message page 0 = Unformatted page | RW | 1 |
| 7.12 | Acknowledge2 | 1 = Will comply with message 0 = Cannot comply with message | RW | 0 |
| 7.11 | Toggle | 1 = Previous value of the transmitted link code word equaled logic 1 0 = Logic 0 | RO | 0 |
| 7.10:0 | Message Field | 11-bit wide field to encode 2048 messages | RW | 000_0000_0001 |
| Register 8h | - Link Partner Ne | ext Page Ability | | |
| 8.15 | Next Page | 1 = Additional next pages will follow 0 = Last page | RO | 0 |
| 8.14 | Acknowledge | 1 = Successful receipt of link word0 = No successful receipt of link word | RO | 0 |
| 8.13 | Message Page | 1 = Message page 0 = Unformatted page | RO | 0 |

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

| Address | Name | Description | Mode Note 4-1 | Default |
|-------------|--------------------------------|--|------------------|---|
| 8.12 | Acknowledge2 | 1 = Can act on the information 0 = Cannot act on the information | RO | 0 |
| 8.11 | Toggle | 1 = Previous value of transmitted link code word equal to logic 0 0 = Previous value of transmitted link code word equal to logic 1 | RO | 0 |
| 8.10:0 | Message Field | 11-bit wide field to encode 2048 messages | RO | 000_0000_0000 |
| Register 10 | h – Digital Reser | ved Control | | • |
| 10.15:5 | Reserved | Reserved | RW | 0000_0000_000 |
| 10.4 | PLL Off | 1 = Turn PLL off automatically in EDPD mode 0 = Keep PLL on in EDPD mode. See also Register 18h, Bit [11] for EDPD mode | RW | 0 |
| 10.3:0 | Reserved | Reserved | RW | 0000 |
| Register 11 | h – AFE Control | 1 | | |
| 11.15:6 | Reserved | Reserved | RW | 0000_0000_00 |
| 11.5 | Slow-Oscillator Mode Enable | Slow-oscillator mode is used to disconnect the input reference crystal/clock on the XI pin and select the on-chip slow oscillator when the KSZ8081RNA/RND device is not in use after power-up. 1 = Enable 0 = Disable This bit automatically sets software power-down to the analog side when enabled. | RW | 0 |
| 11.4:0 | Reserved | Reserved | RW | 0_000 |
| Register 15 | h – RXER Counte | er | 1 | |
| 15.15:0 | RXER Counter | Receive error counter for symbol error frames | RO/SC | 0000h |
| Register 16 | h – Operation Mo | ode Strap Override | | |
| 16.15 | Reserved Fac- tory Mode | 0 = Normal operation 1 = Factory test mode If RXER (Pin 17) latches in a pull-up value at the de-assertion of reset, write a '0' to this bit to clear Reserved Factory Mode. | RW | 0 Set by the pull-up / pull-down value of RXER (Pin 17). |
| 16.14:11 | Reserved | Reserved | RW | 000_0 |
| 16.10 | Reserved | Reserved | RO | 0 |
| 16.9 | B-CAST_OFF Override | 1 = Override strap-in for B-CAST_OFF If bit is '1', PHY Address 0 is non-broadcast. | RW | 0 |
| 16.8:7 | Reserved | Reserved | RW | 0_0 |
| 16.6 | RMII B-to-B Override | 1 = Override strap-in for RMII back-to-back mode (also set Bit 1 of this register to '1') | RW | 0 |
| 16.5 | NAND Tree Override | 1 = Override strap-in for NAND tree mode | RW | 0 |
| 16.4:2 | Reserved | Reserved | RW | 0_00 |
| 16.1 | RMII Override | 1 = Override strap-in for RMII mode | RW | 1 |
| 16.0 | Reserved | Reserved | RW | 0 |

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

| Address | Name | Description | Mode Note 4-1 | Default |
|-------------|--|--|------------------|---------|
| Register 17 | h - Operation Mo | de Strap Status | 1 | l |
| 17.15:13 | PHYAD[2:0] Strap-In Status | The KSZ8081RNA/RND supports only PHY addresses 0h, 3h, 4h and 7h. | RO | |
| 17.12:2 | Reserved | Reserved | RO | |
| 17.1 | RMII Strap-In Status | 1 = Strap to RMII mode | RO | |
| 17.0 | Reserved | Reserved | RO | |
| Register 18 | h - Expanded Co | ntrol | • | |
| 18.15:12 | Reserved | Reserved | RW | 0000 |
| 18.11 | EDPD Disabled | Energy-detect power-down mode 1 = Disable 0 = Enable See also Register 10h, Bit [4] for PLL off. | RW | 1 |
| 18.10:7 | Reserved | Reserved | RW | 000_0 |
| 18.6 | 100BASE-T Preamble Restore | 1 = Restore received preamble to RMII output 0 = Remove all seven bytes of preamble before sending frame (starting with SFD) to RMII output | RW | 0 |
| 18.5:0 | Reserved | Reserved | RW | 00_0000 |
| Register 1B | h – Interrupt Cor | ntrol/Status | 1 | |
| 1B.15 | Jabber Inter- rupt Enable | 1 = Enable jabber interrupt 0 = Disable jabber interrupt | RW | 0 |
| 1B.14 | Receive Error Interrupt Enable | 1 = Enable receive error interrupt 0 = Disable receive error interrupt | RW | 0 |
| 1B.13 | Page Received Interrupt Enable | 1 = Enable page received interrupt 0 = Disable page received interrupt | RW | 0 |
| 1B.12 | Parallel Detect Fault Interrupt Enable | 1 = Enable parallel detect fault interrupt 0 = Disable parallel detect fault interrupt | RW | 0 |
| 1B.11 | Link Partner Acknowledge Interrupt Enable | 1 = Enable link partner acknowledge interrupt 0 = Disable link partner acknowledge interrupt | RW | 0 |
| 1B.10 | Link-Down Interrupt Enable | 1= Enable link-down interrupt 0 = Disable link-down interrupt | RW | 0 |
| 1B.9 | Remote Fault Interrupt Enable | 1 = Enable remote fault interrupt 0 = Disable remote fault interrupt | RW | 0 |
| 1B.8 | Link-Up Inter- rupt Enable | 1 = Enable link-up interrupt 0 = Disable link-up interrupt | RW | 0 |
| 1B.7 | Jabber Inter- rupt | 1 = Jabber occurred 0 = Jabber did not occur | RO/SC | 0 |
| 1B.6 | Receive Error Interrupt | 1 = Receive error occurred0 = Receive error did not occur | RO/SC | 0 |
| 1B.5 | Page Receive Interrupt | 1 = Page receive occurred 0 = Page receive did not occur | RO/SC | 0 |

| Address | Name | Mode Note 4-1 | Default | | |
|-------------|--|---|---------|-------------|--|
| 1B.4 | Parallel Detect Fault Interrupt | 1 = Parallel detect fault occurred 0 = Parallel detect fault did not occur | RO/SC | 0 | |
| 1B.3 | Link Partner Acknowledge Interrupt | 1 = Link partner acknowledge occurred 0 = Link partner acknowledge did not occur | RO/SC | 0 | |
| 1B.2 | Link-Down Interrupt | 1 = Link-down occurred 0 = Link-down did not occur | RO/SC | 0 | |
| 1B.1 | Remote Fault Interrupt | 1 = Remote fault occurred 0 = Remote fault did not occur | RO/SC | 0 | |
| 1B.0 | Link-Up Inter- rupt | 1 = Link-up occurred 0 = Link-up did not occur | RO/SC | 0 | |
| Register 1D | h – LinkMD Cont | trol/Status | | | |
| 1D.15 | Cable Diagnos- tic Test Enable | 1 = Enable cable diagnostic test. After test has completed, this bit is self-cleared. 0 = Indicates cable diagnostic test (if enabled) has completed and the status information is valid for read. | RW/SC | 0 | |
| 1D.14:13 | Cable Diagnos- tic Test Result | [00] = Normal condition [01] = Open condition has been detected in cable [10] = Short condition has been detected in cable [11] = Cable diagnostic test has failed | RO | 00 | |
| 1D.12 | Short Cable Indicator | 1 = Short cable (<10 meter) has been detected by LinkMD | RO | 0 | |
| 1D.11:9 | Reserved | Reserved | RW | 000 | |
| 1D.8:0 | Cable Fault Counter | Distance to fault | RO | 0_0000_0000 | |
| Register 1E | h – PHY Control | 1 | | | |
| 1E.15:10 | Reserved | Reserved | RO | 0000_00 | |
| 1E.9 | Enable Pause (Flow Control) | 1 = Flow control capable 0 = No flow control capability | RO | 0 | |
| 1E.8 | Link Status | 1 = Link is up 0 = Link is down | RO | 0 | |
| 1E.7 | Polarity Status | 1 = Polarity is reversed 0 = Polarity is not reversed | RO | | |
| 1E.6 | Reserved | Reserved | RO | 0 | |
| 1E.5 | MDI/MDI-X State | 1 = MDI-X 0 = MDI | RO | | |
| 1E.4 | Energy Detect | 1 = Signal present on receive differential pair0 = No signal detected on receive differential pair | RO | 0 | |
| 1E.3 | PHY Isolate | 1 = PHY in isolate mode 0 = PHY in normal operation | RW | 0 | |
| 1E.2:0 | Operation Mode Indica- tion | [000] = Still in auto-negotiation [001] = 10Base-T half-duplex [010] = 100Base-TX half-duplex [011] = Reserved [100] = Reserved [101] = 10Base-T full-duplex [110] = 100Base-TX full-duplex [111] = Reserved | RO | 000 | |

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

| Address | Name | Description | Mode Note 4-1 | Default | |
|---------|--------------------------------|--|------------------|---------|--|
| 1F.15 | HP_MDIX | 1 = HP Auto MDI/MDI-X mode 0 = Microchip Auto MDI/MDI-X mode | RW | 1 | |
| 1F.14 | MDI/MDI-X Select | When Auto MDI/MDI-X is disabled, 1 = MDI-X mode Transmit on RXP,RXM (Pins 4, 3) and Receive on TXP,TXM (Pins 6, 5) 0 = MDI mode Transmit on TXP,TXM (Pins 6, 5) and Receive on RXP,RXM (Pins 4, 3) | RW | 0 | |
| 1F.13 | Pair Swap Dis- able | 1 = Disable Auto MDI/MDI-X 0 = Enable Auto MDI/MDI-X | RW | 0 | |
| 1F.12 | Reserved | Reserved | RW | 0 | |
| 1F.11 | Force Link | 1 = Force link pass 0 = Normal link operation This bit bypasses the control logic and allows the transmitter to send a pattern even if there is no link. | RW | 0 | |
| 1F.10 | Power Saving | 1 = Enable power saving 0 = Disable power saving | RW | 0 | |
| 1F.9 | Interrupt Level | 1 = Interrupt pin active high 0 = Interrupt pin active low | RW | 0 | |
| 1F.8 | Enable Jabber | 1 = Enable jabber counter 0 = Disable jabber counter | RW | 1 | |
| 1F.7 | RMII Reference Clock Select | 1 = For KSZ8081RNA, clock input to XI (Pin 8) is 50 MHz for RMII – 50 MHz clock mode. For KSZ8081RND, clock input to XI (Pin 8) is 25 MHz (driven clock only, not a crystal) for RMII – 25 MHz clock mode. 0 = For KSZ8081RNA, clock input to XI (Pin 8) is 25 MHz for RMII – 25 MHz clock mode. For KSZ8081RND, clock input to XI (Pin 8) is 50 MHz for RMII – 50 MHz clock mode. | RW | 0 | |
| 1F.6 | Reserved | Reserved | RW | 0 | |
| 1F.5:4 | LED Mode | [00] = LED0: Link/Activity [01] = LED0: Link [10], [11] = Reserved | RW | 00 | |
| 1F.3 | Disable Trans- mitter | 1 = Disable transmitter 0 = Enable transmitter | RW | 0 | |
| 1F.2 | Remote Loop- back | 1 = Remote (analog) loopback is enabled 0 = Normal mode | RW | 0 | |
| 1F.1 | Reserved | Reserved | RW | 0 | |
| 1F.0 | Disable Data Scrambling | 1 = Disable scrambler 0 = Enable scrambler | RW | 0 | |

TABLE 4-2: REGISTER DESCRIPTIONS (CONTINUED)

Note 4-1 RW = Read/Write; RO = Read Only; SC = Self-Cleared; LH = Latch High; LL = Latch Low.

5.0 OPERATIONAL CHARACTERISTICS

5.1 Absolute Maximum Ratings*

| –0.5V to +1.8V |
|-----------------|
| –0.5V to +5.0V |
| –0.5V to +5.0V |
| –0.5V to +5.0V |
| +260°C |
| –55°C to +150°C |
| |

*Exceeding the absolute maximum rating may damage the device. Stresses greater than the absolute maximum rating may cause permanent damage to the device. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

5.2 Operating Ratings**

| Supply Voltage | |
|---|--------------------|
| (V _{DDIO_3.3} , V _{DDA_3.3}) | +3.135V to +3.465V |
| (V _{DDIO_2.5}) | +2.375V to +2.625V |
| (V _{DDIO_1.8}) | +1.710V to +1.890V |
| Ambient Temperature | |
| (T _A Commercial) | 0°C to +70°C |
| (T _A Industrial) | –40°C to +85°C |
| Maximum Junction Temperature (T _J max.) | +125°C |
| Thermal Resistance (Θ_{JA}) | +47.84°C/W |
| Thermal Resistance (Θ_{JC}) | +14.71°C/W |
| **The device is not guaranteed to function outside its operating ratings. | |

Note: Do not drive input signals without power supplied to the device.

6.0 ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C$. Specification is for packaged product only.

| Parameters | Symbol | Min. | Тур. | Max. | Units | Note |
|---|--------------------------------|------------|----------|-----------|-------|--|
| Supply Current (V _{DDIO} , V _{DI} | _{DA 3.3} = 3.3V | /), Note 6 | 6-1 | • | | |
| 10BASE-T | I _{DD1_3.3V} | — | 41 | — | mA | Full-duplex traffic @ 100% utilization |
| 100BASE-TX | I _{DD2_3.3V} | _ | 47 | — | mA | Full-duplex traffic @ 100% utilization |
| EDPD Mode | I _{DD3_3.3V} | _ | 20 | _ | mA | Ethernet cable disconnected (Reg. 18h.11 = 0) |
| Power-Down Mode | I _{DD4_3.3V} | _ | 4 | _ | mA | Software power-down (Reg. 0h.11 = 1) |
| CMOS Level Inputs | | | | | | |
| | | 2.0 | — | _ | | V _{DDIO} = 3.3V |
| Input High Voltage | V _{IH} | 1.8 | | _ | V | V _{DDIO} = 2.5V |
| | | 1.3 | _ | — | | V _{DDIO} = 1.8V |
| | | — | — | 0.8 | | V _{DDIO} = 3.3V |
| Input Low Voltage | V _{IL} | — | — | 0.7 | V | V _{DDIO} = 2.5V |
| | | _ | _ | 0.5 | | V _{DDIO} = 1.8V |
| Input Current | I _{IN} | _ | | 10 | μA | V _{IN} = GND ~ V _{DDIO} |
| CMOS Level Outputs | | | | | | |
| | | 2.4 | | _ | | V _{DDIO} = 3.3V |
| Output High Voltage | V _{OH} | 2.0 | — | — | V | V _{DDIO} = 2.5V |
| | | 1.5 | — | — | | V _{DDIO} = 1.8V |
| | V _{OL} | — | _ | 0.4 | v | V _{DDIO} = 3.3V |
| Output Low Voltage | | _ | | 0.4 | | V _{DDIO} = 2.5V |
| | | _ | | 0.3 | | V _{DDIO} = 1.8V |
| Output Tri-State Leakage | I _{OZ} | _ | | 10 | μA | |
| LED Output | | | | | | |
| Output Drive Current | I _{LED} | _ | 8 | _ | mA | LED0 pin |
| All Pull-Up/Pull-Down Pins | (including | Strappin | g Pins) | | | |
| | | 30 | 45 | 73 | kΩ | V _{DDIO} = 3.3V |
| Internal Pull-Up Resistance | pu | 39 | 61 | 102 | kΩ | V _{DDIO} = 2.5V |
| | | 48 | 99 | 178 | kΩ | V _{DDIO} = 1.8V |
| | pd | 26 | 43 | 79 | kΩ | V _{DDIO} = 3.3V |
| Internal Pull-Down Resistance | | 34 | 59 | 113 | kΩ | V _{DDIO} = 2.5V |
| Resistance | | 53 | 99 | 200 | kΩ | V _{DDIO} = 1.8V |
| 100BASE-TX Transmit (me | asured diffe | rentially | after 1: | l transfo | rmer) | |
| Peak Differential Output Voltage | V _O | 0.95 | _ | 1.05 | V | 100Ω termination across differential output |
| Output Voltage Imbalance | V _{IMB} | _ | _ | 2 | % | 100Ω termination across differential output |
| Rise/Fall Time | t _r /t _f | 3 | — | 5 | ns | |
| Rise/Fall Time Imbalance | _ | 0 | _ | 0.5 | ns | |
| Duty Cycle Distortion | _ | — | — | ±0.25 | ns | |
| Overshoot | _ | — | — | 5 | % | |
| Output Jitter | _ | _ | 0.7 | _ | ns | Peak-to-peak |

TABLE 6-1: ELECTRICAL CHARACTERISTICS

| Parameters | Symbol | Min. | Тур. | Max. | Units | Note |
|---|--------------------------------|------------|------------|---------|-------|---|
| 10BASE-T Transmit (meas | ured differe | ntially af | ter 1:1 tr | ansform | er) | · |
| Peak Differential Output Voltage | V _P | 2.2 | _ | 2.8 | V | 100Ω termination across differential output |
| Jitter Added | _ | _ | _ | 3.5 | ns | Peak-to-peak |
| Rise/Fall Time | t _r /t _f | | 25 | | ns | — |
| 10BASE-T Receive | | | | | • | · |
| Squelch Threshold | V _{SQ} | _ | 400 | | mV | 5 MHz square wave |
| Transmitter - Drive Setting | | | | | • | · |
| Reference Voltage of I _{SET} | V _{SET} | | 0.65 | | V | R(I _{SET}) = 6.49 kΩ |
| REF_CLK Output | | | | | • | · |
| 50 MHz RMII Clock Output Jitter | — | _ | 300 | _ | ps | Peak-to-peak. Applies only to RMII 25 MHz Clock Mode. |
| 100 Mbps Mode - Industria | I Applicatio | ns Paran | neters | | | |
| Link Loss Reaction (Indication) Time | tıir | | 4.4 | | μs | Link loss detected at receive differential inputs to PHY signal indication time for each of the following: 1. For LED mode 01, Link LED outpu changes from low (link-up) to high (link-down). 2. INTRP pin asserts for link-down status change. |

TABLE 6-1: ELECTRICAL CHARACTERISTICS (CONTINUED)

ote 6-1 Current consumption is for the single 3.3V supply KSZ8081RNA/RND device only, and includes the transmit driver current and the 1.2V supply voltage (V_{DD_1.2}) that are supplied by the KSZ8081RNA/RND.

7.0 TIMING DIAGRAMS

7.1 RMII Timing

FIGURE 7-1: RMII TIMING - DATA RECEIVED FROM RMII




FIGURE 7-2: RMII TIMING - DATA INPUT TO RMII




TABLE 7-1:RMII TIMING PARAMETERS (25 MHZ INPUT TO XI PIN, 50 MHZ OUTPUT FROM
REF_CLK PIN)

| Parameter | Description | Min. | Тур. | Max. | Units |
|------------------|--------------|------|------|------|-------|
| t _{CYC} | Clock cycle | | 20 | | ns |
| t ₁ | Setup time | 4 | _ | _ | ns |
| t ₂ | Hold time | 2 | | | ns |
| t _{OD} | Output delay | 7 | 10 | 13 | ns |

TABLE 7-2: RMII TIMING PARAMETERS (50 MHZ INPUT TO XI PIN)

| Parameter | Description | Min. | Тур. | Max. | Units |
|------------------|--------------|------|------|------|-------|
| t _{CYC} | Clock cycle | — | 20 | — | ns |
| t ₁ | Setup time | 4 | — | — | ns |
| t ₂ | Hold time | 2 | — | — | ns |
| t _{OD} | Output delay | 8 | 11 | 13 | ns |

KSZ8081RNA/RND

7.2 Auto-Negotiation Timing




FIGURE 7-3: AUTO-NEGOTIATION FAST LINK PULSE (FLP) TIMING

TABLE 7-3: AUTO-NEGOTIATION FAST LINK PULSE TIMING PARAMETERS

| Parameter | Description | Min. | Тур. | Max. | Units |
|-------------------|---|------|------|------|-------|
| t _{BTB} | FLP burst to FLP burst | 8 | 16 | 24 | ms |
| t _{FLPW} | FLP burst width | — | 2 | — | ms |
| t _{PW} | Clock/Data pulse width | — | 100 | — | ns |
| t _{CTD} | Clock pulse to data pulse | 55.5 | 64 | 69.5 | μs |
| t _{CTC} | Clock pulse to clock pulse | 111 | 128 | 139 | μs |
| — | Number of clock/data pulses per FLP burst | 17 | _ | 33 | _ |

7.3 MDC/MDIO Timing




TABLE 7-4: MDC/MDIO TIMING PARAMETERS

| Parameter | Description | Min. | Тур. | Max. | Units |
|------------------|---|------|------|------|-------|
| fc | MDC Clock Frequency | _ | 2.5 | 10 | MHz |
| t _P | MDC period | _ | 400 | | ns |
| t _{MD1} | MDIO (PHY input) setup to rising edge of MDC | 10 | _ | _ | ns |
| t _{MD2} | MDIO (PHY input) hold from rising edge of MDC | 4 | _ | _ | ns |
| t _{MD3} | MDIO (PHY output) delay from rising edge of MDC | 5 | 222 | — | ns |

7.4 Power-Up/Reset Timing

The KSZ8081RNA/RND reset timing requirement is summarized in Figure 7-5 and Table 7-5.




FIGURE 7-5: POWER-UP/RESET TIMING

| TABLE 7-5: | POWER-UP/RESET TIMING PARAMETERS |
|------------|----------------------------------|
|------------|----------------------------------|

| Parameter | Description | Min. | Тур. | Max. | Units |
|-----------------|---|------|------|------|-------|
| t _{VR} | Supply voltage (V _{DDIO} , V _{DDA 3.3}) rise time | 300 | | _ | μs |
| t _{SR} | Stable supply voltage (V _{DDIO} , V _{DDA_3.3}) to reset high | 10 | — | — | ms |
| t _{CS} | Configuration setup time | 5 | _ | _ | ns |
| t _{CH} | Configuration hold time | 5 | — | — | ns |
| t _{RC} | Reset to strap-in pin output | 6 | _ | _ | ns |

The supply voltage (V_{DDIO} and $V_{DDA_{3.3}}$) power-up waveform should be monotonic. The 300 µs minimum rise time is from 10% to 90%.

For warm reset, the reset (RST#) pin should be asserted low for a minimum of 500 μ s. The strap-in pin values are read and updated at the de-assertion of reset.

After the de-assertion of reset, wait a minimum of 100 µs before starting programming on the MIIM (MDC/MDIO) interface.

8.0 RESET CIRCUIT

Figure 8-1 shows a reset circuit recommended for powering up the KSZ8081RNA/RND if reset is triggered by the power supply.





FIGURE 8-1: RECOMMENDED RESET CIRCUIT

Figure 8-2 shows a reset circuit recommended for applications where reset is driven by another device (for example, the CPU or an FPGA). The reset out RST_OUT_n from CPU/FPGA provides the warm reset after power up reset. D2 is used if using different V_{DDIO} between the switch and CPU/FPGA, otherwise, the different V_{DDIO} will fight each other. If different V_{DDIO} have to use in a special case, a low V_F (<0.3V) diode is required (for example, Vishay's BAT54, MSS1P2L and so on), or a level shifter device can be used too. If Ethernet device and CPU/FPGA use same V_{DDIO} voltage, D2 can be removed to connect both devices directly. Usually, Ethernet device and CPU/FPGA should use same V_{DDIO} voltage.

FIGURE 8-2: RECOMMENDED RESET CIRCUIT FOR CPU/FPGA RESET OUTPUT



9.0 REFERENCE CIRCUITS — LED STRAP-IN PINS

The pull-up, float, and pull-down reference circuits for the LED0/ANEN_SPEED strapping pin are shown in Figure 9-1 for 3.3V and 2.5V V_{DDIO} .




FIGURE 9-1: REFERENCE CIRCUITS FOR LED STRAPPING PINS

For 1.8V V_{DDIO}, LED indication support is not recommended due to the low voltage. Without the LED indicator, the ANEN_SPEED strapping pin is functional with a 4.7 k Ω pull-up to 1.8V V_{DDIO} or float for a value of '1', and with a 1.0 k Ω pull-down to ground for a value of '0'.

If using RJ45 jacks with integrated LEDs and 1.8V V_{DDIO} , a level shifting is required from LED 3.3V to 1.8V. For example, use a bipolar transistor or a level shift device.

10.0 REFERENCE CLOCK - CONNECTION AND SELECTION

A crystal or external clock source, such as an oscillator, is used to provide the reference clock for the KSZ8081RNA/ RND. For the KSZ8081RNA in RMII – 25 MHz clock mode, the reference clock is 25 MHz. The reference clock connections to XI (Pin 8) and XO (Pin 7), and the reference clock selection criteria, are provided in Figure 10-1 and Table 10-1.

If the KSZ8081RND is to be configured to RMII – 25 MHz clock mode, the reference clock is 25 MHz and it must be driven from an oscillator or other external source. The KSZ8081RND cannot be used with a crystal because the crystal drive circuit is disabled.

FIGURE 10-1: 25 MHZ CRYSTAL/OSCILLATOR REFERENCE CLOCK CONNECTION




TABLE 10-1: 25 MHZ CRYSTAL/REFERENCE CLOCK SELECTION CRITERIA

| Characteristics | Value |
|---------------------------------------|---------|
| Frequency | 25 MHz |
| Frequency Tolerance (max.); Note 10-1 | ±50 ppm |
| Crystal Series Resistance (typ.) | 40Ω |
| Crystal Load Capacitance (typ.) | 16 pF |

Note 10-1 ±60 ppm for overtemperature crystal.

For the KSZ8081RNA/RND in RMII – 50 MHz clock mode, the reference clock is 50 MHz. The reference clock connection to XI (Pin 8), and the reference clock selection criteria are provided in Figure 10-2 and Table 10-2.

FIGURE 10-2: 50 MHZ OSCILLATOR/REFERENCE CLOCK CONNECTION




TABLE 10-2: 50 MHZ OSCILLATOR/REFERENCE CLOCK SELECTION CRITERIA

| Characteristics | Value |
|----------------------------|---------|
| Frequency | 50 MHz |
| Frequency Tolerance (max.) | ±50 ppm |

11.0 MAGNETIC - CONNECTION AND SELECTION

A 1:1 isolation transformer is required at the line interface. Use one with integrated common-mode chokes for designs exceeding FCC requirements.

The KSZ8081RNA/RND incorporates voltage-mode transmit drivers and on-chip terminations.

With the voltage-mode implementation, the transmit drivers supply the common-mode voltages to the two differential pairs. Therefore, the two transformer center tap pins on the KSZ8081RNA/RND side should not be connected to any power supply source on the board; instead, the center tap pins should be separated from one another and connected through separate 0.1 μ F common-mode capacitors to ground. Separation of the two center taps facing the KSZ8081RNA/RND is required because the common-mode voltage is different between transmitting and receiving differential pairs.

Figure 11-1 shows the typical magnetic interface circuit for the KSZ8081RNA/RND.

FIGURE 11-1: TYPICAL MAGNETIC INTERFACE CIRCUIT




Table 11-1 lists recommended magnetic characteristics.

| Parameter | Value | Test Conditions |
|--------------------------------|-----------------------|-----------------------|
| Turns Ratio | 1 CT : 1 CT | _ |
| Open-Circuit Inductance (min.) | 350 µH | 100 mV, 100 kHz, 8 mA |
| Insertion Loss (max.) | –1.1 dB | 100 kHz to 100 MHz |
| HIPOT (min.) | 1500 V _{RMS} | _ |

Table 11-2 is a list of compatible single-port magnetics with separated transformer center tap pins on the PHY chip side that can be used with the KSZ8081RNA/RND.


| Manufacturer | Part Number | Temperature Range | Magnetic + RJ-45 |
|--------------|------------------|-------------------|------------------|
| Bel Fuse | S558-5999-U7 | 0°C to 70°C | No |
| Bel Fuse | SI-46001-F | 0°C to 70°C | Yes |
| Bel Fuse | SI-50170-F | 0°C to 70°C | Yes |
| Delta | LF8505 | 0°C to 70°C | No |
| HALO | HFJ11-2450E | 0°C to 70°C | Yes |
| HALO | TG110-E055N5 | -40°C to 85°C | No |
| LANKom | LF-H41S-1 | 0°C to 70°C | No |
| Pulse | H1102 | 0°C to 70°C | No |
| Pulse | H1260 | 0°C to 70°C | No |
| Pulse | HX1188 | -40°C to 85°C | No |
| Pulse | J00-0014 | 0°C to 70°C | Yes |
| Pulse | JX0011D21NL | -40°C to 85°C | Yes |
| TDK | TLA-6T718A | 0°C to 70°C | Yes |
| Transpower | HB726 | 0°C to 70°C | No |
| Wurth/Midcom | 000-7090-37R-LF1 | -40°C to 85°C | No |

TABLE 11-2: COMPATIBLE SINGLE-PORT 10/100 MAGNETICS

12.0 PACKAGE OUTLINE

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

FIGURE 12-1: 24-LEAD QFN 4 MM X 4 MM PACKAGE



APPENDIX A: DATA SHEET REVISION HISTORY

TABLE A-1: REVISION HISTORY

| Revision | Section/Figure/Entry | Correction |
|------------------------|--|--|
| DS00002199A (06-14-16) | _ | Converted Micrel data sheet KSZ8081RNA/RND to Microchip DS00002199A. Minor text changes throughout. |
| DS00002199B (04-22-19) | Section 6.0, Electrical Char- acteristics | Corrected the CMOS Level Inputs section and added CMOS Level Outputs section in the EC table from KSZ8081MLX (DS00002264B). |
| DS00002199C (07-27-20) | Table 2-1, Table 2-2 | Updated Pin 16 with new name and description. Added a new row for Pin 16, revised the paragraph above Table 2-2 to reflect PHYAD [2:0] from [1:0] and revised the name and description for Pin 16 in Table 2-1 and updated Figure 2-1. |
| DS00002199D (12-14-20) | Table 2-2 | Revised the paragraph above Table 2-2 to reflect PHYAD [2:0] from [1:0] and revised the description for Pin 15 and Pin 16 in Table 2-2. Also, revised the description of Register 17h - Operation Mode Strap Status in Table 4-2. Made some content changes in Section 3.4 "MII Management (MIIM) Interface". |
| DS00002199E (07-02-21) | Global | Updated data sheet metadata to reflect the correct contents of this document. |
| | Figure 1-1 | Updated figure to remove capacitor values. |
| | Table 2-1 | Updated description of Pins 8 and 16 to indicate RND crystal limitation. |
| | Section 3.0 | Updated 5th paragraph for clarity. |
| | Section 3.2.2.1 | Updated bullet pointed text to indicate RND crystal limitation. |
| DS00002199F (10-18-21) | Figure 3-2 | Updated figure to remove RND label and capacitor values. |
| | Table 4-2 | Added Bit 18.6 and added note to Bit 1F.7 for RND crystal limitation. |
| | Section 10.0 | Updated introductory text for RND crystal limitation. |
| | Figure 10-1 | Updated figure to remove capacitor values. |
| | Section 11.0 | Minor edits to introductory text for clarity. |

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | X X X X Interface Package Special Temperature Attribute | Examples: a) KSZ8081RNACA RMII Interface 24-pin QFN 25 MHz Input/50 MHz Output |
|--------------------|--|---|
| Device: | KSZ8081 | b) KSZ8081RNAIA RMII Interface |
| Interface: | R = RMII | 24-pin QFN 25 MHz Input/50 MHz Output Industrial Temperature |
| Package: | N = 24-pin QFN | c) KSZ8081RNDCA RMII Interface 24-pin QFN |
| Special Attribute: | A = 25 MHz Input/50 MHz Output Clocks D = 50 MHz Input Clock | 50 MHz Input Commercial Temperature d) KSZ8081RNDIA RMII Interface 24-pin QFN 50 MHz Input Industrial Temperature |
| Temperature: | CA = 0°C to +70°C (Commercial) IA = –40°C to +85°C (Industrial) | |

KSZ8081RNA/RND

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR- RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMA-TION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON- INFRINGEMENT, MERCHANTABILITY, AND FIT-NESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI- RECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-5224-9099-9

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

> **Germany - Rosenheim** Tel: 49-8031-354-560

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Ethernet ICs category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

EZFM6324A S LKA5 EZFM6364A S LKA7 12200BS23MM EZFM5224A S LKA3 VSC8522XJQ-02 WGI219LM SLKJ3 JL82599EN S R1ZS EZFM6348A S LKA6 WGI219V SLKJ5 BCM84793A1KFSBG BCM56680B1KFSBLG BCM53402A0KFSBG BCM56960B1KFSBG EZX557AT2 S LKVX BCM56842A1KFTBG BCM56450B1KFSBG EZX557AT S LKW4 RTL8153-VC-CG CH395L BCM56864A1IFSBG WGI219LM SLKJ2 KSZ8462FHLI KSZ8841-16MVLI KSZ9897STXC KSZ8842-16MVLI KSZ8893MQL VSC8244XHG ADIN2111BCPZ FIDO2100BGA128IR0 FIDO5210BBCZ FIDO5200CBCZ ADIN1110BCPZ ADIN1110CCPZ ADIN1100BCPZ ADIN1110CCPZ-R7 ADIN1100CCPZ-R7 DM9000EP DM9161AEP HG82567LM S LAVY LAN9210-ABZJ LAN9221-ABZJ LAN9221I-ABZJ LAN9211-ABZJ EZFM4105F897C S LKAM EZFM4224F1433E S LKAD EZFM4224F1433I S LKAE FBFM2112F897C S LJLS JL82576GB S LJBM JL82576NS S LJBP RC82545GM 855561