

# 3.3V Single Power Supply 10/100 Base-TX/FX MII Physical Layer Transceiver

#### **Features**

- Single Chip 100BASE-TX/100BASE-FX/ 10BASE-T Physical Layer Solution
- 2.5V CMOS Design; 2.5/3.3V Tolerance on I/O
- 3.3V Single Power Supply with Built-In Voltage Regulator; Power Consumption <340 mW (Including Output Driver Current)
- Fully Compliant to IEEE 802.3u Standard
- Supports MII and Reduced MII (RMII)
- Supports 10BASE-T, 100BASE-TX, and 100BASE-FX with Far-End Fault Detection
- · Supports Power Down and Power Saving Modes
- Configurable Through MII Serial Management Ports or via External Control Pin
- Supports Auto-Negotiation and Manual Selection for 10/100 Mbps Speed and Full-Duplex/Half-Duplex Modes

- On-Chip, Built-In, Analog Front-End Filtering for Both 100BASE-TX and 10BASE-T
- LED Outputs for Link, Activity, Full-Duplex/Half-Duplex, Collision, and Speed
- Supports Back-to-Back, FX to TX for Media Converter Applications
- Supports MDI/MDI-X Auto-Crossover
- KSZ8721BL is a Drop-In Replacement for the KSZ8721BT in the Same Footprint
- KSZ8721SL is a Drop-In Replacement for the KSZ8721B in the Same Footprint
- Commercial Temperature Range: 0°C to +70°C
- Industrial Temperature Range: -40°C to +85°C
- · Available in 48-pin SSOP and LQFP Packages

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

## **Table of Contents**

1.0 Introduction	4
2.0 Pin Description and Configuration	5
3.0 Functional Description	
4.0 Register Map	19
5.0 Operational Characteristics	25
6.0 Electrical Characteristics	
7.0 Timing Specifications	28
8.0 Packaging Information	36
Appendix A: Data Sheet Revision History	39
The Microchip Web Site	40
Customer Change Notification Service	40
Customer Support	40
Product Identification System	

#### 1.0 INTRODUCTION

#### 1.1 General Description

Operating with a 2.5V core to meet low-voltage and low-power requirements, the KSZ8721BL and KSZ8721SL are 10BASE-T/100BASE-TX/FX Physical Layer Transceivers that use MII and RMII interfaces to transmit and receive data. They contain 10BASE-T Physical Medium Attachment (PMA), Physical Medium Dependent (PMD), and Physical Coding Sub-layer (PCS) functions. The KSZ8721BL/SL also have on-chip 10BASE-T output filtering. This eliminates the need for external filters and allows a single set of line magnetics to be used to meet requirements for both 100BASE-TX and 10BASE-T.

The KSZ8721BL/SL automatically configure themselves for 100 or 10Mbps and full-duplex or half-duplex operation, using an on-chip auto-negotiation algorithm. They are the ideal physical layer transceiver for 100BASE-TX/10BASE-T applications.

4B/5B Encoder NRZ/NRZI Scrambler - TXD3 10/100 MLT3 Encoder Parallel/Serial TX+ ◀ TXD2 Transmitter Pulse TX-TXD1 Shaper TXD0 Parallel/Serial - TXER Manchester Encoder **◆**▶TXC - TXEN MII/RMII Adaptive EQ ► CRS Registers RX+ Base Line 4B/5B Decoder ► COL and Clock → MDIO Wander Correction Descrambler Controller Recovery - MDC RX-Serial/Parallel MLT3 Decoder Interface **→** RXD3 NRZI/NRZ ► RXD2 → RXD1 Auto → RXD0 Negotiation ► RXER → RXDV Manchester Decoder 10BASE-T ► RXC Receiver Serial/Parallel Power ► LINK Down or Saving LED COL ΧI Driver **→** FDX PLL XO◀ **►** SPD **PWRDWN** 

FIGURE 1-1: KSZ8721BL/SL FUNCTIONAL DIAGRAM

#### 2.0 PIN DESCRIPTION AND CONFIGURATION

FIGURE 2-1: 48-PIN SSOP (SM) AND 48-PIN LQFP (LQ) (TOP VIEW)




TABLE 2-1: PIN DESCRIPTION

Pin Number	Pin Name	Type (Note 2-1)	Description
1	MDIO	I/O	Management Independent Interface (MII) Data I/O. This pin requires an external 4.7 kΩ pull-up resistor.
2	MDC	1	MII Clock Input. This pin is synchronous to the MDIO.
3	RXD3/PHYAD	IPD/O	MII Receive Data Output. RXD [30], these bits are synchronous with RXCLK. When RXDV is asserted, RXD [30] presents valid data to MAC through the MII. RXD [30] is invalid when RXDV is de-asserted.  During reset, the pull-up/pull-down value is latched as PHYADDR [1]. See Table 2-2 for details.
4	RXD2/PHYAD2	IPD/O	MII Receive Data Output. During reset, the pull-up/pull-down value is latched as PHY-ADDR[2]. See Table 2-2 for details.
5	RXD1/PHYAD1	IPD/O	MII Receive Data Output. During reset, the pull-up/pull-down value is latched as PHY-ADDR[3]. See Table 2-2 for details.
6	RXD0/PHYAD4	IPD/O	MII Receive Data Output. During reset, the pull-up/pull-down value is latched as PHY-ADDR[4]. See Table 2-2 for details.
7	VDDIO	Р	Digital IO 2.5 /3.3V tolerant power supply. 3.3V power Input of voltage regulator. See Section 3.23 "Circuit Design Reference for Power Supply" for details.
8	GND	GND	Ground.
9	RXDV/CRSDV/ PCS_LPBK	IPD/O	MII Receive Data Valid Output. During reset, the pull-up/pull-down value is latched as PCS_LPBK. See Table 2-2 for details.
10	RXC	0	MII Receive Clock Output. Operating at 25 MHz = 100 Mbps, 2.5 MHz = 10 Mbps.
11	RXER/ISO	IPD/O	MII Receive Error Output. During reset, the pull-up/pull-down value is latched as ISOLATE during reset. See Table 2-2 for details.
12	GND	GND	Ground.
13	VDDC	Р	Digital core 2.5V only power supply. See Section 3.23 "Circuit Design Reference for Power Supply" for details.
14	TXER	IPD	MII Transmit Error Input.
15	TXC/REFCLK	I/O	MII Transmit Clock Output. Input for crystal or an external 50 MHz clock. When REFCLK pin is used for REF clock interface, pull up XI to VDDPLL 2.5V via 10 k $\Omega$ resistor and leave XO pin unconnected.
16	TXEN	IPD	MII Transmit Enable Input.
17	TXD0	IPD	MII Transmit Data Input.
18	TXD1	IPD	MII Transmit Data Input.

TABLE 2-1: PIN DESCRIPTION (CONTINUED)

19	Pin Number	Pin Name	Type (Note 2-1)	Description	Description			
COL/RMII   IPD/O   During reset, the pull-up/pull-down value is latched as RMII select. See Table 2-2 for details.	19	TXD2	IPD	MII Transmit Data	MII Transmit Data Input.			
COL/RMII   IPD/O   During reset, the pull-up/pull-down value is latched as RMII select. See Table 2-2 for details.	20	TXD3	IPD	MII Transmit Data	Input.			
22   CRS/RMII_BTB   IPD/O   During reset, the pull-up/pull-down value is latched as RMII back-to-back mode when RMII mode is selected. See Table 2-2 for details.    23   GND   GND   Ground.	21	COL/RMII	IPD/O	During reset, the p	oull-up/pull-down v	alue is latched as RMII select.		
Digital IO 2.5/3.3V tolerant power supply, 3.3V power input of voltage regulator. See Section 3.23, Circuit Design Reference for Power Supply for details.    See Section 3.23, Circuit Design Reference for Power Supply for details.	22	CRS/RMII_BTB	IPD/O	During reset, the particle to-back mode whe	oull-up/pull-down v			
24 VDDIO P age regulator. See Section 3.23, Circuit Design Reference for Power Supply for details.  25 INT#/PHYADO IPU/O Register 1f, bit 9. During reset, latched as PHYAD[0]. See Table 2-2 for details.  26 LED0/TEST IPU/O IPU/O Link/Activity LED Output. The external pull-down enable test mode and only used for the factory test. Active low.  26 LED0/TEST IPU/O INC. Pin State LED Definition PHYADO No Link H Off Link L On Act — Toggle  27 LED1/SPD100/ nFEF  28 IPU/O	23	GND	GND	Ground.				
25 INT#/PHYADO IPU/O Register 1f, bit 9. During reset, latched as PHYAD[0]. See Table 2-2 for details.  Link/Activity LED Output. The external pull-down enable test mode and only used for the factory test. Active low.  Link/Act Pin State LED Definition PHYADO  No Link H Off  Link L On  Act — Toggle  Speed LED Output. Latched as SPEED (Register 0, bit 13) during power-up/ reset. See Table 2-2 for details. Active low.  Speed Pin State LED Definition  10BT H Off  100BT L On  Full-duplex LED Output. Latched as DUPLEX (register 0h, bit 8) during power-up/ reset. See "Table 2-2 for details. Active low.  1PU/O Duplex Pin State LED Definition  Half H Off  Full L On  Collision LED Output. Latched as ANEG_EN (register 0h, bit 12) during power-up/ reset. See Table 2-2 for details.  Collision Pin State LED Definition  No Collision H Off	24	VDDIO	Р	age regulator. See	Section 3.23, Cir			
LED0/TEST   IPU/O   Link/Act   Pin State   LED Definition PHYAD0	25	INT#/PHYAD0	IPU/O	Register 1f, bit 9.				
PU/O   No Link		LED0/TEST						
Link			IPU/O	Link/Act	Pin State	LED Definition PHYAD0		
Act — Toggle  Speed LED Output. Latched as SPEED (Register 0, bit 13) during power-up/ reset. See Table 2-2 for details. Active low.  Speed Pin State LED Definition  10BT H Off  100BT L On  Full-duplex LED Output. Latched as DUPLEX (register 0h, bit 8) during power-up/ reset. See "Table 2-2 for details. Active low.  Duplex Pin State LED Definition  Half H Off  Full L On  Collision LED Output. Latched as ANEG_EN (register 0h, bit 12) during power-up/ reset. See Table 2-2 for details.  Collision Pin State LED Definition  No Collision H Off	26			No Link	Н	Off		
Speed LED Output. Latched as SPEED (Register 0, bit 13) during power-up/ reset. See Table 2-2 for details. Active low.  Speed Pin State LED Definition  10BT H Off  100BT L On  Full-duplex LED Output. Latched as DUPLEX (register 0h, bit 8) during power-up/ reset. See "Table 2-2 for details. Active low.  Duplex Pin State LED Definition  Half H Off  Full L On  Collision LED Output. Latched as ANEG_EN (register 0h, bit 12) during power-up/ reset. See Table 2-2 for details.  Collision Pin State LED Definition  No Collision H Off				Link	L	On		
Duplex   LED Definition   Pull   Pu				Act	_	Toggle		
10BT H Off 100BT L On  Full-duplex LED Output. Latched as DUPLEX (register 0h, bit 8) during power-up/ reset. See "Table 2-2 for details. Active low.  Duplex Pin State LED Definition  Half H Off Full L On  Collision LED Output. Latched as ANEG_EN (register 0h, bit 12) during power-up/ reset. See Table 2-2 for details.  Collision Pin State LED Definition  No Collision H Off								
10BT H Off 100BT L On  Full-duplex LED Output. Latched as DUPLEX (register 0h, bit 8) during power-up/ reset. See "Table 2-2 for details. Active low.  Duplex Pin State LED Definition  Half H Off  Full L On  Collision LED Output. Latched as ANEG_EN (register 0h, bit 12) during power-up/ reset. See Table 2-2 for details.  Collision Pin State LED Definition  No Collision H Off	27		IPU/O	Speed	Pin State	LED Definition		
Full-duplex LED Output. Latched as DUPLEX (register 0h, bit 8) during power-up/ reset. See "Table 2-2 for details. Active low.  Duplex Pin State LED Definition  Half H Off  Full L On  Collision LED Output. Latched as ANEG_EN (register 0h, bit 12) during power-up/ reset. See Table 2-2 for details.  Pin State LED Definition  Collision LED Output. Latched as ANEG_EN (register 0h, bit 12) during power-up/ reset. See Table 2-2 for details.  Collision Pin State LED Definition  No Collision H Off		NFEF		10BT	Н	Off		
during power-up/ reset. See "Table 2-2 for details. Active low.    Duplex   Pin State   LED Definition				100BT	L	On		
Half H Off  Full L On  Collision LED Output. Latched as ANEG_EN (register 0h, bit 12) during power-up/ reset. See Table 2-2 for details.  Collision Pin State LED Definition  No Collision H Off								
Full L On  Collision LED Output. Latched as ANEG_EN (register 0h, bit 12) during power-up/ reset. See Table 2-2 for details.  Collision Pin State LED Definition  No Collision H Off	28	LED2	IPU/O	Duplex	Pin State	LED Definition		
Collision LED Output. Latched as ANEG_EN (register 0h, bit 12) during power-up/ reset. See Table 2-2 for details.  Collision Pin State LED Definition  No Collision H Off				Half	Н	Off		
during power-up/ reset. See Table 2-2 for details.  Collision Pin State LED Definition  No Collision H Off				Full	L	On		
No Collision H Off								
	29	LED3/NWAYEN	IPU/O	Collision	Pin State	LED Definition		
Collision L On				No Collision	Н	Off		
				Collision	L	On		

TABLE 2-1: PIN DESCRIPTION (CONTINUED)

Pin Number	Pin Name	Type (Note 2-1)	Description
30	PD#	IPU	Power Down. 1 = Normal operation, 0 = Power-down. Active low.
31	VDDRX	Р	Analog 2.5V power supply. See Section 3.23 "Circuit Design Reference for Power Supply" section for details.
32	RX-	I	Receive Input. Differential receive input pins for 100FX, 100BASE-TX, or 10BASE-T.
33	RX+	I	Receive Input: Differential receive input pin for 100FX, 100BASE-TX, or 10BASE-T.
34	FXSD/ FXEN	IPD/O	Fiber Mode Enable/Signal Detect in Fiber Mode. If FXEN = 0, FX mode is disable. The default is "0". See <b>Section 3.21 "100BT FX Mode"</b> for more details.
35	GND	GND	Ground.
36	GND	GND	Ground.
37	REXT	I	External resistor (6.49 kW) connects to REXT and GND.
38	VDDRCV	Р	Analog 2.5V power supply. 2.5V power output of voltage regulator. See Section 3.23 "Circuit Design Reference for Power Supply" for details.
39	GND	GND	Ground.
40	TX-	0	Transmit Outputs: Differential transmit output for 100FX, 100BASE-TX, or 10BASE-T.
41	TX+	0	Transmit Outputs: Differential transmit output for 100FX, 100BASE-TX, or 10BASE-T.
42	VDDTX	Р	Transmitter 2.5V power supply. See Section 3.23 "Circuit Design Reference for Power Supply" for details.
43	GND	GND	Ground.
44	GND	GND	Ground.
45	хо	0	XTAL feedback: Used with XI for Xtal application.
46	XI	I	Crystal Oscillator Input: Input for a crystal or an external 25 MHz clock. If an oscillator is used, XI connects to a 3.3V tolerant oscillator, and X2 is a no-connect.
47	VDDPLL	Р	Analog PLL 2.5V power supply. See Section 3.23 "Circuit Design Reference for Power Supply" for details.
48	RST#	IPU	Chip Reset. Active low, minimum of 50 µs pulse is required.

Note 2-1 P = Power supply;

GND = Ground;

I = Input; O = Output; I/O = Bi-directional;

IPU/O = Input with internal pull-up during power-up/reset; output pin otherwise.

IPU = Input with internal pull-up.

IPD = Input with internal pull-down.

IPD/O = Input with internal pull-down during reset; output pin otherwise.

IPU/O = Input with internal pull-up during reset; output pin otherwise.

Note 2-2 Speed: Low (100BASE-TX), High (10BASE-T)

Full-Duplex: Low (full-duplex), High (half-duplex)

Act: Toggle (transmit / receive activity)

Link: Low (link), High (no link)

TABLE 2-2: STRAPPING OPTIONS (Note 2-1)

Pin Number	Pin Name	Type (Note 2-2)	Pin Function
6, 5, 4, 3	PHYAD[4:1]/ RXD[0:3]	IPD/O	PHY Address latched at power-up/reset. The default PHY address is 00001.
25	PHYAD0/ INT#	IPU/O	Enables PCS_LPBK mode at power-up/reset. PD (default) = Disable, PU = Enable.
9 (Note 2-3)	PCS_LPBK/ RXDV	IPD/O	Enables ISOLATE mode at power-up/reset. PD (default) = Disable, PU = Enable.
11 (Note 2-3)	ISO/RXER	IPD/O	Enables RMII mode at power-up/reset. PD (default) = Disable, PU = Enable.
21 (Note 2-3)	RMII/COL	IPD/O	Enable RMII back-to-back mode at power-up/reset. PD (default) = Disable, PU = Enable.
22 (Note 2-3)	RMII_BTB CRS	IPD/O	Enable RMII back-to-back mode at power-up/reset. PD (default) = Disable, PU = Enable.
27	SPD100/ No FEF/	IPU/O	Latched into Register 0h bit 13 during power-up/reset. PD = 10Mbps, PU (default) = 100Mbps. If SPD100 is asserted during power-up/reset, this pin is also latched as LED1 the Speed Support in register 4h. (If FXEN is pulled up, the latched value 0 means no Far_End _Fault.)
28	DUPLEX/ LED2	IPU/O	Latched into Register 0h bit 8 during power-up/reset. PD = Half-duplex, PU (default) = Full-duplex. If Duplex is pulled up during reset, this pin is also latched as the Duplex support in register 4h.
29	NWAYEN/ LED3	IPU/O	Nway (auto-negotiation) Enable. Latched into Register 0h bit 12 during power-up/reset. PD = Disable Auto-Negotiation, PU (default) = Enable Auto-Negotiation.
30	PD#	IPU	Power-Down Enable. PU (default) = Normal operation, PD = Power-Down mode.

Note 2-1 Strap-in is latched during power-up or reset.

**Note 2-2** IPU = Input with internal pull-up.

IPD/O = Input with internal pull-down during reset; output pin otherwise.

IPU/O = Input with internal pull-up during reset; output pin otherwise.

See "Reference Circuit" section for pull-up/pull-down and float information.

Note 2-3 Some devices may drive MII pins that are designated as output (PHY) on power-up, resulting in incorrect strapping values latched at reset. It is recommended that an external pull-down via  $1 \text{ k}\Omega$  resistor be used in these applications to augment the KSZ8721's internal pull-down

#### 3.0 FUNCTIONAL DESCRIPTION

#### 3.1 100BASE-TX transmit

The 100BASE-TX transmit function performs parallel to serial conversion, NRZ-to-NRZI conversion, and MLT-3 encoding and transmission. The circuitry starts with a parallel to serial conversion that converts the 25 MHz, 4-bit nibbles into a 125 MHz serial bit stream. The incoming data is clocked in at the positive edge of the TXC signal. The serialized data is further converted from NRZ to NRZI format, and then transmitted in MLT3 current output. The output current is set by an external 1% 6.49 k $\Omega$  resistor for the 1:1 transformer ratio. Its typical rise/fall time of 4 ns complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10BASE-T output driver is also incorporated into the 100BASE-TX driver.

#### 3.2 100BASE-TX Receive

The 100BASE-TX receive function performs adaptive equalization, DC restoration, MLT-3 to NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, and serial-to-parallel conversion. The receiving side starts with the equalization filter to compensate inter-symbol interference (ISI) over the twisted pair cable. Because the amplitude loss and phase distortion are a function of the length of the cable, the equalizer has to adjust its characteristic to optimize performance. In this design, the variable equalizer will make an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, then tunes itself for optimization. This is an ongoing process and can self-adjust for environmental changes such as temperature variations.

The equalized signal then goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effects of base line wander and improve dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125 MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. Finally, the NRZ serial data is converted to 4-bit parallel 4B nibbles. A synchronized 25 MHz RXC is generated so that the 4B nibbles are clocked out at the negative edge of RCK25 and is valid for the receiver at the positive edge. When no valid data is present, the clock recovery circuit is locked to the 25 MHz reference clock and both TXC and RXC clocks continue to run.

#### 3.3 PLL Clock Synthesizer

The KSZ8721BL/SL generates 125 MHz, 25 MHz, and 20 MHz clocks for system timing. An internal crystal oscillator circuit provides the reference clock for the synthesizer.

#### 3.4 Scrambler/De-scrambler (100BASE-TX Only)

The purpose of the scrambler is to spread the power spectrum of the signal in order to reduce electromagnetic interference (EMI) and baseline wander.

#### 3.5 10BASE-T Transmit

When TXEN (transmit enable) goes high, data encoding and transmission begins. The KSZ8721BL/SL continues to encode and transmit data as long as TXEN remains high. The data transmission ends when TXEN goes low. The last transition occurs at the boundary of the bit cell if the last bit is zero, or at the center of the bit cell if the last bit is one. The output driver is incorporated into the 100BASE-T driver to allow transmission with the same magnetics. They are internally wave-shaped and pre-emphasized into outputs with typical 2.5V amplitude. The harmonic contents are at least 27dB below the fundamental when driven by all-ones, Manchester-encoded signal.

#### 3.6 10BASE-T Receive

On the receive side, input buffer and level detecting squelch circuits are employed. A differential input receiver circuit and a PLL performs the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 300 mV or with short pulse widths in order to prevent noise at the RX+ or RX- input from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ8721BL/SL decodes a data frame. This activates the carrier sense (CRS) and RXDV signals and makes the receive data (RXD) available. The receive clock is maintained active during idle periods in between data reception.

#### 3.7 SQE and Jabber Function (10BASE-T Only)

In 10BASE-T operation, a short pulse is put out on the COL pin after each packet is transmitted. This is required as a test of the 10BASE-T transmit/receive path and is called an SQE test. The 10BASE-T transmitter is disabled and COL goes high if TXEN is high for more than 20 ms (jabbering). If TXEN then goes low for more than 250 ms, the 10BASE-T transmitter is re-enabled and COL goes low.

#### 3.8 Auto-Negotiation

The KSZ8721BL/SL performs auto-negotiation by hardware strapping option (pin 29) or software (Register 0.12). It automatically chooses its mode of operation by advertising its abilities and comparing them with those received from its link partner whenever auto-negotiation is enabled. It can also be configured to advertise 100BASE-TX or 10BASE-T in either full-duplex or half-duplex mode (please refer to ). Auto-negotiation is disabled in the FX mode.

During auto-negotiation, the contents of Register 4, coded in fast link pulse (FLP), are sent to its link partner under the conditions of power-on, link-loss, or restart. At the same time, the KSZ8721BL/SL monitors incoming data to determine its mode of operation. The parallel detection circuit is enabled as soon as either 10BASE-T normal link pulse (NLP) or 100BASE-TX idle is detected. The operation mode is configured based on the following priority:

- Priority 1: 100BASE-TX, full-duplex
- · Priority 2: 100BASE-TX, full-duplex
- · Priority 3: 100BASE-TX, full-duplex
- Priority 4: 10BASE-T, half-duplex

When the KSZ8721BL/SL receives a burst of FLP from its link partner with three identical link code words (ignoring acknowledge bit), it will store these code words in Register 5 and wait for the next three identical code words. Once the KSZ8721BL/SL detects the second code words, it then configures itself according to the above-mentioned priority. In addition, the KSZ8721BL/SL also checks for 100BASE-TX idle or 10BASE-T NLP symbols. If either is detected, the KSZ8721BL/SL automatically configures to match the detected operating speed.

- A physical connection including a data line (MDIO), a clock line (MDC), and an optional interrupt line (INTRPT).
- A specific protocol that runs across the above mentioned physical connection that allows one controller to communicate with multiple KSZ8721BL/SL devices. Each KSZ8721BL/SL is assigned an MII address between 0 and 31 by the PHYAD inputs.
- An internal addressable set of fourteen 16-bit MDIO registers. Registers [0:6] are required and their functions are specified by the IEEE 802.3 specifications. Additional registers are provided for expanded functionality.

The INTPRT pin functions as a management data interrupt in the MII. An active low or high in this pin indicates a status change on the KSZ8721BL/SL based on 1fh.9 level control. Register bits at 1bh[15:8] are the interrupt enable bits. Register bits at 1bh[7:0] are the interrupt condition bits. This interrupt is cleared by reading Register 1bh.

#### 3.9 MII Data Interface

The data interface consists of separate channels for transmitting data from a 10/100 802.3-compliant Media Access Controller (MAC) to the KSZ8721BL/SL, and for receiving data from the line. Normal data transmission is implemented in 4B nibble mode (4-bit wide nibbles).

#### 3.9.1 TRANSMIT CLOCK (TXC)

The transmit clock is normally generated by the KSZ8721BL/SL from an external 25 MHz reference source at the X1 input. The transmit data and control signals must always be synchronized to the TXC by the MAC. The KSZ8721BL/SL normally samples these signals on the rising edge of the TXC.

#### 3.9.2 RECEIVE CLOCK (RXC)

For 100BASE-TX links, the receive clock is continuously recovered from the line. If the link goes down, and auto-negotiation is disabled, the receive clock operates off the master input clock (X1 or TXC). For 10BASE-T links, the receive clock is recovered from the line while carrier is active, and operates from the master input clock when the line is idle. The KSZ8721BL/SL synchronizes the receive data and control signals on the falling edge of RXC in order to stabilize the signals at the rising edge of the clock with 10 ns setup and hold times.

#### 3.9.3 TRANSMIT ENABLE

The MAC must assert TXEN at the same time as the first nibble of the preamble, and deassert TXEN after the last bit of the packet.

#### 3.9.4 RECEIVE DATA VALID

The KSZ8721BL/SL asserts RXDV when it receives a valid packet. Line operating speed and MII mode will determine timing changes in the following way:

- For 100BASE-TX links with the MII in 4B mode, RXDV is asserted from the first nibble of the preamble to the last nibble of the data packet.
- For 10BASE-T links, the entire preamble is truncated. RXDV is asserted with the first nibble of the SFD "5D" and remains asserted until the end of the packet.

#### 3.9.5 ERROR SIGNALS

Whenever the KSZ8721BL/SL receives an error symbol from the network, it asserts RXER and drives "1110" (4B) on the RXD pins. When the MAC asserts TXER, the KSZ8721BL/SL will drive "H" symbols (a Transmit Error defined in the IEEE 802.3 4B/5B code group) out on the line to force signaling errors.

#### 3.9.6 CARRIER SENSE (CRS)

For 100BASE-TX links, a start-of-stream delimiter, or /J/K symbol pair causes assertion of Carrier Sense (CRS). An end-of-stream delimiter, or /T/R symbol pair, causes deassertion of CRS. The PMA layer will also de-assert CRS if IDLE symbols are received without /T/R, yet in this case RXER will be asserted for one clock cycle when CRS is deasserted. For 10BASE-T links, CRS assertion is based on reception of valid preamble, and deassertion on reception of an end-of-frame (EOF) marker.

#### 3.9.7 COLLISION

Whenever the line state is half-duplex and the transmitter and receiver are active at the same time, the KSZ8721BL/SL asserts its collision signal, which is asynchronous to any clock.

#### 3.10 RMII (Reduced MII) Data Interface

RMII interface specifies a low pin count, Reduced Media Independent Interface (RMII) intended for use between Ethernet PHYs and Switch or Repeater ASICs. It is fully compliant with IEEE 802.3u [2].

This interface has the following characteristics:

- It is capable of supporting 10 Mbps and 100 Mbps data rates.
- A single clock reference is sourced from the MAC to PHY (or from an external source).
- · It provides independent 2-bit wide (di-bit) transmit and receive data paths.
- It uses TTL signal levels compatible with common digital CMOS ASIC processes.

TABLE 3-1: RMII SIGNAL DEFINITION

Signal Name	Direction (w/respect to the PHY)	Direction (w/respect to the MAC)	Use
REF_CLK	Input	Input or Output	Synchronous clock reference for receive, transmit and control interface
CRS_DV	Output	Input	Carrier Sense/Receive Data Valid
RXD[1:0]	Output	Input	Receive Data
TX_EN	Input	Output	Transmit Enable
TXD[1:0]	Input	Output	Transmit Data
RX_ER	Output	Input	Receive Error

#### 3.11 Reference Clock (REF CLK)

REF\_CLK is a continuous 50 MHz clock that provides the timing reference for CRS\_DV, RXD[1:0], TX\_EN, TXD[1:0], and RX\_E. REF\_CLK is sourced by the MAC or an external source. Switch implementations may choose to provide REF\_CLK as an input or an output depending on whether they provide a REF\_CLK output or rely on an external clock distribution device. Each PHY device must have an input corresponding to this clock but may use a single clock input for multiple PHYs implemented on a single IC.

#### 3.12 Carrier Sense/Receive Data Valid (CRS\_DV)

CRS\_DV is asserted asynchronously on detection of carrier due to the criteria relevant to the operating mode. That is, in 10BASE-T mode, when squelch is passed or in 100BASE-X mode when two noncontiguous zeroes in 10 bits are detected, the carrier is detected.

Loss-of-carrier results in the deassertion of CRS\_DV synchronous to REF\_CLK. As carrier criteria are met, CRS\_DV remains continuously asserted from the first recovered di-bit of the frame through the final recovered di-bit and is negated prior to the first REF\_CLK that follows the final di-bit.

The data on RXD[1:0] is considered valid once CRS\_DV is asserted. However, because the assertion of CRS\_DV is asynchronous relative to REF\_CLK, the data on RXD[1:0] remains as "00" until proper receive signal decoding takes place (see Section 3.13, Receive Data [1:0] (RXD[1:0])).

#### 3.13 Receive Data [1:0] (RXD[1:0])

RXD[1:0] transitions synchronously to REF\_CLK. For each clock period in which CRS\_DV is asserted, RXD[1:0] transfers two bits of recovered data from the PHY. In some cases (e.g., before data recovery or during error conditions), a predetermined value for RXD[1:0] is transferred instead of recovered data. RXD[1:0] remains as "00" to indicate idle when CRS\_DV is deasserted. Values of RXD[1:0] other than "00" when CRS\_DV is deasserted are reserved for out-of-band signaling (to be defined). Values other than "00" on RXD[1:0] while CRS\_DV is deasserted are ignored by the MAC/repeater. Upon assertion of CRS\_DV, the PHY ensures that RXD[1:0]=00 until proper receive decoding takes place.

#### 3.14 Transmit Enable (TX\_EN)

Transmit Enable TX\_EN indicates that the MAC is presenting di-bits on TXD[1:0] on the RMII for transmission. TX\_EN is asserted synchronously with the first nibble of the preamble and remains asserted while all transmitted di-bits are presented to the RMII. TX\_EN is negated prior to the first REF\_CLK following the final di-bit of a frame. TX\_EN transitions synchronously with respect to REF\_CLK.

#### 3.15 Transmit Data [1:0] (TXD[1:0])

Transmit Data TXD[1:0] transitions synchronously with respect to REF\_CLK. When TX\_EN is asserted, TXD[1:0] are accepted for transmission by the PHY. TXD[1:0] remains as "00" to indicate idle when TX\_EN is deasserted. Values of TXD[1:0] other than "00" when TX\_EN is deasserted are reserved for out-of-band signaling (to be defined). Values other than "00" on TXD[1:0] while TX\_EN is deasserted are ignored by the PHY.

#### 3.16 Collision Detection

Because the definition of CRS\_DV and TX\_EN both contain an accurate indication of the start of frame, the MAC reliably regenerates the COL signal of the MII by ANDing TX\_EN and CRS\_DV.

During the IPG time following the successful transmission of a frame, the COL signal is asserted by some transceivers as a self-test. The Signal Quality Error (SQE) function is not supported by the reduced MII due to the lack of the COL signal. Historically, SQE was present to indicate that a transceiver located physically remote from the MAC was functioning. Because the reduced MII only supports chip-to-chip connections on a PCB, SQE functionality is not required.

#### 3.17 RX\_ER

The PHY provides RX\_ER as an output according to the rules specified in IEEE 802.3u [2] (see Clause 24, Figure 24-11– Receive State Diagram). RX\_ER is asserted for one or more REF\_CLK periods to indicate that an error (e.g., a coding error or any error that a PHY is capable of detecting, and that may otherwise be undetectable by the MAC sublayer) is detected somewhere in the frame presently being transferred from the PHY. RX\_ER transitions synchronously with respect to REF\_CLK. While CRS\_DV is deasserted, RX\_ER has no effect on the MAC.

TABLE 3-2: RMII AC CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Units
_	REF_CLK Frequency	_	50	_	MHz
_	REF_CLK Duty Cycle	35	_	65	%

TABLE 3-2: RMII AC CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Units
t <sub>SU</sub>	TXD[1:0], TX_EN, RXD[1:0], CRS_DV, RXER	4	_	_	ns
t <sub>H</sub>	TXD[1:0], TX_EN, RXD[1:0], CRS_DV, RXER Data Hold from REF_CLKRising Edge	2		_	ns

#### 3.18 Unused RMII Pins

Input Pins TXD[2:3] and TXER are pull-down to GND

Output Pins RXD[2:3] and RXC are no connect.

Note that the RMII pin needs to be pulled up to enable RMII mode.

#### 3.19 Auto-Crossover (Auto-MDI/MDI-X)

Automatic MDI/MDI-X configuration is intended to eliminate the need for crossover cables between similar devices. The assignment of pinouts for a 10/100 BASE-T crossover function cable is shown below.

This feature eliminates the confusion in applications by allowing the use of both straight and crossover cables. This feature is controlled by register 1f:13. See Table 4-13 for details.

FIGURE 3-1: STRAIGHT THROUGH CABLE





FIGURE 3-2: CROSSOVER CABLE



#### 3.20 Power Management

The KSZ8721BL/SL offers the following modes for power management:

- · Power-Down Mode: This mode can be achieved by writing to Register 0.11 or pulling pin 30 PD# low.
- Power-Saving Mode: This mode can be disabled by writing to Register 1fh.10. The KSZ8721BL/SL turns off
  everything except for the Energy Detect and PLL circuits when the cable is not installed. In other words, the
  KSZ8721BL/SL shuts down most of the internal circuits to save power if there is no link. Power-saving mode is in
  the most effective state when auto-negotiation mode is enabled.

#### 3.21 100BT FX Mode

Please contact your local field application engineer (FAE) for a reference schematic on fiber connection.

100BT FX mode is activated when FXSD/FXEN is higher than 0.6V (this pin has a default pull down). Under this mode, the auto-negotiation and auto-MDI-X features are disabled.

In fiber operation, the FXSD pin should connect to the signal detect (SD) output of the fiber module. The internal threshold of FXSD is around 1/2 VDD  $\pm 50$  mV (1.25V  $\pm 0.05$ V). Above this level, the fiber signal is considered detected.

The operation is summarized in Table 3-3:

TABLE 3-3: 100BT FX MODE

FXSD/FXEN	Condition
Less than 0.6V	100TX mode
Less than 1.25V, but greater than 0.6V	FX mode No signal detected FEF generated
Greater than 1.25	FX mode Signal detected

To ensure proper operation, the swing of fiber module SD should cover the threshold variation. A resistive voltage divider is recommended to adjust the SD voltage range.


Far End Fault (FEF), repetition of a special pattern which consists of 84-one and 1-zero, is generated under "FX mode with no signal detected." The purpose of FEF is to notify the sender of a faulty link. When receiving an FEF, the LINK will go down to indicate a fault, even with fiber signal detected. The transmitter is not affected by receiving an FEF and still sends out its normal transmit pattern from MAC. FEF can be disabled by strapping pin 27 low. Refer to Table 2-2.

#### 3.22 Media Converter Operation

The KSZ8721BL/SL is capable of performing media conversion with two parts in a back-to-back RMII loop-back mode as indicated in the diagram. Both parts are in RMII mode and with RMII BTB asserted (pins 21 and 22 strapped high). One part is operating in TX mode and the other is operating in FX mode. Both parts can share a common 50 MHz oscillator.

Under this operation, auto-negotiation on the TX side prohibits 10BASE-T link-up. Additional options can be implemented under this operation. Disable the transmitter and set it at tri-state by controlling the high TXD2 pin. In order to do this, RXD2 and TXD2 pins need to be connected via inverter. When TXD2 pin is high in both the copper and fiber operation, it is disabled transmit. Meanwhile, the RXD2 pin on the copper side serves as the energy detect and can indicate if a line signal is detected. TXD3 should be tied low and RXD3 let float.


FIGURE 3-3: FIBER MODULE



#### 3.23 Circuit Design Reference for Power Supply

Microchip's integrated built-in, voltage regulator technology and thoughtful implementation allows the user to save BOM cost on both existing and future designs with the use of the new KSZ8721BL/SL single supply, single port 10/100 Ethernet PHY.

FIGURE 3-4: CIRCUIT DESIGN



The circuit design in Figure 7-1 shows the power connections for the power supply: the 3.3V to VDDI/O is the only input power source and the 2.5V at VDDRCV, pin 38, is the output of the voltage regulator that needs to supply through the rest of the 2.5V VDD pins via the 2.5V power plane.

The 2.5V VDD pins make the drop-in replacement with the existing KSZ8721B/BT part. Table 3-4 shows the drop-in replacement from the existing KSZ8721B/BT to the KSZ8721SL/BL. Please contact your local Microchip FAE for Application Note AN-117, "Drop-in Replacement with KSZ8721BT."

TABLE 3-4: DROP-IN REPLACEMENT

2.5V/3.3V Supply		3.3V Supply with Built-in Regulator	
Part Number	Package	Part Number	Package
KSZ8721B	48-SSOP	KSZ8721SL	48-SSOP
KSZ8721BT	48-TQFP	KSZ8721BL	48-LQFP
KSZ8721BI	48-SSOP	KSZ8721SLI	48-SSOP

Notes:

#### 4.0 REGISTER MAP

TABLE 4-1: REGISTER DESCRIPTION

Register Number	Description
0h	Basic Control Register
1h	Basic Status Register
2h	PHY Identifier I
3h	PHY Identifier II
4h	Auto-Negotiation Advertisement Register
5h	Auto-Negotiation Link Partner Ability Register
6h	Auto-Negotiation Expansion Register
7h	Auto-Negotiation Next Page Register
8h	Link Partner Next Page Ability
15h	RXER Counter Register
1 bh	Interrupt Control/Status Register
1 fh	100BASE-TX PHY Control Register

TABLE 4-2: REGISTER 0H - BASIC CONTROL

Bit	Name	Description	Default	Reference
0.15	Reset	1 = Software reset. Bit is self-clearing	RW/SC	0
0.14	Loop-Back	1 = Loop-back mode 0 = Normal operation	RW	0
0.13	Speed Select (LSB)	1 = 100 Mbps 0 = 10 Mbps Ignored if Auto-Negotiation is enabled (0.12 = 1)	RW	Set by SPD100
0.12	Auto-Negotiation Enable	1 = Enable auto-negotiation process (override 0.13 and 0.8) 0 = Disable auto-negotiation process	RW	Set by NWAYEN
0.11	Power Down	1 = Power-down mode 0 = Normal operation	RW	0
0.10	Isolate	1 = Electrical isolation of PHY from MII and TX+/ TX- 0 = Normal operation	RW	Set by ISO
0.9	Restart Auto-Negotiation	1 = Restart auto-negotiation process 0 = Normal operation. Bit is self-clearing	RW/SC	0
0.8	Duplex Mode	1 = Full-duplex 0 = Half-duplex	RW	Set by DUPLEX
0.7	Collision Test	1 = Enable COL test 0 = Disable COL test	RW	0
0.6:1	Reserved	_	RO	0
0.0	Disable Transmitter	0 = Enable transmitter 1 = Disable transmitter	RW	0

TABLE 4-3: REGISTER 1H - BASIC STATUS

Bit	Name	Description	Default	Reference
1.15	100BASE-T4	1 = T4 capable 0 = Not T4 capable	RO	0
1.14	100BASE-TX Full-Duplex	1 = Capable of 100BASE-X full-duplex 0 = Not capable of 100BASE-X full-duplex	RO	1
1.13	100BASE-TX Half-Duplex	1 = Capable of 100BASE-X half-duplex 0 = Not capable of 100BASE-X half-duplex	RO	1
1.12	10BASE-T Full-Duplex	1 = 10 Mbps with full-duplex 0 = No 10 Mbps with full-duplex capability	RO	1
1.11	10BASE-T Half-Duplex	1 = 10 Mbps with half-duplex 0 = No 10 Mbps with half-duplex capability	RO	1
1.10:7	Reserved	_	RO	0
1.6	No Preamble	1 = Preamble suppression 0 = Normal preamble	RO	1
1.5	Auto-Negotiation Complete	1 = Auto-negotiation process completed 0 = Auto-negotiation process not completed	RO	0
1.4	Remote Fault	1 = Remote fault 0 = No remote fault	RO/LH	0
1.3	Auto-Negotiation Ability	1 = Capable to perform auto-negotiation 0 = Unable to perform auto-negotiation	RO	1
1.2	Link Status	1 = Link is up 0 = Link is down	RO/LL	0
1.1	Jabber Detect	1 = Jabber detected 0 = Jabber not detected. Default is low	RO/LH	0
1.0	Extended Capability	1 = Supports extended capabilities registers	RO	1

#### TABLE 4-4: REGISTER 2H - PHY IDENTIFIER 1

Bit	Name	Description	Default	Reference
2.15:0	PHY ID Number	Assigned to the 3rd through 18th bits of the organizationally unique identifier (OUI). Microchip's OUI is 0010A1 (hex).		0022h

#### TABLE 4-5: REGISTER 3H - PHY IDENTIFIER 2

Bit	Name	Description	Default	Reference
3.15:0	PHY ID Number	Assigned to the 19th through 24th bits of the organizationally unique identifier (OUI). Microchip's OUI is 0010A1 (hex).	RO	000101
3.9:4	Model Number	Six bit manufacturer's model number	RO	100001
3.3:0	Revision Number	Four bit manufacturer's model number	RO	1001

#### TABLE 4-6: REGISTER 4H - AUTO-NEGOTIATION ADVERTISEMENT

Bit	Name	Description	Default	Reference
4.15	Next page	1 = Next page capable 0 = No next page capability	RW	0
4.14	Reserved	_	RO	0
4.13	Remote Fault	1 = Remote fault supported 0 = No remote fault	RW	0
4.12:11	Reserved	_	RO	0

TABLE 4-6: REGISTER 4H - AUTO-NEGOTIATION ADVERTISEMENT (CONTINUED)

Bit	Name	Description	Default	Reference
4.10	Pause	1 = Pause function supported 0 = No pause function	RW	0
4.9	100BASE-T4	1 = T4 capable 0 = No T4 capability	RO	0
4.8	100BASE-TX Full-Duplex	1 = TX with full-duplex 0 = No TX full-duplex capability	RW	Set by SPD100 & DUPLEX
4.7	100BASE-TX	1 = TX capable 0 = No TX capability	RW	Set by SPD100
4.6	10BASE-T Full-Duplex	1 = 10 Mbps with full-duplex 0 = No 10 Mbps full-duplex capability	RW	Set by DUPLEX
4.5	10BASE-T	1 = 10 Mbps capable 0 = No 10 Mbps capability	RW	1
4.4:0	Selector Field	1 = 10 Mbps capable 0 = No 10 Mbps capability	RW	00001

#### TABLE 4-7: REGISTER 5H - AUTO-NEGOTIATION LINK PARTNER ABILITY

Bit	Name	Description	Default	Reference
5.15	Next page	1 = Next page capable 0 = No next page capability	RO	0
5.14	Acknowledge	1 = Link code word received from partner 0 = Link code word not yet received	RO	0
5.13	Remote Fault	1 = Remote fault detected; 0 = no remote fault	RO	0
5.12	Reserved	_	RO	0
5.11:10	Pause	5.10 5.11 0 0  No PAUSE 0 1  Asymmetric PAUSE (link partner) 1 0  Symmetric PAUSE 1 1  Symmetric & Asymmetric PAUSE (local device)	RO	0
5.9	100 BASE-T4	1 = T4 capable 0 = No T4 capability	RO	0
5.8	100BASE-TX Full-Duplex	1 = TX with full-duplex 0 = No TX full-duplex capability	RO	0
5.7	100BASE-TX	1 = TX capable 0 = No TX capability	RO	0
5.6	10BASE-T Full-Duplex	1 = 10 Mbps with full-duplex 0 = No 10 Mbps full-duplex capability	RO	0
5.5	10BASE-T	1 = 10 Mbps capable 0 = No 10 Mbps capability	RO	0
5.4:0	Selector Field	[00001] = IEEE 802.3	RO	00001

TABLE 4-8: REGISTER 6H - AUTO-NEGOTIATION EXPANSION

Bit	Name	Description	Default	Reference
6.15:5	Reserved	_	RO	0
6.4	Parallel Detection Fault	<ul><li>1 = Fault detected by parallel detection</li><li>0 = No fault detected by parallel detection</li></ul>	RO/LH	0
6.3	Link Partner Next Page Able	1 = Link partner has next page capability 0 = Link partner does not have next page capability	RO	0
6.2	Next Page Able	1 = Local device has next page capability 0 = Local device does not have next page capability	RO	1
6.1	Page Received	1 = New page received 0 = New page not yet received	RO/LH	0
6.0	Link Partner Auto-Negotiation Able	1 = Link partner has auto-negotiation capability 0 = Link partner does not have auto-negotiation capability	RO	0

#### TABLE 4-9: REGISTER 7H - AUTO-NEGOTIATION NEXT PAGE

Bit	Name	Description	Default	Reference
7.15	Next Page	1 = Additional next page(s) will follow 0 = Last page	RW	0
7.14	Reserved	_	RP	0
7.13	Message Page	1 = Message page 0 = Unformatted page	RW	1
7.12	Acknowledge 2	1 = Will comply with message 0 = Cannot comply with message	RW	0
7.11	Toggle	1 = Previous value of the transmitted link code word equaled logic One 0 = Logic Zero	RO	0
7.10:0	Message Field	11-bit wide field to encode 2048 messages	RW	001

#### TABLE 4-10: REGISTER 8H - LINK PARTNER NEXT PAGE ABILITY

Bit	Name	Description	Default	Reference
8.15	Next Page	1 = Additional next page(s) will follow 0 = Last page	RO	0
8.14	Acknowledge	1 = Successful receipt of link word 0 = No successful receipt of link word	RO	0
8.13	Message Page	1 = Message Page 0 = Unformatted page	RO	0
8.12	Acknowledge 2	1 = Able to act on the information 0 = Not able to act on the information	RO	0
8.11	Toggle	1 = Previous value of transmitted link code word equal to logic zero     0 = Previous value of transmitted link code word equal to logic one	RO	0
8.10:0	Message Field	_	RO	0

#### TABLE 4-11: REGISTER 15H - RXER COUNTER

Bit	Name	Description	Default	Reference
15.15:0	RXER Counter	RX Error counter for the RX_ER in each package	RO	000

TABLE 4-12: REGISTER 1BH - INTERRUPT CONTROL/STATUS REGISTER

Bit	Name	Description	Default	Reference
1b.15	Jabber Interrupt Enable	1 = Enable jabber interrupt 0 = Disable jabber interrupt	RW	0
1b.14	Receive Error Interrupt Enable	1 = Enable receive error interrupt 0 = Disable receive error interrupt	RW	0
1b.13	Page Received Interrupt Enable	<ul><li>1 = Enable page received interrupt</li><li>0 = Disable page received interrupt</li></ul>	RW	0
1b.12	Parallel Detect Fault Interrupt Enable	1 = Enable parallel detect fault interrupt 0 = Disable parallel detect fault interrupt	RW	0
1b.11	Link Partner Acknowledge Interrupt Enable	<ul><li>1 = Enable link partner acknowledge interrupt</li><li>0 = Disable link partner acknowledge interrupt</li></ul>	RW	0
1b.10	Link Down Interrupt Enable	<ul><li>1 = Enable link down interrupt</li><li>0 = Disable link down interrupt</li></ul>	RW	0
1b.9	Remote Fault Interrupt Enable	1 = Enable remote fault interrupt 0 = Disable remote fault interrupt	RW	0
1b.8	Link Up Interrupt Enable	1 = Enable link up interrupt 0 = Disable link up interrupt	RW	0
1b.7	Jabber Interrupt	1 = Jabber interrupt occurred 0 = Jabber interrupt has not occurred	RO/SC	0
1b.6	Receive Error Interrupt	1 = Receive error occurred 0 = Receive error has not occurred	RO/SC	0
1b.5	Page Receive Interrupt	1 = Page receive occurred 0 = Page receive has not occurred	RO/SC	0
1b.4	Parallel Detect Fault Interrupt	1 = Parallel detect fault occurred 0 = Parallel detect fault has not occurred	RO/SC	0
1b.3	Link Partner Acknowledge Interrupt	1 = Link partner acknowledge occurred 0 = Link partner acknowledge has not occurred	RO/SC	0
1b.2	Link Down Interrupt	1 = Link down occurred 0 = Link down has not occurred	RO/SC	0
1b.1	Remote Fault Interrupt	1 = Remote fault occurred 0 = Remote fault has not occurred	RO/SC	0
1b.0	Link Up Interrupt	1 = Link up interrupt occurred 0 = Link up interrupt has not occurred	RO/SC	0

TABLE 4-13: REGISTER 1FH - 100BASE-TX PHY CONTROLLER

Bit	Name	Description	Default	Reference
1f.15:14	Reserved	_	RO	0
1f.13	Pairswap Disable	1 = Disable MDI/MDI-X 0 = Enable MDI/MDI-X	RW	0
1f.12	Energy Detect	1 = Presence of signal on RX+/RX– analog wire pair 0 = No signal detected on RX+/RX–	RO	0
1f.11	Force Link	1 = Force link pass 0 = Normal link operation This bit bypasses the control logic and allow transmitter to send pattern even if there is no link.	RW	0
1f.10	Power Saving	1 = Enable power-saving 0 = Disable	RW	1
1f.9	Interrupt Level	1 = Interrupt pin active high 0 = Active low	RW	0
1f.8	Enable Jabber	1 = Enable jabber counter 0 = Disable	RW	1
1f.7	Auto-Negotiation Complete	1 = Auto-negotiation complete 0 = Not complete	RW	0
1f.6	Enable Pause (Flow-Control Result)	1 = Flow control capable 0 = No flow control	RO	0
1f.5	PHY Isolate	1 = PHY in isolate mode 0 = Not isolated	RO	0
1f.4:2	Operation Mode Indication	[000] = Still in auto-negotiation [001] = 10BASE-T half-duplex [010] = 100BASE-TX half-duplex [011] = Reserved [101] = 10BASE-T full-duplex [110] = 100BASE-TX full-duplex [111] = PHY/MII isolate	RO	0
1f.1	Enable SQE Test	1 = Enable SQE test 0 = Disable	RW	0
1f.0	Disable Data Scrambling	1 = Disable scrambler 0 = Enable	RW	0

Note 4-1 RW = Read/Write

RO = Read Only

SC = Self Clear

LH = Latch High

LL = Latch Low

Some of the default values are set by strap-in. See Table 2-2.

#### 5.0 OPERATIONAL CHARACTERISTICS

#### 5.1 Absolute Maximum Ratings\*

Storage Temperature (T <sub>S</sub> )	–55°C to +150°C
Supply Referenced to GND	0.5V to +4.0V
All Pins	

<sup>\*</sup>Exceeding the absolute maximum rating may damage the device. Stresses greater than the absolute maximum rating may cause permanent damage to the device. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

#### 5.2 Operating Ratings\*\*

Supply Voltage

$(V_{DD\_PLL}, V_{DD\_TX}, V_{DD\_RXC}, V_{DD\_RCV}, V_{DDC})$ $(V_{DDIO})$	+2.5V
Ambient Temperature (T <sub>A</sub> )	+3.3V
Commercial	0°C to +70°C
Industrial	40°C to +85°C
Package Thermal Resistance (Note 5-1)	
LQFP (θ <sub>JA</sub> ) No Airflow	+83.56°C/W
SSOP (θ <sub>JA</sub> ) No Airflow	+75.19°C/W

<sup>\*\*</sup>The device is not guaranteed to function outside its operating ratings. Unused inputs must always be tied to an appropriate logic voltage level (GROUND to V<sub>DD IO</sub>).

Note 5-1 No (HS) heat spreader in this package.

#### 6.0 ELECTRICAL CHARACTERISTICS

TABLE 6-1: ELECTRICAL CHARACTERISTICS (Note 6-1)

V <sub>DD</sub> = 3.3V ±10%						
Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Total Supply Current (Inclu	iding TX O	utput Driver Cu	rrent) (No	te 6-2)	ı	
Normal 100BASE-TX	I <sub>DD1</sub>	_	116		mA	Including 43 mA output current
Normal 100BASE-TX (Independent of utilization)	I <sub>DD2</sub>	_	151	_	mA	Including 103 mA output current
Power Saving Mode 1	I <sub>DD3</sub>	_	47	_	mA	Auto-negotiation is enable
Power Down Mode	I <sub>DD5</sub>	_	4	_	mA	_
TTL Inputs						
Input High Voltage	V <sub>IH</sub>	1/2V <sub>DD</sub> (I/O) +0.2	_		V	_
Input Low Voltage	$V_{IL}$	_	_	0.8	V	_
Input Current	I <sub>IN</sub>	-10	_	10	μA	V <sub>IN</sub> = GND ~ V <sub>DDIO</sub>
TTL Outputs						
Output High Voltage	V <sub>OH</sub>	1/2V <sub>DD</sub> (I/O) +0.6	_	_	V	I <sub>OH</sub> = –4mA
Output Low Voltage	V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 4mA
Output Tri-state Leakage	I <sub>OZ</sub>	_	_	10	μA	_
100Base-TX Receive						
RX+/RX– Differential Input Resistance	R <sub>IN</sub>	_	8	_	kΩ	_
Propagation Delay		_	50	110	ns	From magnetics to RDTX
10Base-TX Transmit (Meas	ured Differ	entially After 1	:1 Transfo	rmer)		
Peak Differential Output Voltage	Vo	0.95	_	1.05	V	$50Ω$ from each output to $V_{DD}$
Output Voltage Imbalance	$V_{\text{IMB}}$	_	_	2	%	$50Ω$ from each output to $V_{DD}$
Rise/Fall Time		3	_	5	ns	_
Rise/Fall Time Imbalance		0	_	0.5	ns	_
Duty Cycle Distortion	t <sub>r</sub> , t <sub>f</sub>	_	_	±0.5	ns	_
Overshoot		_	_	5	%	_
Reference Voltage of ISET		_	0.75	_	V	_
Propagation Delay	$V_{SET}$	_	45	60	ns	From TDTX to magentics
Jitters		_	0.7	1.4	ns <sub>(PP)</sub>	_
10Base-TX Receive						
RX+/RX- Differential Input Resistance	R <sub>IN</sub>	_	8	_	kW	_
Squelch Threshold	$V_{SQ}$	_	400	_	mV	5 MHz square wave
100Base-TX Transmit (Mea		erentially After	1:1 Transf	former)		
Peak Differential Output Voltage	V <sub>P</sub>	2.2	_	2.8	V	$50Ω$ from each output to $V_{DD}$
Jitters Added	] '	_	_	±3.5	ns	$50Ω$ from each output to $V_{DD}$
Rise/Fall Time	t <sub>r</sub> , t <sub>f</sub>		25	_	ns	
Clock Outputs						
Crystal Oscillator	X1, X2	_	25		MHz	_
Receive Clock, 100TX	RXC <sub>100</sub>	_	25	_	MHz	_

TABLE 6-1: ELECTRICAL CHARACTERISTICS (Note 6-1) (CONTINUED)

V <sub>DD</sub> = 3.3V ±10%						
Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions
Receive Clock, 10T	DVC	_	2.5	_	MHz	_
Receive Clock Jitters	RXC <sub>10</sub>	_	3.0	_	ns(pp)	_
Transmit Clock, 100TX	TXC <sub>100</sub>	_	25	_	MHz	_
Transmit Clock, 10T	TVC	_	2.5	_	MHz	_
Transmit Clock Jitters	TXC <sub>10</sub>	_	1.8	_	ns(pp)	_

**Note 6-1**  $T_A = 25$ °C. Specification for packaged product only.

Note 6-2 There is 100% data transmission in full-duplex mode and a minimum IPG with a 130 meter cable.

#### 7.0 TIMING SPECIFICATIONS

## 7.1 10BASE-T MII Transmit Timing

FIGURE 7-1: 10BASE-T MII TRANSMIT TIMING




TABLE 7-1: 10BASE-T MII TRANSMIT TIMING PARAMETERS

Parameter	Symbol	Min.	Тур.	Max.	Units
TXD [3:0] Set-Up to TXC High	t <sub>SU1</sub>	10	_	_	ns
TXEN Set-Up to TXC High	t <sub>SU2</sub>	10	_	_	ns
TXD [3:0] Hold After TXC High	t <sub>HD1</sub>	0	_	_	ns
TXEN Hold After TXC High	t <sub>HD2</sub>	0	_	_	ns
TXEN High to CRS Asserted Latency	t <sub>CRS1</sub>	_	4	_	BT (Note 7-1)
TXEN Low to CRS De-Asserted Latency	t <sub>CRS2</sub>	_	8	_	BT
TXEN High to TXP/TXM Output (TX Latency)	t <sub>LAT</sub>	_	4	_	BT
COL (SQE) Delay After TXEN De-Asserted	t <sub>SQE</sub>	_	2.5	_	μs
COL (SQE) Pulse Duration	t <sub>SQEP</sub>	_	1.0	_	μs

**Note 7-1** 1BT = 10 ns at 10BASE-TX.

## 7.2 100BASE-T MII Transmit Timing

FIGURE 7-2: 100BASE-T MII TRANSMIT TIMING




TABLE 7-2: 100BASE-T MII TRANSMIT TIMING PARAMETERS

Parameter	Symbol	Min.	Тур.	Max.	Units
TXD [3:0] Set-Up to TXC High	t <sub>SU1</sub>	10	_	_	ns
TXEN Set-Up to TXC High	t <sub>SU2</sub>	10	_	_	ns
TXD [3:0] Hold After TXC High	t <sub>HD1</sub>	0	_	_	ns
TXER Hold After TXC High	t <sub>HD2</sub>	0	_	_	ns
TXEN Hold After TXC High	t <sub>HD3</sub>	0	_	_	ns
TXEN High to CRS Asserted Latency	t <sub>CRS1</sub>	_	4	_	BT (Note 7-1)
TXEN Low to CRS De-Asserted Latency	t <sub>CRS2</sub>	_	4	_	ВТ
TXEN High to TXP/TXM Output (TX Latency)	t <sub>LAT</sub>	_	9	_	ВТ

**Note 7-1** 1BT = 10 ns at 100BASE-TX

## 7.3 100BASE-T MII Receive Timing

FIGURE 7-3: 100BASE-T MII RECEIVE TIMING




TABLE 7-3: 100BASE-T MII RECEIVE TIMING PARAMETERS

77.522 F G. 1005/02 F Mill (2021/2 Filmily 6 F/4/4/Mil2 F2/4)					
Parameter	Symbol	Min.	Тур.	Max.	Units
RXC Period	t <sub>P</sub>	_	40	_	ns
RXC Pulse Width	t <sub>WL</sub>	20	_	_	ns
RXC Pulse Width	t <sub>WH</sub>	20	_	_	ns
RXD [3:0], RXER, RXDV Set-Up to Rising Edge of RXC	t <sub>SU</sub>	_	20	_	ns
RXD [3:0], RXER, RXDV Hold from Rising Edge of RXC	t <sub>HD</sub>	_	20	_	ns
CRS to RXD Latency, 4B or 5B Aligned	t <sub>RLAT</sub>	_	6	_	BT
"Start of Stream" to CSR Asserted	t <sub>CRS1</sub>	106	_	138	ns
"End of Stream" to CSR De-Asserted	t <sub>CRS2</sub>	154	_	186	ns

## 7.4 Auto-Negotiation

FIGURE 7-4: AUTO-NEGOTIATION/FAST LINK PULSE TIMING




TABLE 7-4: AUTO-NEGOTIATION/FAST LINK PULSE TIMING PARAMETERS

Parameter	Symbol	Min.	Тур.	Max.	Units
FLP Burst to FLP Burst	t <sub>BTB</sub>	8	16	24	ms
FLP Burst Width	t <sub>FLPW</sub>	_	2	_	ms
Clock/Data Pulse Width	t <sub>PW</sub>	_	100	_	ns
Clock Pulse to Data Pulse	t <sub>CTD</sub>	_	69	_	μs
Clock Pulse to Clock Pulse	+	_	136	_	110
Number of Clock/Data Pulses per Burst	t <sub>CTC</sub>	17	_	33	μs

## 7.5 SMI Timing

#### FIGURE 7-5: SERIAL MANAGEMENT INTERFACE TIMING




TABLE 7-5: SERIAL MANAGEMENT INTERFACE TIMING PARAMETERS

Parameter	Symbol	Min.	Тур.	Max.	Units
MDC Period	t <sub>P</sub>	_	400	_	ns
MDIO Set-Up to MDC (MDIO as Input)	t <sub>MD1</sub>	10	_	_	ns
MDIO Hold After MDC (MDIO as Input)	t <sub>MD2</sub>	10	_	_	ns
MDC to MDIO Valid (MDIO as Output)	t <sub>MD3</sub>	_	222	_	ns

#### 7.6 Reset Timing

FIGURE 7-6: RESET TIMING




TABLE 7-6: RESET TIMING PARAMETERS

Parameter	Symbol	Min.	Тур.	Max.	Units
Stable Supply Voltages to Reset High	f <sub>SR</sub>	50	_	1	μs

#### 7.6.1 RESET CIRCUIT DIAGRAM

The following discrete reset circuit as shown in Figure 7-7 is recommended when powering up the KSZ8721BL/SL device. For the application where the reset circuit signal comes from another device (e.g., CPU, FPGA, etc), please refer to the reset circuit as shown in Figure 7-8.

FIGURE 7-7: RECOMMENDED RESET CIRCUIT





FIGURE 7-8: RECOMMENDED CIRCUIT FOR INTERFACING WITH CPU/FPGA RESET




At power-on-reset, R, C, and D1 provide the necessary ramp rise time to reset the device. The reset out from CPU/FPGA provides warm reset after power up. It is also recommended to power up the  $V_{DD}$  core voltage earlier than  $V_{DDIO}$  voltage. At worst case, the both  $V_{DD}$  core and  $V_{DDIO}$  voltages should come up at the same time.

#### 7.6.2 REFERENCE CIRCUIT FOR STRAPPING OPTION CONFIGURATION

Figure 7-9 shows the reference circuit for strapping option pins.

FIGURE 7-9: REFERENCE CIRCUIT, STRAPPING OPTION PINS



#### 7.7 Selection of Isolation Transformers

One simple 1:1 isolation transformer is needed at the line interface. An isolation transformer with integrated common-mode choke is recommended for exceeding FCC requirements. The following table gives recommended transformer characteristics.

TABLE 7-7: SELECTION OF ISOLATION TRANSFORMERS (Note 7-1)

Parameter	Value	Test Condition
Turns ratio	1 CT : 1 CT	_
Open-circuit inductance (min)	350 μH	100 mV, 100 kHz, 8 mA
Leakage inductance (max)	0.4 μΗ	1 MHz (min)
Inter-winding capacitance (max)	12 pF	_
D.C. resistance (max)	0.9Ω	_
Insertion loss (max)	1.0 dB	0 MHz - 65 MHz
HIPOT (min)	1500V <sub>rms</sub>	_

Note 7-1 The IEEE 802.3u standard for 100BASE-TX assumes a transformer loss of 0.5dB. For the transmit line transformer, insertion loss of up to 1.3 dB can be compensated or by increasing the line drive current by means of reducing the I<sub>SET</sub> resistor value. Please select the transformer that supports auto-MDI/MDI-X.

#### 7.8 Selection of Reference Crystal

An oscillator or crystal with the following typical characteristics is recommended.

TABLE 7-8: SELECTION OF ISOLATION TRANSFORMERS

Characteristics	Value
Frequency	25 MHz
Frequency tolerance (max)	±100 ppm
Load capacitance (max)	20 pF
Series resistance (max)	40Ω

TABLE 7-9: QUALIFIED SINGLE PORT TRANSFORMER LISTS

Single Port Magnetic Manufacturer	Part Number	Auto MDIX Yes	
Pulse	H1102		
Bel Fuse	S558-5999-U7	Yes	
YCL	PT163020		
Transpower	HB726	Yes	
Delta	LF8505	Yes	
LanKom	LF-H41S	Yes	
Integrated Transformers			
Pulse	J0011D21	Yes	
Pulse	J00-0061	Yes	

#### 8.0 PACKAGING INFORMATION

#### 8.1 Package Marking Information

48-Lead SSOP\*

MICREL

XXXXXXXXX

YYWWA4GXXXXXYYWWNNN

1736A

MICREL KSZ8721SL 1736A4G000001736200

Example

Example

48-Lead LQFP\*

MICREL
XXXXXXXX
YYWWA4O
GXXXXXYYWWNNN

MICREL
KSZ8721BL
1641A4O
G000001641230

Legend: XX...X
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

(e3)
Pb-free JEDEC® designator for Matte Tin (Sn)
\* This package is Pb-free. The Pb-free JEDEC designator ((e3))
can be found on the outer packaging for this package.

•, ▲, ▼ Pin one index is identified by a dot, delta up, or delta down (triangle mark).

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

Underbar (\_) and/or Overbar (¯) symbol may not be to scale.

Note:

FIGURE 8-1: 48-LEAD LQFP 7 MM X 7 MM PACKAGE OUTLINE & RECOMMENDED LAND PATTERN





FIGURE 8-2: 48-LEAD SSOP 7 MM X 7 MM PACKAGE OUTLINE & RECOMMENDED LAND PATTERN



#### APPENDIX A: DATA SHEET REVISION HISTORY

#### TABLE A-1: REVISION HISTORY

Revision	Section/Figure/Entry	Correction
DS00002813A (10-30-18)		Converted Micrel data sheet KSZ8721BL/SL to Microchip DS00002813A. Minor text changes throughout.

#### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at <a href="www.microchip.com">www.microchip.com</a>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

#### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

#### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- · Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

#### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	Y	X	Y	<u>-XX</u>	Example:	
Device	X      Package	Supply Voltage	X   Temperature	Media Type	a) KSZ8721-BL:	10/100 Base-TX/FX MII Physical Layer Transceiver, 48-Lead LQFP, Single 3.3V Supply,
Device: Package:	KSZ8721 B = 48-Lead S = 48-Lead				b) KSZ8721-SL:	0°C to +70°C,250/Tray  10/100 Base-TX/FX MII Physical Layer Transceiver, 48-Lead SSOP, Single 3.3V Supply, 0°C to +70°C,30/Tube
Supply Voltage:	L = Single 3	.3V Supply			c) KSZ8721-BLI:	10/100 Base-TX/FX MII Physical Layer Transceiver, 48-Lead LQFP, Single 3.3V Supply, -40°C to +85°C,250/Tray
Temperature:	   	°C to +70°C +85°C			d) KSZ8721-SLI:	10/100 Base-TX/FX MII Physical Layer Transceiver, 48-Lead SSOP, Single 3.3V Supply, -40°C to +85°C,30/Tube
Media Type:	<pre>cedia Type:</pre>			e) KSZ8721-BL-TR:	10/100 Base-TX/FX MII Physical Layer Transceiver, 48-Lead LQFP, Single 3.3V Supply, 0°C to +70°C,1000/Reel	
					f) KSZ8721-SL-TR:	10/100 Base-TX/FX MII Physical Layer Transceiver, 48-Lead SSOP, Single 3.3V Supply, 0°C to +70°C, 1000/Tray
			g) KSZ8721-BLI-TR	10/100 Base-TX/FX MII Physical Layer Transceiver, 48-Lead LQFP, Single 3.3V Supply, -40°C to +85°C,1000/Reel		
					d) KSZ8721-SLI-TR	10/100 Base-TX/FX MII Physical Layer Transceiver, 48-Lead SSOP, Single 3.3V Supply, -40°C to +85°C,1000/Reel
					catalog p identifier is not prii with your	Reel identifier only appears in the part number description. This is used for ordering purposes and need on the device package. Check Microchip Sales Office for availability with the Tape and Reel

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-3789-5

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microepripherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

**Los Angeles** Mission Viejo, CA Tel: 949-462-9523

Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

**China - Guangzhou** Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian

Tel: 86-29-8833-7252 **China - Xiamen** Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

**Germany - Heilbronn** Tel: 49-7131-67-3636

**Germany - Karlsruhe** Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

**Romania - Bucharest** Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm

Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Ethernet ICs category:

Click to view products by Microchip manufacturer:

Other Similar products are found below:

EZFM6324A S LKA5 EZFM6364A S LKA7 12200BS23MM EZFM5224A S LKA3 VSC8522XJQ-02 WGI219LM SLKJ3 JL82599EN S

R1ZS EZFM6348A S LKA6 WGI219V SLKJ5 BCM84793A1KFSBG BCM56680B1KFSBLG BCM53402A0KFSBG

BCM56960B1KFSBG EZX557AT2 S LKVX BCM56842A1KFTBG BCM56450B1KFSBG EZX557AT S LKW4 RTL8153-VC-CG

CH395L BCM56864A1IFSBG WGI219LM SLKJ2 KSZ8462FHLI KSZ8841-16MVLI KSZ9897STXC KSZ8842-16MVLI KSZ8893MQL

VSC8244XHG ADIN2111BCPZ FIDO2100BGA128IR0 FIDO5210BBCZ FIDO5200CBCZ ADIN1110BCPZ ADIN1110CCPZ

ADIN1100BCPZ ADIN1110CCPZ-R7 ADIN1100CCPZ-R7 DM9000EP DM9161AEP HG82567LM S LAVY LAN9210-ABZJ LAN9221-ABZJ LAN9221I-ABZJ LAN9211-ABZJ EZFM4105F897C S LKAM EZFM4224F1433E S LKAD EZFM4224F1433I S LKAE

FBFM2112F897C S LJLS JL82576GB S LJBM JL82576NS S LJBP RC82545GM 855561