

# **Gigabit Ethernet Transceiver with RGMII Support**

# Highlights

- Single-chip 10/100/1000Mbps IEEE 802.3 compliant Ethernet Transceiver
- RGMII interface compliant to RGMII Version 1.3
- RGMII I/Os with 3.3V/2.5V tolerant and programmable timings to adjust and correct delays on both Tx and Rx paths
- Auto-negotiation to automatically select the highest link up speed (10/100/100Mbps) and duplex (half/full)
- On-chip termination resistors for the differential pairs
- On-chip LDO controller to support single 3.3V supply operation – requires only external FET to generate 1.2V for the core
- Jumbo frame support up to 16KB
- 125MHz Reference Clock Output
- Programmable LED outputs for link, activity and speed
- Baseline Wander Correction
- LinkMD<sup>®</sup> TDR-based cable diagnostics for identification of faulty copper cabling
- Parametric NAND Tree support for fault detection between chip I/Os and board.
- · Loopback modes for diagnostics
- Automatic MDI/MDI-X crossover for detection and correction of pair swap at all speeds of operation
- Automatic detection and correction of pair swap, pair skew and pair polarity
- MDC/MDIO Management Interface for PHY register configuration
- Interrupt pin option
- · Power down and power saving modes
- Operating Voltages
  - Core: 1.2V (external FET or regulator)
  - I/O: 3.3V or 2.5V
- Transceiver: 3.3V
- Available packages
  - 64-pin E-LQFP (10mm x 10mm): KSZ9021RL
  - 48-pin QFN (7mm x 7mm): KSZ9021RN

# Applications

- Laser/Network printer
- Network attached storage (NAS)
- Network server
- Gigabit LAN on motherboard (GLOM)
- Broadband gateway
- Gigabit SOHO/SMB router
- IPTV
- IP Set-top box
- Game console
- · Triple-play (data, voice, video) media center
- · Media converter

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS3000000A is version A of document DS30000000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include -literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# **Table of Contents**

| I.0 Introduction                        | 4  |
|---|----|
| 2.0 Pin Description and Configuration   |    |
| 3.0 Functional Overview                 |    |
| 1.0 Register Description                | 37 |
| 5.0 Operational Characteristics         |    |
| 3.0 Timing Diagrams                     | 53 |
| 7.0 Package Information                 | 60 |
| Appendix A: Data Sheet Revision History | 63 |
| The Microchip Web Site                  | 64 |
| Customer Change Notification Service    |    |
| Customer Support                        | 64 |
| Product Identification System           | 65 |

# 1.0 INTRODUCTION

# 1.1 General Description

The KSZ9021RL is a completely integrated triple speed (10Base-T/100Base-TX/1000Base-T) Ethernet Physical Layer Transceiver for transmission and reception of data over standard CAT-5 unshielded twisted pair (UTP) cable.


The KSZ9021RL provides the Reduced Gigabit Media Independent Interface (RGMII) for direct connection to RGMII MACs in Gigabit Ethernet Processors and Switches for data transfer at 10/100/1000Mbps speed.

The KSZ9021RL reduces board cost and simplifies board layout by using on-chip termination resistors for the four differential pairs and by integrating a LDO controller to drive a low cost MOSFET to supply the 1.2V core.

The KSZ9021RL provides diagnostic features to facilitate system bring-up and debugging in production testing and in product deployment. Parametric NAND tree support enables fault detection between KSZ9021 I/Os and board. Micrel LinkMD<sup>®</sup> TDR-based cable diagnostics permit identification of faulty copper cabling. Remote and local loopback functions provide verification of analog and digital data paths.

The KSZ9021RL is available in a 64-pin, RoHS compliant E-LQFP package, and is offered as the KSZ9021RN in the smaller 48-pin QFN package (See Ordering Information).

# 1.2 Functional Diagram




# FIGURE 1-1: KSZ9021RL/RN FUNCTIONAL DIAGRAM

# 2.0 PIN DESCRIPTION AND CONFIGURATION

# 2.1 Pin Configuration - KSZ9021RL

FIGURE 2-1: 64-PIN E-LQFP (TOP VIEW)



# 2.1.1 PIN DESCRIPTION – KSZ9021RL

| Pin<br>Number | Pin Name | Type<br>(Note 1) | Pin Function   |
|---------------|----------|------------------|--|
| 1             | TXRXP_A  | I/O              | Media Dependent Interface[0], positive signal of differential pair   |
|               |          |                  | 1000Base-T Mode:   |
|               |          |                  | TXRXP_A corresponds to BI_DA+ for MDI configuration and BI_DB+ for MDI-X configuration, respectively.  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |
|               |          |                  | TXRXP_A is the positive transmit signal (TX+) for MDI configuration<br>and the positive receive signal (RX+) for MDI-X configuration,<br>respectively.   |
| 2             | TXRXM_A  | I/O              | Media Dependent Interface[0], negative signal of differential pair   |
|               |          |                  | 1000Base-T Mode:   |
|               |          |                  | TXRXM_A corresponds to BI_DA- for MDI configuration and BI_DB- for MDI-X configuration, respectively.  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |
|               |          |                  | TXRXM_A is the negative transmit signal (TX-) for MDI configura-<br>tion and the negative receive signal (RX-) for MDI-X configuration,<br>respectively. |
| 3             | AGNDH    | Gnd              | Analog ground  |
| 4             | AVDDL    | Р                | 1.2V analog $V_{DD}$   |
| 5             | AVDDL    | Р                | 1.2V analog $V_{DD}$   |
| 6             | AVDDH    | Р                | 3.3V analog V_{DD} $$  |
| 7             | TXRXP_B  | I/O              | Media Dependent Interface[1], positive signal of differential pair   |
|               |          |                  | 1000Base-T Mode:   |
|               |          |                  | TXRXP_B corresponds to BI_DB+ for MDI configuration and BI_DA+ for MDI-X configuration, respectively.  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |
|               |          |                  | TXRXP_B is the positive receive signal (RX+) for MDI configuration<br>and the positive transmit signal (TX+) for MDI-X configuration,<br>respectively.   |
| 8             | TXRXM_B  | I/O              | Media Dependent Interface[1], negative signal of differential pair   |
|               |          |                  | 1000Base-T Mode:   |
|               |          |                  | TXRXM_B corresponds to BI_DB- for MDI configuration and BI_DA- for MDI-X configuration, respectively.  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |
|               |          |                  | TXRXM_B is the negative receive signal (RX-) for MDI configuration<br>and the negative transmit signal (TX-) for MDI-X configuration,<br>respectively.   |
| 9             | AGNDH    | Gnd              | Analog ground  |

| Pin<br>Number | Pin Name | Type<br>(Note 1) | Pin Function   |  |  |  |
|---------------|----------|------------------|--|--|--|--|
| 10            | TXRXP_C  | I/O              | Media Dependent Interface[2], positive signal of differential pair                                       |  |  |  |
|               |          |                  | 1000Base-T Mode:   |  |  |  |
|               |          |                  | TXRXP_C corresponds to BI_DC+ for MDI configuration and<br>BI_DD+ for MDI-X configuration, respectively. |  |  |  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |  |  |  |
|               |          |                  | TXRXP_C is not used.   |  |  |  |
| 11            | TXRXM_C  | I/O              | Media Dependent Interface[2], negative signal of differential pair                                       |  |  |  |
|               |          |                  | 1000Base-T Mode:   |  |  |  |
|               |          |                  | TXRXM_C corresponds to BI_DC- for MDI configuration and BI_DD- for MDI-X configuration, respectively.    |  |  |  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |  |  |  |
|               |          |                  | TXRXM_C is not used.   |  |  |  |
| 12            | AVDDL    | Р                | 1.2V analog $V_{DD}$   |  |  |  |
| 13            | AVDDL    | Р                | 1.2V analog V_{DD} $$  |  |  |  |
| 14            | TXRXP_D  | I/O              | Media Dependent Interface[3], positive signal of differential pair                                       |  |  |  |
|               |          |                  | 1000Base-T Mode:   |  |  |  |
|               |          |                  | TXRXP_D corresponds to BI_DD+ for MDI configuration and BI_DC+ for MDI-X configuration, respectively.    |  |  |  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |  |  |  |
|               |          |                  | TXRXP_D is not used.   |  |  |  |
| 15            | TXRXM_D  | I/O              | Media Dependent Interface[3], negative signal of differential pair                                       |  |  |  |
|               |          |                  | 1000Base-T Mode:   |  |  |  |
|               |          |                  | TXRXM_D corresponds to BI_DD- for MDI configuration and<br>BI_DC- for MDI-X configuration, respectively. |  |  |  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |  |  |  |
|               |          |                  | TXRXM_D is not used.   |  |  |  |
| 16            | AVDDH    | Р                | 3.3V analog $V_{DD}$   |  |  |  |
| 17            | VSS      | Gnd              | Digital ground   |  |  |  |
| 18            | VSS      | Gnd              | Digital ground   |  |  |  |

| Pin<br>Number | Pin Name | Type<br>(Note 1)        |  | Pin Funct | ion      |              |            |  |
|---------------|----------|-------------------------|--|-----------|----------|--------------|------------|--|
| 19            | LED2 /   | I/O                     | LED Output:  |           |          |              |            |  |
|               | PHYAD1   |                         | Programmable LED2 Out  | tput /    |          |              |            |  |
|               |          |                         | Config Mode:   |           |          |              |            |  |
|               |          |                         | The pull-up/pull-down value is latched as PHYAD[1] during power-<br>up/reset. See "Strapping Options" section for details. |           |          |              |            |  |
|               |          |                         | The LED2 pin is programmed 55), and is defined as follows.   |           | D_MODE s | strapping op | otion (pin |  |
|               |          |                         | Single LED Mode  |           |          |              |            |  |
|               |          |                         | Link Pin State LED Definition  |           |          |              |            |  |
|               |          |                         | Link off   | Н         |          | OF           | F          |  |
|               |          |                         | Link on (any speed) L ON   |           |          |              |            |  |
|               |          | Tri-color Dual LED Mode |  |           |          |              |            |  |
|               |          |                         |  | Pin       | State    | LED De       | efinition  |  |
|               |          |                         | Link / Activity  | LED2      | LED1     | LED2         | LED1       |  |
|               |          |                         | Link off   | Н         | Н        | OFF          | OFF        |  |
|               |          |                         | 1000 Link / No Activity  | L         | Н        | ON           | Off        |  |
|               |          |                         | 1000 Link / Activity (RX, TX)  | Toggle    | Н        | Blinking     | OFF        |  |
|               |          |                         | 100 Link / No Activity   | Н         | L        | OFF          | ON         |  |
|               |          |                         | 100 Link / Activity (RX, TX)   | Н         | Toggle   | OFF          | Blinking   |  |
|               |          |                         | 10 Link / No Activity  | L         | L        | ON           | ON         |  |
|               |          |                         | 10 Link / Activity (RX, TX)  | Toggle    | Toggle   | Blinking     | Blinking   |  |
|               |          |                         | For Tri-color Dual LED Mode,<br>21) to indicate 10 Mbps Link a   |           | •        | nction with  | LED1 (pin  |  |
| 20            | DVDDH    | Р                       | 3.3V/2.5V digital $V_{DD}$   |           |          |              |            |  |

| Pin<br>Number | Pin Name | Type<br>(Note 1) |  | Pin Funct        | ion         |              |            |  |
|---------------|----------|------------------|--|------------------|-------------|--------------|------------|--|
| 21            | LED1 /   | I/O              | LED Output:  |                  |             |              |            |  |
|               | PHYAD0   |                  | Programmable LED1 Out  | tput /           |             |              |            |  |
|               |          |                  | Config Mode:   |                  |             |              |            |  |
|               |          |                  | The pull-up/pull-down valup/reset. See "Strapping              |                  |             |              | ng power-  |  |
|               |          |                  | The LED1 pin is programmed 55), and is defined as follows.     |                  | D_MODE \$   | strapping op | otion (pin |  |
|               |          |                  | Single LED Mode  |                  |             |              |            |  |
|               |          |                  | Activity   | Pin St           | ate         | LED Def      | inition    |  |
|               |          |                  | No Activity  | Н                |             | OF           | F          |  |
|               |          |                  | Activity (RX, TX)  | Togg             | le          | Blink        | ing        |  |
|               |          |                  | Tri-color Dual LED Mode Pin State LED Defin                    |                  |             |              |            |  |
|               |          |                  | Link / Activity  | LED2 LED1 LED2 L |             |              |            |  |
|               |          |                  | Link off   | -                |             |              |            |  |
|               |          |                  | 1000 Link / No Activity  | L                | Н           | ON           | Off        |  |
|               |          |                  | 1000 Link / Activity (RX, TX)                                  | Toggle           | Н           | Blinking     | OFF        |  |
|               |          |                  | 100 Link / No Activity   | H                | L           | OFF          | ON         |  |
|               |          |                  | 100 Link / Activity (RX, TX)                                   | Н                | Toggle      | OFF          | Blinking   |  |
|               |          |                  | 10 Link / No Activity  | L                | L           | ON           | ON         |  |
|               |          |                  | 10 Link / Activity (RX, TX)                                    | Toggle           | Toggle      | Blinking     | Blinking   |  |
|               |          |                  | For Tri-color Dual LED Mode,<br>21) to indicate 10 Mbps Link a |                  |             | inction with | LED1 (pin  |  |
| 22            | DVDDL    | Р                | 1.2V digital $V_{DD}$  |                  |             |              |            |  |
| 23            | VSS      | Gnd              | Digital ground   |                  |             |              |            |  |
| 24            | TXD0     | I                | RGMII Mode:  |                  |             |              |            |  |
|               |          |                  | RGMII TD0 (Transmit Da   | ta 0) Input      |             |              |            |  |
| 25            | TXD1     | I                | RGMII Mode:  |                  |             |              |            |  |
|               |          |                  | RGMII TD1 (Transmit Da   | ta 1) Input      |             |              |            |  |
| 26            | TXD2     | I                | RGMII Mode:  |                  |             |              |            |  |
|               |          |                  | RGMII TD2 (Transmit Da   | ta 2) Input      |             |              |            |  |
| 27            | TXD3     | I                | RGMII Mode:  |                  |             |              |            |  |
|               |          |                  | RGMII TD3 (Transmit Da   | ta 3) Input      |             |              |            |  |
| 28            | VSS      | Gnd              | Digital ground   |                  |             |              |            |  |
| 29            | DVDDL    | Р                | 1.2V digital $V_{DD}$  |                  |             |              |            |  |
| 30            | DVDDH    | Р                | 3.3V/2.5V digital V_{DD} $$                                    |                  |             |              |            |  |
| 31            | TX_ER    | I                | RGMII Mode:  |                  |             |              |            |  |
|               |          |                  | This pin is not used and s                                     | should be le     | eft as a no | connect.     |            |  |

 $\ensuremath{\textcircled{}^{\odot}}$  2009-2019 Microchip Technology Inc.

| Pin<br>Number | Pin Name  | Type<br>(Note 1) | Pin Function   |
|---------------|-----------|------------------|--|
| 32            | GTX_CLK   | I                | RGMII Mode:  |
|               |           |                  | RGMII TXC (Transmit Reference Clock) Input   |
| 33            | TX_EN     | I                | RGMII Mode:  |
|               |           |                  | RGMII TX_CTL (Transmit Control) Input  |
| 34            | VSS       | Gnd              | Digital ground   |
| 35            | DVDDL     | Р                | 1.2V digital $V_{DD}$  |
| 36            | RXD3 /    | I/O              | RGMII Mode:  |
|               | MODE3     |                  | RGMII RD3 (Receive Data 3) Output /  |
|               |           |                  | Config Mode:   |
|               |           |                  | The pull-up/pull-down value is latched as MODE3 during power-up/ reset. See "Strapping Options" section for details.       |
| 37            | DVDDH     | Р                | 3.3V/2.5V digital $V_{DD}$   |
| 38            | RXD2 /    | I/O              | RGMII Mode:  |
|               | MODE2     |                  | RGMII RD2 (Receive Data 2) Output /  |
|               |           |                  | Config Mode:   |
|               |           |                  | The pull-up/pull-down value is latched as MODE2 during power-<br>up/reset. See "Strapping Options" section for details.    |
| 39            | VSS       | Gnd              | Digital ground   |
| 40            | DVDDL     | Р                | 1.2V digital V <sub>DD</sub>   |
| 41            | RXD1 /    | I/O              | RGMII Mode:  |
|               | MODE1     |                  | RGMII RD1 (Receive Data 1) Output /  |
|               |           |                  | Config Mode:   |
|               |           |                  | The pull-up/pull-down value is latched as MODE1 during power-up/ reset. See "Strapping Options" section for details.       |
| 42            | RXD0 /    | I/O              | RGMII Mode:  |
|               | MODE0     |                  | RGMII RD0 (Receive Data 0) Output /  |
|               |           |                  | Config Mode:   |
|               |           |                  | The pull-up/pull-down value is latched as MODE0 during power-up/ reset. See "Strapping Options" section for details.       |
| 43            | RX_DV /   | I/O              | RGMII Mode:  |
|               | CLK125_EN |                  | RGMII RX_CTL (Receive Control) Output /  |
|               |           |                  | Config Mode:   |
|               |           |                  | Latched as CLK125_NDO Output Enable during power-up/reset.<br>See "Strapping Options" section for details.                 |
| 44            | DVDDH     | Р                | 3.3V/2.5V digital V_{\rm DD}   |
| 45            | RX_ER     | 0                | RGMII Mode:  |
|               |           |                  | This pin is not used and should be left as a no connect.   |
| 46            | RX_CLK /  | I/O              | RGMII Mode:  |
|               | PHYAD2    |                  | RGMII RXC (Receive Reference Clock) Output /   |
|               |           |                  | Config Mode:   |
|               |           |                  | The pull-up/pull-down value is latched as PHYAD[2] during power-<br>up/reset. See "Strapping Options" section for details. |
| 47            | CRS       | 0                | RGMII Mode:  |
|               |           |                  | This pin is not used and should be left as a no connect.   |

| Pin<br>Number | Pin Name     | Type<br>(Note 1) | Pin Function  |  |  |
|---------------|--------------|------------------|---|--|--|
| 48            | MDC          | Ipu              | Management Data Clock Input   |  |  |
|               |              |                  | This pin is the input reference clock for MDIO (pin 49).  |  |  |
| 49            | MDIO         | lpu/O            | Management Data Input/Output  |  |  |
|               |              |                  | This pin is synchronous to MDC (pin 48) and requires an external pull-up resistor to 3.3V/2.5V digital $V_{DD}$ in a range from 1.0k $\Omega$ to 4.7k $\Omega$ .  |  |  |
| 50            | COL          | 0                | RGMII Mode:   |  |  |
|               |              |                  | This pin is not used and should be left as a no connect.  |  |  |
| 51            | INT_N        | 0                | Interrupt Output  |  |  |
|               |              |                  | This pin provides a programmable interrupt output and requires an external pull-up resistor to 3.3V/2.5V digital $V_{DD}$ in a range from $1.0k\Omega$ to $4.7k\Omega$ when active low.<br>Register 1Bh is the Interrupt Control/Status Register for programming the interrupt conditions and reading the interrupt status. Register 1Fh bit 14 sets the interrupt output to active low (default) or active high. |  |  |
| 52            | DVDDL        | Р                | 1.2V digital V <sub>DD</sub>  |  |  |
| 53            | VSS          | Gnd              | Digital ground  |  |  |
| 54            | DVDDL        | Р                | 1.2V digital $V_{DD}$   |  |  |
| 55            | CLK125_NDO / | I/O              | 125MHz Clock Output   |  |  |
|               | LED_MODE     |                  | This pin provides a 125MHz reference clock output option for use by the MAC. /<br>Config Mode:  |  |  |
|               |              |                  | The pull-up/pull-down value is latched as LED_MODE during<br>power-up/reset. See "Strapping Options" section for details.   |  |  |
| 56            | RESET_N      | lpu              | Chip Reset (active low)   |  |  |
|               | _            |                  | Hardware pin configurations are strapped-in at the de-assertion (rising edge) of RESET_N. See "Strapping Options" section for more details.   |  |  |
| 57            | LDO_O        | 0                | On-chip 1.2V LDO Controller Output  |  |  |
|               |              |                  | This pin drives the input gate of a P-channel MOSFET to generate 1.2V for the chip's core voltages. If 1.2V is provided by the system and this pin is not used, it can be left floating.  |  |  |
| 58            | AVDDL_PLL    | Р                | 1.2V analog $V_{DD}$ for PLL  |  |  |
| 59            | ХО           | 0                | 25MHz Crystal feedback  |  |  |
|               |              |                  | This pin is a no connect if oscillator or external clock source is used.  |  |  |
| 60            | XI           | I                | Crystal / Oscillator / External Clock Input   |  |  |
|               |              |                  | 25MHz ±50ppm tolerance  |  |  |
| 61            | AVDDH        | Р                | 3.3V analog V <sub>DD</sub>   |  |  |
| 62            | ISET         | I/O              | Set transmit output level   |  |  |
|               |              |                  | Connect a 4.99K $\Omega$ 1% resistor to ground on this pin.   |  |  |
| 63            | AGNDH_BG     | Gnd              | Analog ground   |  |  |
|               |              | 0.10             |   |  |  |

 $\ensuremath{\textcircled{}^{\odot}}$  2009-2019 Microchip Technology Inc.

| Pin<br>Number | Pin Name | Type<br>(Note 1) | Pin Function                  |
|---------------|----------|------------------|-------------------------------|
| 64            | AVDDH    | Р                | 3.3V analog V_{DD}            |
| E-PAD         | E-PAD    |                  | Exposed Pad on bottom of chip |
|               |          |                  | Connect E-PAD to ground.      |

Note 1:

P = Power supply.

Gnd = Ground.

I = Input.

O = Output.

I/O = Bi-directional.

Ipu = Input with internal pull-up.

lpu/O = Input with internal pull-up / Output.


# 2.1.2 STRAPPING OPTIONS – KSZ9021RL


| Pin Number     | Pin Name                   | Type<br>(Note 1)  |  | Pin Function  |  |  |  |  |
|----------------|----------------------------|-------------------|--|---|--|--|--|--|
| 46<br>19<br>21 | PHYAD2<br>PHYAD1<br>PHYAD0 | 1/O<br>1/O<br>1/O | The PHY Address, PHYAD[2:0], is latched at power-up/reset and is configu-<br>rable to any value from 1 to 7. Each PHY address bit is configured as fol-<br>lows:<br>Pull-up = 1<br>Pull-down = 0<br>PHY Address bits [4:3] are always set to '00'. |   |  |  |  |  |
| 36<br>38<br>41 | MODE3<br>MODE2<br>MODE1    | I/O<br>I/O<br>I/O | The MODE[3:0<br>as follows:  | ] strap-in pins are latched at power-up/reset and are defined   |  |  |  |  |
| 42             | MODE0                      | I/O               | MODE[3:0]  | Mode  |  |  |  |  |
|                |                            |                   | 0000   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 0001   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 0010   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 0011 Reserved - not used   |   |  |  |  |  |
|                |                            |                   | 0100 NAND Tree Mode  |   |  |  |  |  |
|                |                            |                   | 0101   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 0110   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 0111 Chip Power Down Mode  |   |  |  |  |  |
|                |                            |                   | 1000 Reserved - not used   |   |  |  |  |  |
|                |                            |                   | 1000     Reserved - not used       1001     Reserved - not used  |   |  |  |  |  |
|                |                            |                   | 1001     Reserved - not used       1010     Reserved - not used  |   |  |  |  |  |
|                |                            |                   | 1011   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 1100   | RGMII Mode - advertise 1000Base-T full-duplex only  |  |  |  |  |
|                |                            |                   | 1101   | RGMII Mode - advertise 1000Base-T full and half-duplex only   |  |  |  |  |
|                |                            |                   | 1110   | RGMII Mode - advertise all capabilities (10/100/1000 speed half/full duplex), except 1000Base-T half-duplex |  |  |  |  |
|                |                            |                   | 1111   | RGMII Mode - advertise all capabilities (10/100/1000 speed half/full duplex)                                |  |  |  |  |
| 43             | CLK125_E                   | I/O               | CLK125_EN is   | latched at power-up/reset and is defined as follows:  |  |  |  |  |
|                | Ν                          |                   | Pull-up = Enable 125MHz Clock Output   |   |  |  |  |  |
|                |                            |                   | Pull-down = Disable 125MHz Clock Output  |   |  |  |  |  |
|                |                            |                   | Pin 55 (CLK125_NDO) provides the 125MHz reference clock output option for use by the MAC.  |   |  |  |  |  |
| 55             | LED                        | I/O               | _  | latched at power-up/reset and is defined as follows:  |  |  |  |  |
|                | MODE                       |                   | -  | Single LED Mode   |  |  |  |  |
|                |                            |                   | Pull-down  | = Tri-color Dual LED Mode   |  |  |  |  |

#### **Note 1:** I/O = Bi-directional.

Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may be driven during power-up or reset, and consequently cause the PHY strap-in pins on the RGMII signals to be latched to the incorrect configuration. In this case, it is recommended to add external pull-ups/pull-downs on the PHY strap-in pins to ensure the PHY is configured to the correct pin strap-in mode.

# 2.2 Pin Configuration - KSZ9021RN





# 2.2.1 PIN DESCRIPTION – KSZ9021RN

| Pin<br>Number | Pin Name | Type<br>(Note 1) | Pin Function   |
|---------------|----------|------------------|--|
| 1             | AVDDH    | Р                | 3.3V analog $V_{DD}$   |
| 2             | TXRXP_A  | I/O              | Media Dependent Interface[0], positive signal of differential pair 1000Base-T Mode:  |
|               |          |                  | TXRXP_A corresponds to BI_DA+ for MDI configuration and BI_DB+ for MDI-X configuration, respectively.  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |
|               |          |                  | TXRXP_A is the positive transmit signal (TX+) for MDI configuration<br>and the positive receive signal (RX+) for MDI-X configuration,<br>respectively.   |
| 3             | TXRXM_A  | I/O              | Media Dependent Interface[0], negative signal of differential pair   |
|               |          |                  | 1000Base-T Mode:   |
|               |          |                  | TXRXM_A corresponds to BI_DA- for MDI configuration and BI_DB- for MDI-X configuration, respectively.  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |
|               |          |                  | TXRXM_A is the negative transmit signal (TX-) for MDI configura-<br>tion and the negative receive signal (RX-) for MDI-X configuration,<br>respectively. |
| 4             | AVDDL    | Р                | 1.2V analog $V_{DD}$   |
| 5             | TXRXP_B  | I/O              | Media Dependent Interface[1], positive signal of differential pair   |
|               |          |                  | 1000Base-T Mode:   |
|               |          |                  | TXRXP_B corresponds to BI_DB+ for MDI configuration and BI_DA+ for MDI-X configuration, respectively.  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |
|               |          |                  | TXRXP_B is the positive receive signal (RX+) for MDI configuration<br>and the positive transmit signal (TX+) for MDI-X configuration,<br>respectively.   |
| 6             | TXRXM_B  | I/O              | Media Dependent Interface[1], negative signal of differential pair   |
|               |          |                  | 1000Base-T Mode:   |
|               |          |                  | TXRXM_B corresponds to BI_DB- for MDI configuration and BI_DA- for MDI-X configuration, respectively.  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |
|               |          |                  | TXRXM_B is the negative receive signal (RX-) for MDI configuration<br>and the negative transmit signal (TX-) for MDI-X configuration,<br>respectively.   |
| 7             | TXRXP_C  | I/O              | Media Dependent Interface[2], positive signal of differential pair   |
|               |          |                  | 1000Base-T Mode:   |
|               |          |                  | TXRXP_C corresponds to BI_DC+ for MDI configuration and BI_DD+ for MDI-X configuration, respectively.  |
|               |          |                  | 10Base-T/100Base-TX Mode:  |
|               |          |                  | TXRXP_C is not used.   |

| Pin<br>Number | Pin Name | Type<br>(Note 1) | Pin Function   |
|---------------|----------|------------------|--|
| 8             | TXRXM_C  | I/O              | Media Dependent Interface[2], negative signal of differential pair                                       |
|               |          |                  | 1000Base-T Mode:   |
|               |          |                  | TXRXM_C corresponds to BI_DC- for MDI configuration and<br>BI_DD- for MDI-X configuration, respectively. |
|               |          |                  | 10Base-T/100Base-TX Mode:  |
|               |          |                  | TXRXM_C is not used.   |
| 9             | AVDDL    | Р                | 1.2V analog V_{DD} $$  |
| 10            | TXRXP_D  | I/O              | Media Dependent Interface[3], positive signal of differential pair                                       |
|               |          |                  | 1000Base-T Mode:   |
|               |          |                  | TXRXP_D corresponds to BI_DD+ for MDI configuration and<br>BI_DC+ for MDI-X configuration, respectively. |
|               |          |                  | 10Base-T/100Base-TX Mode:  |
|               |          |                  | TXRXP_D is not used.   |
| 11            | TXRXM_D  | I/O              | Media Dependent Interface[3], negative signal of differential pair                                       |
|               |          |                  | 1000Base-T Mode:   |
|               |          |                  | TXRXM_D corresponds to BI_DD- for MDI configuration and<br>BI_DC- for MDI-X configuration, respectively. |
|               |          |                  | 10Base-T/100Base-TX Mode:  |
|               |          |                  | TXRXM_D is not used.   |
| 12            | AVDDH    | Р                | 3.3V analog V_{\rm DD}   |
| 13            | VSS_PS   | Gnd              | Digital ground   |
| 14            | DVDDL    | Р                | 1.2V digital $V_{DD}$  |

| Pin<br>Number | Pin Name         | Type<br>(Note 1) |   | F                     | Pin Functio               | n                       |               |                |          |     |    |
|---------------|------------------|------------------|---|-----------------------|---------------------------|-------------------------|---------------|----------------|----------|-----|----|
| 15            | LED2 /<br>PHYAD1 | I/O              | LED Output:<br>Programmable LED2 Output /   |                       |                           |                         |               |                |          |     |    |
|               |                  |                  | Config Mode:<br>The pull-up/pull-down value is latched as PHYAD[1] during<br>power-up/reset. See "Strapping Options" section for details. |                       |                           |                         |               |                |          |     |    |
|               |                  |                  | The LED2 pin is program 41), and is defined as fol  |                       | by the LED                | _MODE s                 | trapping op   | tion (pin      |          |     |    |
|               |                  |                  | Single LED Mode   |                       |                           |                         |               |                |          |     |    |
|               |                  |                  | Link  |                       | Pin State                 |                         | LED Defir     | nition         |          |     |    |
|               |                  |                  | Link off H OFF  |                       |                           |                         |               |                |          |     |    |
|               |                  |                  | Link on (any speed)   |                       | LO                        |                         | ON            |                |          |     |    |
|               |                  |                  | Tri-color Dual LED Mode   | 9                     | Pin S                     | State                   | LED De        | LED Definition |          |     |    |
|               |                  |                  | Link/Activity   |                       | LED2                      | LED1                    | LED2          | LED1           |          |     |    |
|               |                  |                  | Link off  |                       | Н                         | Н                       | OFF           | OFF            |          |     |    |
|               |                  |                  |   |                       |                           | 1000 Link / No Activity |               | L              | Н        | ON  | ON |
|               |                  |                  |   |                       | 1000 Link / Activity (RX, | TX)                     | Toggle        | Н              | Blinking | OFF |    |
|               |                  |                  | 100 Link / No Activity  |                       | Н                         | L                       | OFF           | ON             |          |     |    |
|               |                  |                  | 100 Link / Activity (RX, TX)  |                       | Н                         | Toggle                  | OFF           | Blinking       |          |     |    |
|               |                  |                  | 10 Link / No Activity   | 10 Link / No Activity |                           | L                       | ON            | ON             |          |     |    |
|               |                  |                  | 10 Link / Activity (RX, TX) Toggle Toggle Blinking Blinki   |                       |                           |                         |               |                |          |     |    |
|               |                  |                  | For Tri-color Dual LED M<br>17) to indicate 10 Mbps I   |                       |                           | s in conjur             | nction with L | ED1 (pin       |          |     |    |
| 16            | DVDDH            | Р                | 3.3V/2.5V digital $V_{DD}$  |                       |                           |                         |               |                |          |     |    |

| Pin<br>Number | Pin Name | Type<br>(Note 1) |   | Р        | in Functio   | 'n           |               |          |  |
|---------------|----------|------------------|---|----------|--------------|--------------|---------------|----------|--|
| 17            | LED1 /   | I/O              | LED Output:   |          |              |              |               |          |  |
|               | PHYAD0   |                  | Programmable LED                                    | 1 Outp   | ut /         |              |               |          |  |
|               |          |                  | Config Mode:  |          |              |              |               |          |  |
|               |          |                  | The pull-up/pull-dow<br>up/reset. See "Strap        |          |              |              |               | power-   |  |
|               |          |                  | The LED1 pin is program                             |          |              |              |               | ion (pin |  |
|               |          |                  | 41), and is defined as follows.                     |          |              |              |               |          |  |
|               |          |                  | Single LED Mode                                     |          |              |              |               |          |  |
|               |          |                  | Link Pin State LED Definition                       |          |              |              |               |          |  |
|               |          |                  | No Activity   |          | Н            |              | OFF           |          |  |
|               |          |                  | Activity (RX, TX)                                   |          | Toggle       |              | Blinkin       | ıg       |  |
|               |          |                  | Tri-color Dual LED Mode Pin State LED Definition    |          |              |              |               |          |  |
|               |          |                  | Link/Activity                                       |          |              |              | LED2          | LED1     |  |
|               |          |                  |   |          | Н            | н            | OFF           | OFF      |  |
|               |          |                  | 1000 Link / No Activity                             |          | L            | Н            | ON            | ON       |  |
|               |          |                  | 1000 Link / Activity (RX                            | TX)      | Toggle       | н            | Blinking      | OFF      |  |
|               |          |                  | 100 Link / No Activity                              | ,,       | H            | L            | OFF           | ON       |  |
|               |          |                  | 100 Link / Activity (RX,                            | TX)      | Н            | Toggle       | OFF           | Blinking |  |
|               |          |                  | 10 Link / No Activity                               |          | L            | L            | ON            | ON       |  |
|               |          |                  | 10 Link / Activity (RX, T                           | X)       | Toggle       | Toggle       | Blinking      | Blinking |  |
|               |          |                  | For Tri-color Dual LED N<br>15) to indicate 10 Mbps |          |              | in conjur    | nction with L | ED2 (pin |  |
| 18            | DVDDL    | Р                | 1.2V digital $V_{DD}$                               |          |              |              |               |          |  |
| 19            | TXD0     | I                | RGMII Mode:   |          |              |              |               |          |  |
|               |          |                  | RGMII TD0 (Transm                                   | nit Data | 0) Input     |              |               |          |  |
| 20            | TXD1     | I                | RGMII Mode:   |          |              |              |               |          |  |
|               |          |                  | RGMII TD1 (Transm                                   | nit Data | 1) Input     |              |               |          |  |
| 21            | TXD2     | I                | RGMII Mode:   |          |              |              |               |          |  |
|               |          |                  | RGMII TD2 (Transm                                   | nit Data | 2) Input     |              |               |          |  |
| 22            | TXD3     | I                | RGMII Mode:   |          |              |              |               |          |  |
|               |          |                  | RGMII TD3 (Transm                                   | nit Data | 3) Input     |              |               |          |  |
| 23            | DVDDL    | P                | 1.2V digital V <sub>DD</sub>                        |          |              |              |               |          |  |
| 24            | GTX_CLK  |                  | RGMII Mode:   |          | <b>-</b> .   |              |               |          |  |
|               |          | <u> </u>         | RGMII TXC (Transm                                   | nit Refe | erence Cloo  | ck) Input    |               |          |  |
| 25            | TX_EN    | I                | RGMII Mode:   | nom:+ /  | Control      | <del>.</del> |               |          |  |
| 26            | וסטעם    | P                | RGMII TX_CTL (Tra<br>1.2V digital V <sub>DD</sub>   | insmit ( | Jontrol) Inp | JUL          |               |          |  |
| 20            | DVDDL    |                  | 1.2V ulgital V <sub>DD</sub>                        |          |              |              |               |          |  |

| Pin<br>Number | Pin Name  | Type<br>(Note 1) | Pin Function  |
|---------------|-----------|------------------|---|
| 27            | RXD3 /    | I/O              | RGMII Mode:   |
|               | MODE3     |                  | RGMII RD3 (Receive Data 3) Output /   |
|               |           |                  | Config Mode:  |
|               |           |                  | The pull-up/pull-down value is latched as MODE3 during power-<br>up/reset. See "Strapping Options" section for details.   |
| 28            | RXD2 /    | I/O              | RGMII Mode:   |
|               | MODE2     |                  | RGMII RD2 (Receive Data 2) Output /   |
|               |           |                  | Config Mode:  |
|               |           |                  | The pull-up/pull-down value is latched as MODE2 during power-<br>up/reset. See "Strapping Options" section for details.   |
| 29            | VSS       | Gnd              | Digital ground  |
| 30            | DVDDL     | Р                | 1.2V digital $V_{DD}$   |
| 31            | RXD1 /    | I/O              | RGMII Mode:   |
|               | MODE1     |                  | RGMII RD1 (Receive Data 1) Output /   |
|               |           |                  | Config Mode:  |
|               |           |                  | The pull-up/pull-down value is latched as MODE1 during power-up/ reset. See "Strapping Options" section for details.  |
| 32            | RXD0 /    | I/O              | RGMII Mode:   |
|               | MODE0     |                  | RGMII RD0 (Receive Data 0) Output /   |
|               |           |                  | Config Mode:  |
|               |           |                  | The pull-up/pull-down value is latched as MODE0 during power-up/ reset. See "Strapping Options" section for details.  |
| 33            | RX_DV /   | I/O              | RGMII Mode:   |
|               | CLK125_EN |                  | RGMII RX_CTL (Receive Control) Output /   |
|               |           |                  | Config Mode:  |
|               |           |                  | Latched as CLK125_NDO Output Enable during power-up/reset.<br>See "Strapping Options" section for details.  |
| 34            | DVDDH     | Р                | 3.3V/2.5V digital V $_{ m DD}$  |
| 35            | RX_CLK /  | I/O              | RGMII Mode:   |
|               | PHYAD2    |                  | RGMII RXC (Receive Reference Clock) Output /  |
|               |           |                  | Config Mode:  |
|               |           |                  | The pull-up/pull-down value is latched as PHYAD[2] during power-<br>up/reset. See "Strapping Options" section for details.  |
| 36            | MDC       | Ipu              | Management Data Clock Input   |
|               |           |                  | This pin is the input reference clock for MDIO (pin 37).  |
| 37            | MDIO      | lpu/O            | Management Data Input/Output  |
|               |           |                  | This pin is synchronous to MDC (pin 36) and requires an external pull-up resistor to $3.3V/2.5V$ digital V <sub>DD</sub> in a range from $1.0k\Omega$ to $4.7k\Omega$ . |

| Pin<br>Number | Pin Name     | Type<br>(Note 1) | Pin Function   |
|---------------|--------------|------------------|--|
| 38            | INT_N        | 0                | Interrupt Output   |
|               |              |                  | This pin provides a programmable interrupt output and requires an external pull-up resistor to 3.3V/2.5V digital $V_{DD}$ in a range from $1.0k\Omega$ to $4.7k\Omega$ when active low.                                |
|               |              |                  | Register 1Bh is the Interrupt Control/Status Register for programming the interrupt conditions and reading the interrupt status. Register 1Fh bit 14 sets the interrupt output to active low (default) or active high. |
| 39            | DVDDL        | Р                | 1.2V digital V <sub>DD</sub>   |
| 40            | DVDDH        | Р                | 3.3V/2.5V digital $V_{DD}$   |
| 41            | CLK125_NDO / | I/O              | 125MHz Clock Output  |
|               | LED_MODE     |                  | This pin provides a 125MHz reference clock output option for use by the MAC. /   |
|               |              |                  | Config Mode:   |
|               |              |                  | The pull-up/pull-down value is latched as LED_MODE during<br>power-up/reset. See "Strapping Options" section for details.  |
| 42            | RESET_N      | lpu              | Chip Reset (active low)  |
|               |              |                  | Hardware pin configurations are strapped-in at the de-assertion (rising edge) of RESET_N. See "Strapping Options" section for more details.  |
| 43            | LDO_O        | 0                | On-chip 1.2V LDO Controller Output   |
|               |              |                  | This pin drives the input gate of a P-channel MOSFET to generate 1.2V for the chip's core voltages. If 1.2V is provided by the system and this pin is not used, it can be left floating.                               |
| 44            | AVDDL_PLL    | Р                | 1.2V analog V <sub>DD</sub> for PLL  |
| 45            | ХО           | 0                | 25MHz Crystal feedback   |
|               |              |                  | This pin is a no connect if oscillator or external clock source is used.   |
| 46            | XI           | I                | Crystal / Oscillator / External Clock Input  |
|               |              |                  | 25MHz ±50ppm tolerance   |
| 47            | AVDDH        | Р                | 3.3V analog $V_{DD}$   |
| 48            | ISET         | I/O              | Set transmit output level  |
|               |              |                  | Connect a 4.99k $\Omega$ 1% resistor to ground on this pin.  |
| PADDLE        | P_GND        | Gnd              | Exposed Paddle on bottom of chip   |
|               |              |                  | Connect P_GND to ground.   |

# Note 1:

P = Power supply.

Gnd = Ground.

I = Input.

O = Output.

I/O = Bi-directional.

Ipu = Input with internal pull-up.

lpu/O = Input with internal pull-up / Output.

# 2.2.2 STRAPPING OPTIONS – KSZ9021RN

| Pin Number     | Pin Name                   | Type<br>(Note 1)  |  | Pin Function  |  |  |  |  |
|----------------|----------------------------|-------------------|--|---|--|--|--|--|
| 35<br>15<br>17 | PHYAD2<br>PHYAD1<br>PHYAD0 | I/O<br>I/O<br>I/O | The PHY Address, PHYAD[2:0], is latched at power-up/reset and is configu-<br>rable to any value from 1 to 7. Each PHY address bit is configured as fol-<br>lows:<br>Pull-up = 1<br>Pull-down = 0<br>PHY Address bits [4:3] are always set to '00'. |   |  |  |  |  |
| 27<br>28<br>31 | MODE3<br>MODE2<br>MODE1    | I/O<br>I/O<br>I/O | The MODE[3:0] strap-in pins are latched at power-up/reset and are defi<br>as follows:  |   |  |  |  |  |
| 32             | MODE0                      | I/O               | MODE[3]  | Mode  |  |  |  |  |
|                |                            |                   | 0000   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 0001   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 0010   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 0011   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 0100   | NAND Tree Mode  |  |  |  |  |
|                |                            |                   | Reserved - not used  |   |  |  |  |  |
|                |                            |                   | 0110   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 0111   | Chip Power Down Mode  |  |  |  |  |
|                |                            |                   | 1000   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 1001   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 1010   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 1011   | Reserved - not used   |  |  |  |  |
|                |                            |                   | 1100   | RGMII Mode - advertise 1000Base-T full-duplex only  |  |  |  |  |
|                |                            |                   | 1101   | RGMII Mode - advertise 1000Base-T full and Half-<br>duplex only   |  |  |  |  |
|                |                            |                   | 1110   | RGMII Mode - advertise all capabilities (10/100/1000 speed half/full duplex), except 1000Base-T half-<br>duplex |  |  |  |  |
|                |                            |                   | 1111   | RGMII Mode - advertise all capabilities (10/100/1000 speed half/full duplex)                                    |  |  |  |  |
|                | 011//05                    |                   |  | vertise all capabilities (10/100/1000 speed half/full duplex)   |  |  |  |  |
| 33             | CLK125_E<br>N              | I/O               | _  | ched at power-up/reset and is defined as follows:   |  |  |  |  |
|                | IN                         |                   | Pull-up = Enable 125MHz Clock Output   |   |  |  |  |  |
|                |                            |                   | Pull-down = Disable 125MHz Clock Output  |   |  |  |  |  |
|                |                            |                   | Pin 41 (CLK125_NDO) provides the 125MHz reference clock output option for use by the MAC.  |   |  |  |  |  |
| 41             | LED                        | I/O               | LED_MODE is late   | ched at power-up/reset and is defined as follows:   |  |  |  |  |
|                | MODE                       |                   | Pull-up = Sing   | le LED Mode   |  |  |  |  |
|                |                            |                   | Pull-down = T  | ri-color Dual LED Mode  |  |  |  |  |

**Note 1:** I/O = Bi-directional.

Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may be driven during power-up or reset, and consequently cause the PHY strap-in pins on the RGMII signals to be latched to the incorrect configuration. In this case, it is recommended to add external pull-ups/pull-downs on the PHY strap-in pins to ensure the PHY is configured to the correct pin strap-in mode.

# 3.0 FUNCTIONAL OVERVIEW

The KSZ9021RL/RN is a completely integrated triple speed (10Base-T/100Base-TX/1000Base-T) Ethernet Physical Layer Transceiver solution for transmission and reception of data over a standard CAT-5 unshielded twisted pair (UTP) cable. Its on-chip proprietary 1000Base-T transceiver and Manchester/MLT-3 signaling-based 10Base-T/100Base-TX transceivers are all IEEE 802.3 compliant.


The KSZ9021RL/RN reduces board cost and simplifies board layout by using on-chip termination resistors for the four differential pairs and by integrating a LDO controller to drive a low cost MOSFET to supply the 1.2V core.

On the copper media interface, the KSZ9021RL/RN can automatically detect and correct for differential pair misplacements and polarity reversals, and correct propagation delays and re-sync timing between the four differential pairs, as specified in the IEEE 802.3 standard for 1000Base-T operation.

The KSZ9021RL/RN provides the RGMII interface for a direct and seamless connection to RGMII MACs in Gigabit Ethernet Processors and Switches for data transfer at 10/100/1000Mbps speed.

The following figure shows a high-level block diagram of the KSZ9021RL/RN.

# FIGURE 3-1: KSZ9021RL/RN BLOCK DIAGRAM



# 3.1 Functional Description: 10Base-T/100Base-TX Transceiver

### 3.1.1 100BASE-TX TRANSMIT

The 100Base-TX transmit function performs parallel to serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, and MLT-3 encoding and transmission.

The circuitry starts with a parallel-to-serial conversion, which converts the RGMII data from the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serial-ized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT-3 current output. The output current is set by an external  $4.99 k\Omega$  1% resistor for the 1:1 transformer ratio.

The output signal has a typical rise/fall time of 4ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10Base-T output is also incorporated into the 100Base-TX transmitter.

### 3.1.2 100BASE-TX RECEIVE

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT-3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the cable length, the equalizer must adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT-3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/ 5B decoder. Finally, the NRZ serial data is converted to the RGMII format and provided as the input data to the MAC.

# 3.1.3 SCRAMBLER/DE-SCRAMBLER (100BASE-TX ONLY)

The purpose of the scrambler is to spread the power spectrum of the signal to reduce electromagnetic interference (EMI) and baseline wander. Transmitted data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). The scrambler generates a 2047-bit non-repetitive sequence, and the receiver then de-scrambles the incoming data stream using the same sequence as at the transmitter.

#### 3.1.4 10BASE-T TRANSMIT

The output 10Base-T driver is incorporated into the 100Base-TX driver to allow transmission with the same magnetic. They are internally wave-shaped and pre-emphasized into typical outputs of 2.5V amplitude. The harmonic contents are at least 31 dB below the fundamental when driven by an all-ones Manchester-encoded signal.

# 3.1.5 10BASE-T RECEIVE


On the receive side, input buffer and level detecting squelch circuits are employed. A differential input receiver circuit and a phase-locked loop (PLL) perform the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 300 mV or with short pulse widths in order to prevent noises at the receive inputs from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ9021RL/RN decodes a data frame. The receiver clock is maintained active during idle periods in between receiving data frames.

# 3.2 Functional Description: 1000Base-T Transceiver

The 1000Base-T transceiver is based on a mixed-signal/digital signal processing (DSP) architecture, which includes the analog front-end, digital channel equalizers, trellis encoders/decoders, echo cancellers, cross-talk cancellers, precision clock recovery scheme, and power efficient line drivers.

The following figure shows a high-level block diagram of a single channel of the 1000Base-T transceiver for one of the four differential pairs.

### FIGURE 3-2: KSZ9021RL/RN 1000BASE-T BLOCK DIAGRAM – SINGLE CHANNEL



# 3.2.1 ANALOG ECHO CANCELLATION CIRCUIT

In 1000Base-T mode, the analog echo cancellation circuit helps to reduce the near-end echo. This analog hybrid circuit relieves the burden of the ADC and the adaptive equalizer.

This circuit is disabled in 10Base-T/100Base-TX mode.

#### 3.2.2 AUTOMATIC GAIN CONTROL (AGC)

In 1000Base-T mode, the automatic gain control (AGC) circuit provides initial gain adjustment to boost up the signal level. This pre-conditioning circuit is used to improve the signal-to-noise ratio of the receive signal.

# 3.2.3 ANALOG-TO-DIGITAL CONVERTER (ADC)

In 1000Base-T mode, the analog-to-digital converter (ADC) digitizes the incoming signal. ADC performance is essential to the overall performance of the transceiver.

This circuit is disabled in 10Base-T/100Base-TX mode.

# 3.2.4 TIMING RECOVERY CIRCUIT

In 1000Base-T mode, the mixed-signal clock recovery circuit, together with the digital phase locked loop, is used to recover and track the incoming timing information from the received data. The digital phase locked loop has very low long-term jitter to maximize the signal-to-noise ratio of the receive signal.

The 1000Base-T slave PHY is required to transmit the exact receive clock frequency recovered from the received data back to the 1000Base-T master PHY. Otherwise, the master and slave will not be synchronized after long transmission. Additionally, this helps to facilitate echo cancellation and NEXT removal.

# 3.2.5 ADAPTIVE EQUALIZER

In 1000Base-T mode, the adaptive equalizer provides the following functions:

- Detection for partial response signaling
- Removal of NEXT and ECHO noise
- Channel equalization

Signal quality is degraded by residual echo that is not removed by the analog hybrid and echo due to impedance mismatch. The KSZ9021RL/RN employs a digital echo canceller to further reduce echo components on the receive signal.

In 1000Base-T mode, the data transmission and reception occurs simultaneously on all four pairs of wires (four channels). This results in high frequency cross-talk coming from adjacent wires. The KSZ9021RL/RN employs three NEXT cancellers on each receive channel to minimize the cross-talk induced by the other three channels.

In 10Base-T/100Base-TX mode, the adaptive equalizer needs only to remove the inter-symbol interference and recover the channel loss from the incoming data.

### 3.2.6 TRELLIS ENCODER AND DECODER

In 1000Base-T mode, the transmitted 8-bit data is scrambled into 9-bit symbols and further encoded into 4D-PAM5 symbols. The initial scrambler seed is determined by the specific PHY address to reduce EMI when more than one KSZ9021RL/RN is used on the same board. On the receiving side, the idle stream is examined first. The scrambler seed, pair skew, pair order and polarity have to be resolved through the logic. The incoming 4D-PAM5 data is then converted into 9-bit symbols and then de-scrambled into 8-bit data.

# 3.3 Functional Description: 10/100/1000 Transceiver Features

#### 3.3.1 AUTO MDI/MDI-X

The Automatic MDI/MDI-X feature eliminates the need to determine whether to use a straight cable or a crossover cable between the KSZ9021RL/RN and its link partner. This auto-sense function detects the MDI/MDI-X pair mapping from the link partner, and then assigns the MDI/MDI-X pair mapping of the KSZ9021RL/RN accordingly.

The following table shows the KSZ9021RL/RN 10/100/1000 pin-out assignments for MDI/MDI-X pin mapping.

| Pin (RJ-45 pair) |            | MDI        |          |            | MDI-X      |          |
|------------------|------------|------------|----------|------------|------------|----------|
|                  | 1000Base-T | 100Base-TX | 10Base-T | 1000Base-T | 100Base-TX | 10Base-T |
| TXRXP/M_A (1,2)  | A+/-       | TX+/-      | TX+/-    | B+/-       | RX+/-      | RX+/-    |
| TXRXP/M_B (3,6)  | B+/-       | RX+/-      | RX+/-    | A+/-       | TX+/-      | TX+/-    |
| TXRXP/M_C (4,5)  | C+/-       | Not used   | Not used | D+/-       | Not used   | Not used |
| TXRXP/M_D (7,8)  | D+/-       | Not used   | Not used | C+/-       | Not used   | Not used |

TABLE 3-1: MDI/MDI-X PIN MAPPING

Auto MDI/MDI-X is enabled by default. It is disabled by writing a one to register 28 (1Ch) bit 6. MDI and MDI-X mode is set by register 28 (1Ch) bit 7 if auto MDI/MDI-X is disabled.

An isolation transformer with symmetrical transmit and receive data paths is recommended to support auto MDI/MDI-X.

# 3.3.2 PAIR- SWAP, ALIGNMENT, AND POLARITY CHECK

In 1000Base-T mode, the KSZ9021RL/RN:

- Detects incorrect channel order and automatically restore the pair order for the A, B, C, D pairs (four channels)
- Supports 50
- ±10ns difference in propagation delay between pairs of channels in accordance with the IEEE 802.3 standard, and automatically corrects the data skew so the corrected 4-pairs of data symbols are synchronized

Incorrect pair polarities of the differential signals are automatically corrected for all speeds.

### 3.3.3 WAVE SHAPING, SLEW RATE CONTROL AND PARTIAL RESPONSE

In communication systems, signal transmission encoding methods are used to provide the noise-shaping feature and to minimize distortion and error in the transmission channel.

- For 1000Base-T, a special partial response signaling method is used to provide the band-limiting feature for the transmission path.
- · For 100Base-TX, a simple slew rate control method is used to minimize EMI.
- For 10Base-T, pre-emphasis is used to extend the signal quality through the cable.

### 3.3.4 PLL CLOCK SYNTHESIZER

The KSZ9021RL/RN generates 125MHz, 25MHz and 10MHz clocks for system timing. Internal clocks are generated from the external 25MHz crystal or reference clock.

# 3.4 Auto-Negotiation

The KSZ9021RL/RN conforms to the auto-negotiation protocol, defined in Clause 28 of the IEEE 802.3 Specification.

Auto-negotiation allows UTP (Unshielded Twisted Pair) link partners to select the highest common mode of operation.

During auto-negotiation, link partners advertise capabilities across the UTP link to each other, and then compare their own capabilities with those they received from their link partners. The highest speed and duplex setting that is common to the two link partners is selected as the mode of operation.


The following list shows the speed and duplex operation mode from highest to lowest.

- Priority 1: 1000Base-T, full-duplex
- Priority 2: 1000Base-T, half-duplex
- Priority 3: 100Base-TX, full-duplex
- Priority 4: 100Base-TX, half-duplex
- Priority 5: 10Base-T, full-duplex
- Priority 6: 10Base-T, half-duplex

If auto-negotiation is not supported or the KSZ9021RL/RN link partner is forced to bypass auto-negotiation for 10Base-T and 100Base-TX modes, then the KSZ9021RL/RN sets its operating mode by observing the input signal at its receiver. This is known as parallel detection, and allows the KSZ9021RL/RN to establish a link by listening for a fixed signal protocol in the absence of auto-negotiation advertisement protocol.

The auto-negotiation link up process is shown in the following flow chart.





For 1000Base-T mode, auto-negotiation is required and always used to establish link. During 1000Base-T auto-negotiation, Master and Slave configuration is first resolved between link partners, and then link is established with the highest common capabilities between link partners.

Auto-negotiation is enabled by default at power-up or after hardware reset. Afterwards, auto-negotiation can be enabled or disabled through register 0 bit 12. If auto-negotiation is disabled, then the speed is set by register 0 bits 6 and 13, and the duplex is set by register 0 bit 8.

If the speed is changed on the fly, then the link goes down and either auto-negotiation or parallel detection will initiate until a common speed between KSZ9021RL/RN and its link partner is re-established for link.

If link is already established, and there is no change of speed on the fly, then the changes will not take effect unless either auto-negotiation is restarted through register 0 bit 9, or a link down to link up transition occurs (i.e., disconnecting and reconnecting the cable).

After auto-negotiation is completed, the link status is updated in register 1 and the link partner capabilities are updated in registers 5, 6, and 10.

The auto-negotiation finite state machines employ interval timers to manage the auto-negotiation process. The duration of these timers under normal operating conditions are summarized in the following table.

| Auto-Negotiation Interval Timers | Time Duration |
|----------------------------------|---------------|
| Transmit Burst interval          | 16ms          |
| Transmit Pulse interval          | 68µs          |
| FLP detect minimum time          | 17.2µs        |
| FLP detect maximum time          | 185µs         |
| Receive minimum Burst interval   | 6.8ms         |
| Receive maximum Burst interval   | 112ms         |
| Data detect minimum interval     | 35.4µs        |
| Data detect maximum interval     | 95µs          |
| NLP test minimum interval        | 4.5ms         |
| NLP test maximum interval        | 30ms          |
| Link Loss time                   | 52ms          |
| Break Link time                  | 1480ms        |
| Parallel Detection wait time     | 830ms         |
| Link Enable wait time            | 1000ms        |

### TABLE 3-2: AUTO-NEGOTIATION TIMERS

# 3.5 RGMII Interface

The Reduced Gigabit Media Independent Interface (RGMII) is compliant with the RGMII Version 1.3 Specification. It provides a common interface between RGMII PHYs and MACs, and has the following key characteristics:

- Pin count is reduced from 24 pins for the IEEE Gigabit Media Independent Interface (GMII) to 12 pins for RGMII.
- All speeds (10Mbps, 100Mbps, and 1000Mbps) are supported at both half and full duplex.
- Data transmission and reception are independent and belong to separate signal groups.
- Transmit data and receive data are each 4-bit wide, a nibble.

In RGMII operation, the RGMII pins function as follow:

- The MAC sources the transmit reference clock, TXC, at 125MHz for 1000Mbps, 25MHz for 100Mbps and 2.5MHz for 10Mbps.
- The PHY recovers and sources the receive reference clock, RXC, at 125MHz for 1000Mbps, 25MHz for 100Mbps and 2.5MHz for 10Mbps.
- For 1000Base-T, the transmit data, TXD[3:0], is presented on both edges of TXC, and the received data, RXD[3:0], is clocked out on both edges of the recovered 125 MHz clock, RXC.
- For 10Base-T/100Base-TX, the MAC will hold TX\_CTL low until both PHY and MAC operate at the same speed. During the speed transition, the receive clock will be stretched on either positive or negative pulse to ensure that no clock glitch is presented to the MAC at any time.
- TX\_ER and RX\_ER are combined with TX\_EN and RX\_DV, respectively, to form TX\_CTL and RX\_CTL. These two RGMII control signals are valid at the falling clock edge.

After power-up or reset, the KSZ9021RL/RN is configured to RGMII mode if the MODE[3:0] strap-in pins are set to one of the RGMII mode capability options. See Strapping Options section for available options.

The KSZ9021RL/RN has the option to output a low jitter 125MHz reference clock on the CLK125\_NDO pin. This clock provides a lower cost reference clock alternative for RGMII MACs that require a 125MHz crystal or oscillator. The 125MHz clock output is enabled after power-up or reset if the CLK125\_EN strap-in pin is pulled high.

# 3.5.1 RGMII SIGNAL DEFINITION

The following table describes the RGMII signals. Refer to the RGMII Version 1.3 Specification for more detailed information.


| TABLE 3-3: RGMII SIGNAL DEFINITION |
|------------------------------------|
|------------------------------------|

| RGMII<br>Signal Name<br>(per spec) | RGMII<br>Signal Name<br>(per KSZ9021RL/RN) | Pin Type<br>(with respect<br>to PHY) | Pin Type<br>(with respect<br>to MAC) | Description  |
|------------------------------------|--|--------------------------------------|--------------------------------------|--|
| TXC                                | GTX_CLK                                    | Input                                | Output                               | Transmit Reference Clock<br>(125MHz for 1000Mbps, 25MHz for<br>100Mbps, 2.5MHz for 10Mbps) |
| TX_CTL                             | TX_EN                                      | Input                                | Output                               | Transmit Control   |
| TXD[3:0]                           | TXD[3:0]                                   | Input                                | Output                               | Transmit Data [3:0]  |
| RXC                                | RX_CLK                                     | Output                               | Input                                | Receive Reference Clock<br>(125MHz for 1000Mbps, 25MHz for<br>100Mbps, 2.5MHz for 10Mbps)  |
| RX_CTL                             | RX_DV                                      | Output                               | Input                                | Receive Control  |
| RXD[3:0]                           | RXD[3:0]                                   | Output                               | Input                                | Receive Data [3:0]   |

# 3.5.2 RGMII SIGNAL DIAGRAM

The KSZ9021RL/RN RGMII pin connections to the MAC are shown in the following figure.

# FIGURE 3-4: KSZ9021RL/RN RGMII INTERFACE



### 3.5.3 RGMII PAD SKEW REGISTERS

Pad skew registers are available for all RGMII pins (clocks, control signals, and data bits) to provide programming options to adjust or correct the timing relationship for each RGMII pin. Because RGMII is a source-synchronous bus interface, the timing relationship needs to be maintained only within the RGMII pin's respective timing group.

- RGMII transmit timing group pins: GTX\_CLK, TX\_EN, TXD[3:0]
- RGMII receive timing group pins: RX\_CLK, RX\_DV, RXD[3:0]

The following three registers located at Extended Registers 260 (104h), 261 (105h), and 262 (106h) are provided for pad skew programming.

| Address      | Name              | Name Description                            |    |      |
|--------------|-------------------|---|----|------|
| Register 260 | (104h) – RGMII CI | ock and Control Pad Skew                    |    |      |
| 260.15:12    | rxc_pad_skew      | RGMII RXC PAD Skew Control (0.12ns/step)    | RW | 0111 |
| 260.11:8     | rxdv_pad_skew     | RGMII RX_CTL PAD Skew Control (0.12ns/step) | RW | 0111 |
| 260.7:4      | txc_pad_skew      | RGMII TXC PAD Skew Control (0.12ns/step)    | RW | 0111 |
| 260.3:0      | txen_pad_skew     | RGMII TX_CTL PAD Skew Control (0.12ns/step) | RW | 0111 |
| Register 261 | (105h) – RGMII R) | C Data Pad Skew                             | 1  | 1    |
| 261.15:12    | rxd3_pad_skew     | RGMII RXD3 PAD Skew Control (0.12ns/step)   | RW | 0111 |
| 261.11:8     | rxd2_pad_skew     | RGMII RXD2 PAD Skew Control (0.12ns/step)   | RW | 0111 |
| 261.7:4      | rxd1_pad_skew     | RGMII RXD1 PAD Skew Control (0.12ns/step)   | RW | 0111 |
| 261.3:0      | rxd0_pad_skew     | RGMII RXD0 PAD Skew Control (0.12ns/step)   | RW | 0111 |
| Register 262 | (106h) – RGMII TX | Data Pad Skew                               |    |      |
| 262.15:12    | txd3_pad_skew     | RGMII TXD3 PAD Skew Control (0.12ns/step)   | RW | 0111 |
| 262.11:8     | txd2_pad_skew     | RGMII TXD2 PAD Skew Control (0.12ns/step)   | RW | 0111 |
| 262.7:4      | txd1_pad_skew     | RGMII TXD1 PAD Skew Control (0.12ns/step)   | RW | 0111 |
| 262.3:0      | txd0_pad_skew     | RGMII TXD0 PAD Skew Control (0.12ns/step)   | RW | 0111 |

TABLE 3-4: RGMII PAD SKEW REGISTERS

The RGMII clocks, control signals, and data bits have 4-bit skew settings.

Each register bit is approximately a 0.12ns step change. A single-bit decrement decreases the delay by approximately 0.12ns, while a single-bit increment increases the delay by approximately 0.12ns.

The following table lists the approximate absolute delay for each pad skew (value) setting.

| Pad Skew (value) | Delay (ns)                          |
|------------------|-------------------------------------|
| 0000             | -0.84                               |
| 0001             | -0.72                               |
| 0010             | -0.60                               |
| 0011             | -0.48                               |
| 0100             | -0.36                               |
| 0101             | -0.24                               |
| 0110             | -0.12                               |
| 0111             | No delay adjustment (default value) |
| 1000             | +0.12                               |
| 1001             | +0.24                               |
| 1010             | +0.36                               |
| 1011             | +0.48                               |
| 1100             | +0.60                               |
| 1101             | +0.72                               |
| 1110             | +0.84                               |
| 1111             | +0.96                               |

### TABLE 3-5: ABSOLUTE DELAY FOR 4-BIT PAD SKEW SETTING

When computing the RGMII timing relationships, delays along the entire data path must be aggregated to determine the total delay to be used for comparison between RGMII pins within their respective timing group. For the transmit data path, total delay includes MAC output delay, MAC-to-PHY PCB routing delay, and PHY (KSZ9021RL/RN) input delay and skew setting (if any). For the receive data path, the total delay includes PHY (KSZ9021RL/RN) output delay, PHY-to-MAC PCB routing delay, and MAC input delay and skew setting (if any).

After power-up or reset, the KSZ9021RL/RN defaults to the following timings at its RGMII I/O pins to support off-chip data-to-clock skew timing, as extended PCB trace run, according to the RGMII Version 1.3 Specification:

- Transmit Inputs: GTX\_CLK clock is in sync within ±500ps of TX\_EN and TXD[3:0]
- Receive outputs: RX\_CLK clock is in sync within ±500ps of RX\_DV and RXD[3:0]

Alternatively, the KSZ9021RL/RN can be programmed to support RGMII v2.0 with the required data-to-clock skew implemented on-chip. If the delay is not implemented on the PCB and not programmed inside the MAC, the clock skew delay can be implemented via KSZ9021RL/RN registers 260 (104h), 261 (105h) and 262 (106h). These registers are accessed indirectly via the following registers:

- Register 11 (Bh) // Extended Register Control
- Register 12 (Ch) // Extended Register Data Write
- Register 13 (Dh) // Extended Register Data Read

For the required data-to-clock delays:

- For the RGMII transmit path, if there is no skew adjustment in the GMAC and also no skew on the PCB, set register 260 (104h) bits [7:0] to 'F0' to delay the GTX\_CLK and speed up TXEN.
- For the RGMII receive path, if there is no skew adjustment in the GMAC and also no skew on the PCB, set register 260 (104h) bits [15:8] to 'F0' to delay the RX\_CLK and speed up RXDV.

Additionally, RXD[3:0] and TXD[3:0] can be sped up by 0.84ns by setting the 4 register bits for each data bit to 0x0h in register 261 (105h) and register 262 (106h), respectively.

Effectively, the 0.96ns clock delays and -0.84ns data delays (negative means speed up) will produce a combined datato-clock skew of 1.8ns.

### 3.5.4 RGMII IN-BAND STATUS

The KSZ9021RL/RN can provide in-band status to the MAC during the inter-frame gap when RX\_DV is de-asserted. RGMII in-band status is disabled by default. It is enabled by writing a one to extended register 256 (100h) bit 8.

The in-band status is sent to the MAC using the RXD[3:0] data pins, and is described in the following table.

| RX_DV   | RXD3  | RXD[2:1]  | RXD0  |
|---|---|---|---|
| 0<br>(valid only when RX_DV is low<br>and register 256 bit 8 is set to 1) | Duplex Status<br>0 = half-duplex<br>1 = full-duplex | RX_CLK clock speed<br>00 = 2.5MHz<br>01 = 25MHz<br>10 = 125MHz<br>11 = reserved | Link Status<br>0 = Link down<br>1 = Link up |

### TABLE 3-6: RGMII IN-BAND STATUS

# 3.6 MII Management (MIIM) Interface

The KSZ9021RL/RN supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input/ Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the state of the KSZ9021RL/ RN. An external device with MIIM capability is used to read the PHY status and/or configure the PHY settings. Further detail on the MIIM interface can be found in Clause 22.2.4.5 of the IEEE 802.3 Specification.

The MIIM interface consists of the following:

- · A physical connection that incorporates the clock line (MDC) and the data line (MDIO).
- A specific protocol that operates across the aforementioned physical connection that allows an external controller to communicate with one or more KSZ9021RL/RN device. Each KSZ9021RL/RN device is assigned a PHY address between 1 and 7 by the PHYAD[2:0] strapping pins.
- A 32 register address space to access the KSZ9021RL/RN IEEE Defined Registers, Vendor Specific Registers and Extended Registers. See Register Map section.

The following table shows the MII Management frame format for the KSZ9021RL/RN.

#### TABLE 3-7: MII MANAGEMENT FRAME FORMAT – FOR KSZ9021RL/RN

|       | Preamble | Start of<br>Frame | Read/Write<br>OP Code | PHY<br>Address<br>Bits [4:0] | REG<br>Address<br>Bits [4:0] | ТА | Data<br>Bits [15:0] | Idle |
|-------|----------|-------------------|-----------------------|------------------------------|------------------------------|----|---------------------|------|
| Read  | 32 1's   | 01                | 10                    | 00AAA                        | RRRRR                        | Z0 | DDDDDDDD_DDDDDDD    | Z    |
| Write | 32 1's   | 01                | 01                    | 00AAA                        | RRRRR                        | 10 | DDDDDDDD_DDDDDDD    | Z    |

# 3.7 Interrupt (INT\_N)

The INT\_N pin is an optional interrupt signal that is used to inform the external controller that there has been a status update in the KSZ9021RL/RN PHY register. Bits [15:8] of register 27 (1Bh) are the interrupt control bits to enable and disable the conditions for asserting the INT\_N signal. Bits [7:0] of register 27 (1Bh) are the interrupt status bits to indicate which interrupt conditions have occurred. The interrupt status bits are cleared after reading register 27 (1Bh).

Bit 14 of register 31 (1Fh) sets the interrupt level to active high or active low. The default is active low.

The MII management bus option gives the MAC processor complete access to the KSZ9021RL/RN control and status registers. Additionally, an interrupt pin eliminates the need for the processor to poll the PHY for status change.

# 3.8 LED Mode

The KSZ9021RL/RN provides two programmable LED output pins, LED2 and LED1, which are configurable to support two LED modes. The LED mode is configured by the LED\_MODE strap-in pin. It is latched at power-up/reset and is defined as follows:

- Pull-up: Single LED Mode
- Pull-down: Tri-color Dual LED Mode

#### 3.8.1 SINGLE LED MODE

In Single LED Mode, the LED2 pin indicates the link status while the LED1 pin indicates the activity status, as shown in the following table.

| LED Pin | Pin State | LED Definition | Link/Activity       |
|---------|-----------|----------------|---------------------|
| LED2    | Н         | OFF            | Link off            |
|         | L         | ON             | Link on (any speed) |
| LED1    | Н         | OFF            | No Activity         |
|         | Toggle    | Blinking       | Activity (RX, TX)   |

#### TABLE 3-8:SINGLE LED MODE – PIN DEFINITION

### 3.8.2 TRI-COLOR DUAL LED MODE

In Tri-color Dual LED Mode, the Link and Activity status are indicated by the LED2 pin for 1000Base-T, by the LED1 pin for 100Base-TX, and by both LED2 and LED1 pin, working in conjunction, for 10Base-T. This is summarized in the following table.

| LED Pin<br>(State) |        | LED Pin<br>(Definition) |          | Link/Activity                 |
|--------------------|--------|-------------------------|----------|-------------------------------|
| LED2               | LED1   | LED2                    | LED1     |                               |
| Н                  | Н      | OFF                     | OFF      | Link off                      |
| L                  | Н      | ON                      | OFF      | 1000 Link / No Activity       |
| Toggle             | Н      | Blinking                | OFF      | 1000 Link / Activity (RX, TX) |
| Н                  | L      | OFF                     | ON       | 100 Link / No Activity        |
| Н                  | Toggle | OFF                     | Blinking | 100 Link / Activity (RX, TX)  |
| L                  | L      | ON                      | ON       | 10 Link / No Activity         |
| Toggle             | Toggle | Blinking                | Blinking | 10 Link / Activity (RX, TX)   |

Each LED output pin can directly drive a LED with a series resistor (typically  $220\Omega$  to  $470\Omega$ ).

For activity indication, the LED output toggles at approximately 12.5Hz (80ms) to ensure visibility to the human eye.

# 3.9 NAND Tree Support

The KSZ9021RL/RN provides parametric NAND tree support for fault detection between chip I/Os and board. NAND tree mode is enabled at power-up/reset with the MODE[3:0] strap-in pins set to 0100.

The following tables list the NAND tree pin order for KSZ9021RL and KSZ9021RN.

| Pin        | Description |
|------------|-------------|
| LED2       | Input       |
| LED1       | Input       |
| TXD0       | Input       |
| TXD1       | Input       |
| TXD2       | Input       |
| TXD3       | Input       |
| TX_ER      | Input       |
| GTX_CLK    | Input       |
| TX_EN      | Input       |
| RX_DV      | Input       |
| RX_ER      | Input       |
| RX_CLK     | Input       |
| CRS        | Input       |
| COL        | Input       |
| INT_N      | Input       |
| MDC        | Input       |
| MDIO       | Input       |
| CLK125_NDO | Output      |

### TABLE 3-10: NAND TREE TEST PIN ORDER – FOR KSZ9021RL

#### TABLE 3-11: NAND TREE TEST PIN ORDER - FOR KSZ9021RN

| Pin        | Description |
|------------|-------------|
| LED2       | Input       |
| LED1       | Input       |
| TXD0       | Input       |
| TXD1       | Input       |
| TXD2       | Input       |
| TXD3       | Input       |
| GTX_CLK    | Input       |
| TX_EN      | Input       |
| RX_DV      | Input       |
| RX_CLK     | Input       |
| INT_N      | Input       |
| MDC        | Input       |
| MDIO       | Input       |
| CLK125_NDO | Output      |

# 3.10 Power Management

The KSZ9021RL/RN offers the following power management modes:

### 3.10.1 POWER SAVING MODE

This mode is a KSZ9021RL/RN green feature to reduce power consumption when the cable is unplugged. It is in effect when auto-negotiation mode is enabled and the cable is disconnected (no link).

#### 3.10.2 SOFTWARE POWER DOWN MODE

This mode is used to power down the KSZ9021RL/RN device when it is not in use after power-up. Power down mode is enabled by writing a one to register 0h bit 11. In the power down state, the KSZ9021RL/RN disables all internal functions, except for the MII management interface. The KSZ9021RL/RN exits power down mode after writing a zero to register 0h bit 11.

### 3.10.3 CHIP POWER DOWN MODE

This mode provides the lowest power state for the KSZ9021RL/RN when it is not in use and is mounted on the board. Chip power down mode is enabled at power-up/reset with the MODE[3:0] strap-in pins set to 0111. The KSZ9021RL/ RN exits chip power down mode when a hardware reset is applied to the RESET\_N pin with the MODE[3:0] strap-in pins set to an operating mode other than chip power down mode.

### 4.0 **REGISTER DESCRIPTION**

#### 4.1 Register Map

The IEEE 802.3 Specification provides a 32 register address space for the PHY. Registers 0 thru 15 are standard PHY registers, defined per the specification. Registers 16 thru 31 are vendor specific registers.

The KSZ9021RL/RN uses the IEEE provided register space for IEEE Defined Registers and Vendor Specific Registers, and uses the following registers to access Extended Registers:

- Register 11 (Bh) for Extended Register Control
- · Register 12 (Ch) for Extended Register Data Write
- · Register 13 (Dh) for Extended Register Data Read

Examples:

- Extended Register Read // Read from Operation Mode Strap Status Register
- 1. Write register 11 (Bh) with 0103h
- 2. Read register 13 (Dh)

· Extended Register Write

// Set register 259 (103h) for read
// Read register value

// Set register 258 (102h) for write

- // Write to Operation Mode Strap Override Register
- 1. Write register 11 (Bh) with 8102h
- 2. Write register 12 (Ch) with 0010h

// Write 0010h value to register to set NAND Tree mode

| Register Number (Hex)     | Description                                     |
|---------------------------|---|
| IEEE Defined Registers    |   |
| 0 (0h)                    | Basic Control                                   |
| 1 (1h)                    | Basic Status                                    |
| 2 (2h)                    | PHY Identifier 1                                |
| 3 (3h)                    | PHY Identifier 2                                |
| 4 (4h)                    | Auto-Negotiation Advertisement                  |
| 5 (5h)                    | Auto-Negotiation Link Partner Ability           |
| 6 (6h)                    | Auto-Negotiation Expansion                      |
| 7 (7h)                    | Auto-Negotiation Next Page                      |
| 8 (8h)                    | Auto-Negotiation Link Partner Next Page Ability |
| 9 (9h)                    | 1000Base-T Control                              |
| 10 (Ah)                   | 1000Base-T Status                               |
| 11 (Bh)                   | Extended Register – Control                     |
| 12 (Ch)                   | Extended Register – Data Write                  |
| 13 (Dh)                   | Extended Register – Data Read                   |
| 14 (Eh)                   | Reserved  |
| 15 (Fh)                   | Extended – MII Status                           |
| Vendor Specific Registers |   |
| 16 (10h)                  | Reserved  |
| 17 (11h)                  | Remote Loopback, LED Mode                       |
| 18 (12h)                  | LinkMD <sup>®</sup> – Cable Diagnostic          |
| 19 (13h)                  | Digital PMA/PCS Status                          |
| 20 (14h)                  | Reserved  |
| 21 (15h)                  | RXER Counter                                    |
| 22 (16h) – 26 (1Ah)       | Reserved  |
| 27 (1Bh)                  | Interrupt Control/Status                        |

© 2009-2019 Microchip Technology Inc.

| Register Number (Hex) | Description                      |
|-----------------------|----------------------------------|
| 28 (1Ch)              | Digital Debug Control 1          |
| 29 (1Dh) – 30 (1Eh)   | Reserved                         |
| 31 (1Fh)              | PHY Control                      |
| Extended Registers    |                                  |
| 256 (100h)            | Common Control                   |
| 257 (101h)            | Strap Status                     |
| 258 (102h)            | Operation Mode Strap Override    |
| 259 (103h)            | Operation Mode Strap Status      |
| 260 (104h)            | RGMII Clock and Control Pad Skew |
| 261 (105h)            | RGMII RX Data Pad Skew           |
| 262 (106h)            | RGMII TX Data Pad Skew           |
| 263 (107h)            | Analog Test Register             |

#### 4.1.1 IEEE DEFINED REGISTERS

| Address      | Name                         | Description  | Mode<br>(Note 1) | Default          |
|--------------|------------------------------|--|------------------|------------------|
| Register 0 ( | 0h) – Basic Cor              | htrol  |                  |                  |
| 0.15         | Reset                        | 1 = Software PHY reset<br>0 = Normal operation   | RW/SC            | 0                |
|              |                              | This bit is self-cleared after a '1' is written to it.   |                  |                  |
| 0.14         | Loop-back                    | 1 = Loop-back mode<br>0 = Normal operation   | RW               | 0                |
| 0.13         | Speed Select                 | [0.6, 0.13]  | RW               | Hardware Setting |
|              | (LSB)                        | [1,1] = Reserved   |                  |                  |
|              |                              | [1,0] = 1000Mbps   |                  |                  |
|              |                              | [0,1] = 100Mbps  |                  |                  |
|              |                              | [0,0] = 10Mbps   |                  |                  |
|              |                              | This bit is ignored if auto-negotiation is enabled (register $0.12 = 1$ ).                         |                  |                  |
| 0.12         | Auto-Negotia-<br>tion Enable | <ul><li>1 = Enable auto-negotiation process</li><li>0 = Disable auto-negotiation process</li></ul> | RW               | 1                |
|              |                              | If enabled, auto-negotiation result overrides settings in register 0.13, 0.8 and 0.6.              |                  |                  |
| 0.11         | Power Down                   | 1 = Power down mode<br>0 = Normal operation  | RW               | 0                |
| 0.10         | Isolate                      | 1 = Electrical isolation of PHY from RGMII<br>0 = Normal operation                                 | RW               | 0                |
| 0.9          | Restart Auto-<br>Negotiation | <ul><li>1 = Restart auto-negotiation process</li><li>0 = Normal operation.</li></ul>               | RW/SC            | 0                |
|              |                              | This bit is self-cleared after a '1' is written to it.   |                  |                  |
| 0.8          | Duplex Mode                  | 1 = Full-duplex<br>0 = Half-duplex   | RW               | Hardware Setting |

| Address      | Name                           | Description   | Mode<br>(Note 1) | Default |
|--------------|--------------------------------|---|------------------|---------|
| 0.7          | Reserved                       |   | RW               | 0       |
| 0.6          | Speed Select                   | [0.6, 0.13]   | RW               | 0       |
|              | (MSB)                          | [1,1] = Reserved  |                  |         |
|              |                                | [1,0] = 1000Mbps  |                  |         |
|              |                                | [0,1] = 100Mbps   |                  |         |
|              |                                | [0,0] = 10Mbps  |                  |         |
|              |                                | This bit is ignored if auto-negotiation is enabled (register 0.12 = 1).   |                  |         |
| 0.5:0        | Reserved                       |   | RO               | 00_0000 |
|              | 1h) – Basic Stat               | us  |                  | 1       |
| 1.15         | 100Base-T4                     | 1 = T4 capable<br>0 = Not T4 capable  | RO               | 0       |
| 1.14         | 100Base-TX<br>Full Duplex      | 1 = Capable of 100Mbps full-duplex<br>0 = Not capable of 100Mbps full-duplex  | RO               | 1       |
| 1.13         | 100Base-TX<br>Half Duplex      | 1 = Capable of 100Mbps half-duplex<br>0 = Not capable of 100Mbps half-duplex  | RO               | 1       |
| 1.12         | 10Base-T<br>Full Duplex        | 1 = Capable of 10Mbps full-duplex<br>0 = Not capable of 10Mbps full-duplex  | RO               | 1       |
| 1.11         | 10Base-T<br>Half Duplex        | 1 = Capable of 10Mbps half-duplex<br>0 = Not capable of 10Mbps half-duplex  | RO               | 1       |
| 1.10:9       | Reserved                       |   | RO               | 00      |
| 1.8          | Extended Sta-<br>tus           | <ul> <li>1 = Extended Status Information in Reg. 15.</li> <li>0 = No Extended Status Information in Reg.<br/>15.</li> </ul>                             | RO               | 1       |
| 1.7          | Reserved                       |   | RO               | 0       |
| 1.6          | No Preamble                    | 1 = Preamble suppression<br>0 = Normal preamble   | RO               | 1       |
| 1.5          | Auto-Negotia-<br>tion Complete | 1 = Auto-negotiation process completed<br>0 = Auto-negotiation process not completed  | RO               | 0       |
| 1.4          | Remote Fault                   | 1 = Remote fault<br>0 = No remote fault   | RO/LH            | 0       |
| 1.3          | Auto-Negotia-<br>tion Ability  | 1 = Capable to perform auto-negotiation<br>0 = Not capable to perform auto-negotiation  | RO               | 1       |
| 1.2          | Link Status                    | 1 = Link is up<br>0 = Link is down  | RO/LL            | 0       |
| 1.1          | Jabber Detect                  | 1 = Jabber detected<br>0 = Jabber not detected (default is low)   | RO/LH            | 0       |
| 1.0          | Extended<br>Capability         | 1 = Supports extended capabilities regis-<br>ters   | RO               | 1       |
| Register 2 ( | 2h) – PHY Ident                | ifier 1   |                  |         |
| 2.15:0       | PHY ID Num-<br>ber             | Assigned to the 3rd through 18th bits of the<br>Organizationally Unique Identifier (OUI).<br>Kendin Communication's OUI is 0010A1<br>(hex)              | RO               | 0022h   |
| Register 3 ( | 3h) – PHY Ident                | ifier 2   |                  |         |
| 3.15:10      | PHY ID Num-<br>ber             | Assigned to the 19th through 24 <sup>th</sup> bits of<br>the Organizationally Unique Identifier<br>(OUI). Kendin Communication's OUI is<br>0010A1 (hex) | RO               | 0001_01 |

| Address      | Name                      | Description  | Mode<br>(Note 1) | Default                    |
|--------------|---------------------------|--|------------------|----------------------------|
| 3.9:4        | Model Num-<br>ber         | Six bit manufacturer's model number  | RO               | 10_0001                    |
| 3.3:0        | Revision<br>Number        | Four bit manufacturer's revision number  | RO               | Indicates silicon revision |
| Register 4 ( | 4h) – Auto-Neg            | otiation Advertisement   |                  |                            |
| 4.15         | Next Page                 | 1 = Next page capable<br>0 = No next page capability.  | RW               | 0                          |
| 4.14         | Reserved                  |  | RO               | 0                          |
| 4.13         | Remote Fault              | 1 = Remote fault supported<br>0 = No remote fault  | RW               | 0                          |
| 4.12         | Reserved                  |  | RO               | 0                          |
| 4.11:10      | Pause                     | [4.11, 4.10]   | RW               | 00                         |
|              |                           | [0,0] = No PAUSE   |                  |                            |
|              |                           | [1,0] = Asymmetric PAUSE (link part-<br>ner)   |                  |                            |
|              |                           | [0,1] = Symmetric PAUSE  |                  |                            |
|              |                           | [1,1] = Symmetric & Asymmetric<br>PAUSE (local device)   |                  |                            |
| 4.9          | 100Base-T4                | 1 = T4 capable<br>0 = No T4 capability   | RO               | 0                          |
| 4.8          | 100Base-TX<br>Full-Duplex | 1 = 100Mbps full-duplex capable<br>0 = No 100Mbps full-duplex capability                               | RW               | 1                          |
| 4.7          | 100Base-TX<br>Half-Duplex | 1 = 100Mbps half-duplex capable<br>0 = No 100Mbps half-duplex capability                               | RW               | 1                          |
| 4.6          | 10Base-T<br>Full-Duplex   | 1 = 10Mbps full-duplex capable<br>0 = No 10Mbps full-duplex capability                                 | RW               | 1                          |
| 4.5          | 10Base-T<br>Half-Duplex   | 1 = 10Mbps half-duplex capable<br>0 = No 10Mbps half-duplex capability                                 | RW               | 1                          |
| 4.4:0        | Selector Field            | [00001] = IEEE 802.3   | RW               | 0_0001                     |
| Register 5 ( | (5h) – Auto-Neg           | otiation Link Partner Ability  |                  |                            |
| 5.15         | Next Page                 | 1 = Next page capable<br>0 = No next page capability   | RO               | 0                          |
| 5.14         | Acknowledge               | <ul><li>1 = Link code word received from partner</li><li>0 = Link code word not yet received</li></ul> | RO               | 0                          |
| 5.13         | Remote Fault              | 1 = Remote fault detected<br>0 = No remote fault   | RO               | 0                          |
| 5.12         | Reserved                  |  | RO               | 0                          |
| 5.11:10      | Pause                     | [5.11, 5.10]   | RW               | 00                         |
|              |                           | [0,0] = No PAUSE   |                  |                            |
|              |                           | [1,0] = Asymmetric PAUSE (link part-<br>ner)   |                  |                            |
|              |                           | [0,1] = Symmetric PAUSE  |                  |                            |
|              |                           | [1,1] = Symmetric & Asymmetric<br>PAUSE (local device)   |                  |                            |
| 5.9          | 100Base-T4                | 1 = T4 capable<br>0 = No T4 capability   | RO 0             |                            |
| 5.8          | 100Base-TX<br>Full-Duplex | 1 = 100Mbps full-duplex capable<br>0 = No 100Mbps full-duplex capability                               | RO               | 0                          |

| Address      | Name                                       | Description   | Mode<br>(Note 1) | Default       |
|--------------|--|---|------------------|---------------|
| 5.7          | 100Base-TX<br>Half-Duplex                  | 1 = 100Mbps half-duplex capable<br>0 = No 100Mbps half-duplex capability  | RO               | 0             |
| 5.6          | 10Base-T<br>Full-Duplex                    | 1 = 10Mbps full-duplex capable<br>0 = No 10Mbps full-duplex capability  | RO               | 0             |
| 5.5          | 10Base-T<br>Half-Duplex                    | 1 = 10Mbps half-duplex capable<br>0 = No 10Mbps half-duplex capability  | RO               | 0             |
| 5.4:0        | Selector Field                             | [00001] = IEEE 802.3  | RO               | 0_000         |
| Register 6 ( | 6h) – Auto-Neg                             | otiation Expansion  |                  |               |
| 6.15:5       | Reserved                                   |   | RO               | 0000_0000_000 |
| 6.4          | Parallel<br>Detection<br>Fault             | <ul><li>1 = Fault detected by parallel detection</li><li>0 = No fault detected by parallel detection.</li></ul>   | RO/LH            | 0             |
| 6.3          | Link Partner<br>Next Page<br>Able          | <ul> <li>1 = Link partner has next page capability</li> <li>0 = Link partner does not have next page capability</li> </ul>  | RO               | 0             |
| 6.2          | Next Page<br>Able                          | <ul> <li>1 = Local device has next page capability</li> <li>0 = Local device does not have next page capability</li> </ul>  | RO               | 1             |
| 6.1          | Page<br>Received                           | 1 = New page received<br>0 = New page not received yet  | RO/LH            | 0             |
| 6.0          | Link Partner<br>Auto-Negotia-<br>tion Able | <ul> <li>1 = Link partner has auto-negotiation capability</li> <li>0 = Link partner does not have auto-negotiation capability</li> </ul>                                      | RO               | 0             |
| Register 7 ( | 7h) – Auto-Neg                             | otiation Next Page  |                  |               |
| 7.15         | Next Page                                  | 1 = Additional next page(s) will follow<br>0 = Last page  | RW               | 0             |
| 7.14         | Reserved                                   |   | RO               | 0             |
| 7.13         | Message<br>Page                            | 1 = Message page<br>0 = Unformatted page  | RW               | 1             |
| 7.12         | Acknowl-<br>edge2                          | <ul><li>1 = Will comply with message</li><li>0 = Cannot comply with message</li></ul>   | RW               | 0             |
| 7.11         | Toggle                                     | <ul><li>1 = Previous value of the transmitted link code word equaled logic one</li><li>0 = Logic zero</li></ul>   | RO               | 0             |
| 7.10:0       | Message<br>Field                           | 11-bit wide field to encode 2048 messages   | RW               | 000_0000_0001 |
| Register 8 ( | 8h) – Auto-Neg                             | otiation Link Partner Next Page Ability   |                  |               |
| 8.15         | Next Page                                  | 1 = Additional Next Page(s) will follow<br>0 = Last page  | RO               | 0             |
| 8.14         | Acknowledge                                | 1 = Successful receipt of link word<br>0 = No successful receipt of link word   | RO               | 0             |
| 8.13         | Message<br>Page                            | 1 = Message page<br>0 = Unformatted page  | RO               | 0             |
| 8.12         | Acknowl-<br>edge2                          | <ul><li>1 = Able to act on the information</li><li>0 = Not able to act on the information</li></ul>   | RO               | 0             |
| 8.11         | Toggle                                     | <ul> <li>1 = Previous value of transmitted link code<br/>word equal to logic zero</li> <li>0 = Previous value of transmitted link code<br/>word equal to logic one</li> </ul> | RO               | 0             |

 $\ensuremath{\textcircled{}^{\odot}}$  2009-2019 Microchip Technology Inc.

| Address      | Name  |                         | Description   | Mode<br>(Note 1) | Default          |
|--------------|---|-------------------------|---|------------------|------------------|
| 8.10:0       | Message<br>Field                              |                         |   | RO               | 000_0000_0000    |
| Register 9 ( | 9h) – 1000Base                                | -T Control              |   |                  |                  |
| 9:15:13      | Test Mode<br>Bits                             | Transmitter             | test mode operations  | RW               | 000              |
|              |   | [9.15:13]               | Mode  |                  |                  |
|              |   | [000]                   | Normal Operation  |                  |                  |
|              |   | [001]                   | Test mode 1 –Transmit<br>waveform test  |                  |                  |
|              |   | [010]                   | Test mode 2 –Transmit jitter<br>test in Master mode   |                  |                  |
|              |   | [011]                   | Test mode 3 –Transmit jitter<br>test in Slave mode  |                  |                  |
|              |   | [100]                   | Test mode 4 –Transmitter<br>distortion test   |                  |                  |
|              |   | [101]                   | Reserved, operations not identified   |                  |                  |
|              |   | [110]                   | Reserved, operations not identified   |                  |                  |
|              |   | [111]                   | Reserved, operations not identified   |                  |                  |
| 9.12         | MASTER-<br>SLAVE<br>Manual Con-<br>fig Enable | figuratio               | MASTER-SLAVE Manual con-  | RW               | 0                |
| 9.11         | MASTER-<br>SLAVE<br>Manual Con-<br>fig Value  | MASTE<br>0 = Configu    | re PHY as MASTER during<br>R-SLAVE negotiation<br>re PHY as SLAVE during MAS-<br>AVE negotiation            | RW               | 0                |
|              |   |                         | nored if MASTER-SLAVE Man-<br>s disabled (register 9.12 = 0).   |                  |                  |
| 9.10         | Port Type                                     | multipo<br>0 = Indicate | e the preference to operate as<br>t device (MASTER)<br>e the preference to operate as<br>ort device (SLAVE) | RW               | 0                |
|              |   |                         | alid only if the MASTER-SLAVE<br>nfig Enable bit is disabled (regis-<br>).                                  |                  |                  |
| 9.9          | 1000Base-T<br>Full-Duplex                     | duplex                  | e PHY is not 1000Base-T full-   | RW               | 1                |
| 9.8          | 1000Base-T<br>Half-Duplex                     | duplex                  | e PHY is not 1000Base-T half-   | RW               | Hardware Setting |
| 9.7:0        | Reserved                                      | -                       | ignore on read  | RO               |                  |

| Address     | Name  | Description  | Mode<br>(Note 1) | Default             |
|-------------|---|--|------------------|---------------------|
| Register 10 | (Ah) – 1000Bas                                  | e-T Status   |                  |                     |
| 10.15       | MASTER-<br>SLAVE<br>configuration<br>fault      | 1 = MASTER-SLAVE configuration fault<br>detected<br>0 = No MASTER-SLAVE configuration fault<br>detected  | RO/LH/<br>SC     | 0                   |
| 10.14       | MASTER-<br>SLAVE<br>configuration<br>resolution | <ul> <li>1 = Local PHY configuration resolved to<br/>MASTER</li> <li>0 = Local PHY configuration resolved to<br/>SLAVE</li> </ul>  | RO               | 0                   |
| 10.13       | Local<br>Receiver Sta-<br>tus                   | 1 = Local Receiver OK (loc_rcvr_status = 1)<br>0 = Local Receiver not OK (loc_rcvr_status<br>= 0)  | RO               | 0                   |
| 10.12       | Remote<br>Receiver Sta-<br>tus                  | 1 = Remote Receiver OK (rem_rcvr_status<br>= 1)<br>0 = Remote Receiver not OK<br>(rem_rcvr_status = 0)   | RO               | 0                   |
| 10.11       | LP 1000T FD                                     | <ul> <li>1 = Link Partner is capable of 1000Base-T<br/>full-duplex</li> <li>0 = Link Partner is not capable of<br/>1000Base-T full-duplex</li> </ul>   | RO               | 0                   |
| A.10        | LP 1000T HD                                     | <ul> <li>1 = Link Partner is capable of 1000Base-T<br/>half-duplex</li> <li>0 = Link Partner is not capable of<br/>1000Base-T half-duplex</li> </ul>   | RO               | 0                   |
| 10.9:8      | Reserved  |  | RO               | 00                  |
| 10.7:0      | Idle Error<br>Count                             | Cumulative count of errors detected when<br>receiver is receiving idles and PMA_TX-<br>MODE.indicate = SEND_N.<br>The counter is incremented every symbol<br>period that rxerror_status = ERROR. | RO/SC            | 0000_0000           |
| Register 11 | (Bh) - Extende                                  | d Register – Control   |                  |                     |
| 11.15       | Extended<br>Register –<br>read/write<br>select  | 1 = Write Extended Register<br>0 = Read Extended Register  | RW               | 0                   |
| 11.14:9     | Reserved  |  | RW               | 000_000             |
| 11.8        | Extended<br>Register –<br>page                  | Select page for Extended Register  | RW               | 0                   |
| 11.7:0      | Extended<br>Register –<br>address               | Select Extended Register Address   | RW               | 0000_0000           |
| Register 12 | (Ch) – Extende                                  | d Register – Data Write  | •                |                     |
| 12.15:0     | Extended<br>Register –<br>write                 | 16-bit value to write to Extend Register<br>Address in register 11 (Bh) bits [7:0]   | RW               | 0000_0000_0000_0000 |
| Register 13 | (Dh) – Extende                                  | d Register – Data Read   |                  |                     |
| 13.15:0     | Extended<br>Register –<br>read                  | 16-bit value read from Extend Register<br>Address in register 11 (Bh) bits [7:0]   | RO               | 0000_0000_0000_0000 |

| Address     | Name                      | Description  | Mode<br>(Note 1) | Default |
|-------------|---------------------------|--|------------------|---------|
| Register 15 | (Fh) – Extende            | d – MII Status   |                  |         |
| 15.15       | 1000Base-X<br>Full-duplex | <ul> <li>1 = PHY able to perform 1000Base-X<br/>full-duplex</li> <li>0 = PHY not able to perform 1000Base-X<br/>full-duplex</li> </ul>             | RO               | 0       |
| 15.14       | 1000Base-X<br>Half-duplex | <ul> <li>1 = PHY able to perform 1000Base-X<br/>half-duplex</li> <li>0 = PHY not able to perform 1000Base-X<br/>half-duplex</li> </ul>             | RO               | 0       |
| 15.13       | 1000Base-T<br>Full-duplex | <ul> <li>1 = PHY able to perform 1000Base-T full-<br/>duplex 1000BASE-X</li> <li>0 = PHY not able to perform 1000Base-T<br/>full-duplex</li> </ul> | RO               | 1       |
| 15.12       | 1000Base-T<br>Half-duplex | 1 = PHY able to perform 1000Base-T<br>half-duplex<br>0 = PHY not able to perform 1000Base-T<br>half-duplex   | RO               | 1       |
| 15.11:0     | Reserved                  | Ignore when read   | RO               | -       |

Note 1:

RW = Read/Write.

RO = Read only.

SC = Self-cleared.

LH = Latch high.

LL = Latch low.

#### 4.1.2 VENDOR SPECIFIC REGISTERS

| Address     | Name  | Description   | Mode<br>(Note 1) | Default   |  |  |
|-------------|---|---|------------------|-----------|--|--|
| Register 17 | Register 17 (11h) – Remote Loopback, LED Mode |   |                  |           |  |  |
| 17.15:9     | Reserved                                      |   | RW               | 0000_001  |  |  |
| 17.8        | Remote Loop-<br>back                          | 1 = Enable Remote Loopback<br>0 = Disable Remote Loopback | RW               | 0         |  |  |
| 17.7:6      | Reserved                                      |   | RW               | 11        |  |  |
| 17.5:4      | Reserved                                      |   | RW               | 11        |  |  |
| 17.3        | LED Test<br>Enable                            | 1 = Enable LED test mode<br>0 = Disable LED test mode     | RW               | 0         |  |  |
| 17.2:1      | Reserved                                      |   | RW               | 00        |  |  |
| 17.0        | Reserved                                      |   | RO               | 0         |  |  |
| Register 18 | (12h) – LinkMD                                | <sup>®</sup> – Cable Diagnostic                           |                  | ·         |  |  |
| 18.15       | Reserved                                      |   | RW/SC            | 0         |  |  |
| 18.14:8     | Reserved                                      |   | RW               | 000_0000  |  |  |
| 18.7:0      | Reserved                                      |   | RO               | 0000_0000 |  |  |

| Address     | Name   | Description   | Mode<br>(Note 1) | Default             |
|-------------|--|---|------------------|---------------------|
| Register 19 | (13h) – Digital I                                      | PMA/PCS Status  | 1                |                     |
| 19.15:3     | Reserved   |   | RO/LH            | 0000_0000_0000_0    |
| 19.2        | 1000Base-T<br>Link Status                              | 1000 Base-T Link Status   | RO               | 0                   |
|             |  | 1 = Link status is OK<br>0 = Link status is not OK  |                  |                     |
| 19.1        | 100Base-TX<br>Link Status                              | 100 Base-TX Link Status<br>1 = Link status is OK  | RO               | 0                   |
| 10.0        | Decerved   | 0 = Link status is not OK   | DO               |                     |
| 19.0        | Reserved   |   | RO               | 0                   |
| -           | (15h) – RXER C   |   |                  |                     |
| 21.15:0     | RXER<br>Counter  | Receive error counter for Symbol Error<br>frames  | RO/RC            | 0000_0000_0000_0000 |
| Register 27 | (1Bh) – Interrup                                       | ot Control/Status   | -                |                     |
| 27.15       | Jabber Inter-<br>rupt Enable                           | 1 = Enable Jabber Interrupt<br>0 = Disable Jabber Interrupt   | RW               | 0                   |
| 27.14       | Receive Error<br>Interrupt<br>Enable                   | <ul><li>1 = Enable Receive Error Interrupt</li><li>0 = Disable Receive Error Interrupt</li></ul>                                    | RW               | 0                   |
| 27.13       | Page<br>Received<br>Interrupt<br>Enable                | <ul><li>1 = Enable Page Received Interrupt</li><li>0 = Disable Page Received Interrupt</li></ul>                                    | RW               | 0                   |
| 27.12       | Parallel<br>Detect Fault<br>Interrupt<br>Enable        | 1 = Enable Parallel Detect Fault Interrupt<br>0 = Disable Parallel Detect Fault Interrupt   | RW               | 0                   |
| 27.11       | Link Partner<br>Acknowl-<br>edge Inter-<br>rupt Enable | <ul> <li>1 = Enable Link Partner Acknowledge Inter-<br/>rupt</li> <li>0 = Disable Link Partner Acknowledge<br/>Interrupt</li> </ul> | RW               | 0                   |
| 27.10       | Link Down<br>Interrupt<br>Enable                       | 1 = Enable Link Down Interrupt<br>0 = Disable Link Down Interrupt   | RW               | 0                   |
| 27.9        | Remote Fault<br>Interrupt<br>Enable                    | 1 = Enable Remote Fault Interrupt<br>0 = Disable Remote Fault Interrupt   | RW               | 0                   |
| 27.8        | Link Up Inter-<br>rupt Enable                          | 1 = Enable Link Up Interrupt<br>0 = Disable Link Up Interrupt   | RW               | 0                   |
| 27.7        | Jabber Inter-<br>rupt                                  | 1 = Jabber occurred<br>0 = Jabber did not occurred  | RO/RC            | 0                   |
| 27.6        | Receive Error<br>Interrupt                             | 1 = Receive Error occurred<br>0 = Receive Error did not occurred  | RO/RC            | 0                   |
| 27.5        | Page Receive<br>Interrupt                              | 1 = Page Receive occurred<br>0 = Page Receive did not occurred  | RO/RC            | 0                   |
| 27.4        | Parallel<br>Detect Fault<br>Interrupt                  | 1 = Parallel Detect Fault occurred<br>0 = Parallel Detect Fault did not occurred  | RO/RC            | 0                   |

 $\ensuremath{\textcircled{}^{\odot}}$  2009-2019 Microchip Technology Inc.

| Address     | Name                                     | Description   | Mode<br>(Note 1) | Default   |
|-------------|--|---|------------------|-----------|
| 27.3        | Link Partner<br>Acknowledge<br>Interrupt | <ul> <li>1 = Link Partner Acknowledge occurred</li> <li>0 = Link Partner Acknowledge did not<br/>occurred</li> </ul>  | RO/RC            | 0         |
| 27.2        | Link Down<br>Interrupt                   | 1 = Link Down occurred<br>0 = Link Down did not occurred  | RO/RC            | 0         |
| 27.1        | Remote Fault<br>Interrupt                | 1 = Remote Fault occurred<br>0 = Remote Fault did not occurred  | RO/RC            | 0         |
| 27.0        | Link Up Inter-<br>rupt                   | 1 = Link Up occurred<br>0 = Link Up did not occurred  | RO/RC            | 0         |
| Register 28 | (1Ch) – Digital                          | Debug Control 1   |                  |           |
| 28.15:8     | Reserved                                 |   | RW               | 0000_0000 |
| 28.7        | mdi_set                                  | <ul> <li>mdi_set has no function when swapoff<br/>(reg28.6) is de-asserted.</li> <li>1 = When swapoff is asserted, if mdi_set is<br/>asserted, chip will operate at MDI<br/>mode.</li> <li>0 = When swapoff is asserted, if mdi_set is<br/>de-asserted, chip will operate at MDI-X<br/>mode.</li> </ul> | RW               | 0         |
| 28.6        | swapoff                                  | 1 = Disable auto crossover function<br>0 = Enable auto crossover function   | RW               | 0         |
| 28.5:1      | Reserved                                 |   | RW               | 00_000    |
| 28.0        | PCS Loop-<br>back                        | 1 = Enable 10Base-T and 100Base-TX<br>Loopback for register 0h bit 14.<br>0 = normal function   | RW               | 0         |
| Register 31 | (1Fh) – PHY Co                           | ntrol   |                  |           |
| 31.15       | Reserved                                 |   | RW               | 0         |
| 31.14       | Interrupt Level                          | <ul><li>1 = Interrupt pin active high</li><li>0 = Interrupt pin active low</li></ul>  | RW               | 0         |
| 31.13:12    | Reserved                                 |   | RW               | 00        |
| 31.11:10    | Reserved                                 |   | RO/LH/<br>RC     | 00        |
| 31.9        | Enable Jab-<br>ber                       | 1 = Enable jabber counter<br>0 = Disable jabber counter   | RW               | 1         |
| 31.8:7      | Reserved                                 |   | RW               | 00        |
| 31.6        | Speed status<br>1000Base-T               | 1 = Indicate chip final speed status at<br>1000Base-T   | RO               | 0         |
| 31.5        | Speed status<br>100Base-TX               | 1 = Indicate chip final speed status at<br>100Base-TX   | RO               | 0         |
| 31.4        | Speed status<br>10Base-T                 | 1 = Indicate chip final speed status at<br>10Base-T   | RO               | 0         |
| 31.3        | Duplex status                            | Indicate chip duplex status<br>1 = Full-duplex<br>0 = Half-duplex   | RO               | 0         |
| 31.2        | 1000Base-T<br>Mater/Slave<br>status      | 1 = Indicate 1000Base-T Master mode<br>0 = Indicate 1000Base-T Slave mode   | RO               | 0         |

| Address | Name                      | Description   | Mode<br>(Note 1) | Default |
|---------|---------------------------|---|------------------|---------|
| 31.1    | Software<br>Reset         | 1 = Reset chip, except all registers<br>0 = Disable reset | RW               | 0       |
| 31.0    | Link Status<br>Check Fail | 1 = Fail<br>0 = Not Failing                               | RO               | 0       |

Note 1:

RW = Read/Write.

RC = Read-cleared

RO = Read only.

SC = Self-cleared.

LH = Latch high.

#### 4.1.3 EXTENDED REGISTERS

| Address     | Name                                  | Description   | Mode<br>(Note 1) | Default  |
|-------------|---------------------------------------|---|------------------|----------|
| Register 25 | 6 (100h) – Comr                       | non Control   |                  |          |
| 256.15:9    | Reserved                              |   | RW               | 0000_000 |
| 256.8       | RGMII In-<br>band PHY<br>Status       | 1 = Enable<br>0 = Disable   | RW               | 0        |
| 256.7:0     | Reserved                              |   | RW               |          |
| Register 25 | 7 (101h) – Strap                      | Status  |                  |          |
| 257.15:6    | Reserved                              |   | RO               |          |
| 257.5       | CLK125_EN<br>status                   | 1 = CLK125_EN strap-in is enabled<br>0 = CLK125_EN strap-in is disabled                         | RO               |          |
| 257.4:0     | PHYAD[4:0]<br>status                  | Strapped-in value for PHY Address   | RO               |          |
| Register 25 | 8 (102h) – Opera                      | ation Mode Strap Override   |                  |          |
| 258.15      | RGMII all<br>capabilities<br>override | 1 = Override strap-in for RGMII advertise all<br>capabilities                                   | RW               |          |
| 258.14      | RGMII no<br>1000BT_HD<br>override     | 1 = Override strap-in for RGMII advertise all<br>capabilities except 1000Base-T half-<br>duplex | RW               |          |
| 258.13      | RGMII<br>1000BT_H/FD<br>only override | 1 = Override strap-in for RGMII advertise<br>1000Base-T full and half-duplex only               | RW               |          |
| 258.12      | RGMII<br>1000BT_FD<br>only override   | 1 = Override strap-in for RGMII advertise<br>1000Base-T full-duplex only                        | RW               |          |
| 258.11:8    | Reserved                              |   | RW               |          |
| 258.7       | Tri-state all digital I/Os            | 1 = Tri-state all digital I/Os for further power<br>saving during software power down           | RW               | 0        |
| 258.6:5     | Reserved                              |   | RW               |          |
| 258.4       | NAND Tree<br>override                 | 1 = Override strap-in for NAND Tree mode  | RW               |          |
| 258.3:0     | Reserved                              |   | RW               |          |

© 2009-2019 Microchip Technology Inc.

| Address      | Name   | Description  | Mode<br>(Note 1) | Default |
|--------------|--|--|------------------|---------|
| Register 259 | 9 (103h) – Opera                             | ation Mode Strap Status  |                  | 1       |
| 259.15       | RGMII all<br>capabilities<br>strap-in status | 1 = Strap to RGMII advertise all capabilities                                  | RO               |         |
| 259.14       | RGMII no<br>1000BT_HD<br>strap-in status     | 1 = Strap to RGMII advertise all capabilities<br>except 1000Base-T half-duplex | RO               |         |
| 259.13       | RGMII only<br>1000BT_H/FD<br>strap-in status | 1 = Strap to RGMII advertise 1000Base-T<br>full and half-duplex only           | RO               |         |
| 259.12       | RGMII only<br>1000BT_FD<br>strap-in status   | 1 = Strap to RGMII advertise 1000Base-T<br>full-duplex only                    | RO               |         |
| 259.11:5     | Reserved                                     |  | RO               |         |
| 259.4        | NAND Tree<br>strap-in status                 | 1 = Strap to NAND Tree mode  | RO               |         |
| 259.3:0      | Reserved                                     |  | RO               |         |
| Register 260 | 0 (104h) – RGMI                              | I Clock and Control Pad Skew   |                  |         |
| 260.15:12    | rxc_pad_skew                                 | RGMII RXC PAD Skew Control (0.12ns/<br>step)                                   | RW               | 0111    |
| 260.11:8     | rxd-<br>v_pad_skew                           | RGMII RX_CTL PAD Skew Control (0.12ns/step)                                    | RW               | 0111    |
| 260.7:4      | txc_pad_skew                                 | RGMII TXC PAD Skew Control (0.12ns/<br>step)                                   | RW               | 0111    |
| 260.3:0      | txen_pad_ske<br>w                            | RGMII TX_CTL PAD Skew Control (0.12ns/<br>step)                                | RW               | 0111    |
| Register 261 | l (105h) – RGMI                              | I RX Data Pad Skew   |                  |         |
| 261.15:12    | rxd3_pad_ske<br>w                            | RGMII RXD3 PAD Skew Control (0.12ns/<br>step)                                  | RW               | 0111    |
| 261.11:8     | rxd2_pad_ske<br>w                            | RGMII RXD2 PAD Skew Control (0.12ns/<br>step)                                  | RW               | 0111    |
| 261.7:4      | rxd1_pad_ske<br>w                            | RGMII RXD1 PAD Skew Control (0.12ns/<br>step)                                  | RW               | 0111    |
| 261.3:0      | rxd0_pad_ske<br>w                            | RGMII RXD0 PAD Skew Control (0.12ns/<br>step)                                  | RW               | 0111    |
| Register 262 | 2 (106h) – RGMI                              | II TX Data Pad Skew  |                  |         |
| 262.15:12    | txd3_pad_ske<br>w                            | RGMII TXD3 PAD Skew Control (0.12ns/<br>step)                                  | RW               | 0111    |
| 262.11:8     | txd2_pad_ske<br>w                            | RGMII TXD2 PAD Skew Control (0.12ns/<br>step)                                  | RW               | 0111    |
| 262.7:4      | txd1_pad_ske<br>w                            | RGMII TXD1 PAD Skew Control (0.12ns/<br>step)                                  | RW               | 0111    |
| 262.3:0      | txd0_pad_ske<br>w                            | RGMII TXD0 PAD Skew Control (0.12ns/<br>step)                                  | RW               | 0111    |

| Address      | Name                                    | Description  | Mode<br>(Note 1) | Default   |
|--------------|---|--|------------------|-----------|
| Register 263 | 6 (107h) – Analo                        | og Test Register   |                  |           |
| 263.15       | LDO disable                             | 1 = LDO controller disable<br>0 = LDO controller enable  | RW               | 0         |
| 263.14:9     | Reserved                                |  | RW               | 000_000   |
| 263.8        | Low fre-<br>quency oscil-<br>lator mode | 1 = Low frequency oscillator mode enable<br>0 = Low frequency oscillator mode disable<br>Use for further power saving during soft- | RW               | 0         |
| 263.7:0      | Reserved                                | ware power down.   | RW               | 0000 0000 |

Note 1:

RW = Read/Write.

RO = Read only.

### 5.0 OPERATIONAL CHARACTERISTICS

### 5.1 Absolute Maximum Ratings (See Note 1)

| Supply Voltage                        |                 |
|---------------------------------------|-----------------|
| (DVDDL, AVDDL, AVDDL_PLL)             | –0.5V to +1.8V  |
| (AVDDH)                               | –0.5V to +5.0V  |
| (DVDDH)                               | –0.5V to +5.0V  |
| Input Voltage (all inputs)            | –0.5V to +5.0V  |
| Output Voltage (all outputs)          | –0.5V to +5.0V  |
| Lead Temperature (soldering, 10s)     |                 |
| Storage Temperature (T <sub>s</sub> ) | –55°C to +150°C |

### 5.2 Operating Ratings (See Note 2)

| Supply Voltage                                    |                    |
|---|--------------------|
| (DVDDL, AVDDL, AVDDL_PLL)                         | +1.140V to +1.260V |
| (AVDDH)   | +3.135V to +3.465V |
| (DVDDH @ 3.3V)                                    | +3.135V to +3.465V |
| (DVDDH @ 2.5V)                                    | +2.375V to +2.625V |
| Ambient Temperature                               |                    |
| (T <sub>A</sub> Commercial: KSZ9021RL/RN)         | 0°C to +70°C       |
| (T <sub>A</sub> Industrial: KSZ9021RLI/RNI)       | 40°C to +85°C      |
| Maximum Junction Temperature (T <sub>J</sub> Max) | 125°C              |
| Thermal Resistance ( $\theta_{JA}$ )              | 31.85°C/W          |
| Thermal Resistance ( $\theta_{JC}$ )              | 8.07°C/W           |

### 5.3 Electrical Characteristics (See Note 3)

| Symbol            | Parameter   | Condition  | Min | Тур | Max | Units |
|-------------------|---|--|-----|-----|-----|-------|
| Supply C          | urrent – Core / Digital I/Os  |  | •   |     |     |       |
| I <sub>CORE</sub> | 1.2V total of:  | 1000Base-T Link-up (no traffic)                          |     | 528 |     | mA    |
|                   | DVDDL (1.2V digital core) +<br>AVDDL (1.2V analog core) +<br>AVDDL_PLL (1.2V for PLL) | 1000Base-T Full-duplex @ 100% utiliza-<br>tion           |     | 563 |     | mA    |
|                   |   | 100Base-TX Link-up (no traffic)                          |     | 158 |     | mA    |
|                   |   | 100Base-TX Full-duplex @ 100% utiliza-<br>tion           |     | 158 |     | mA    |
|                   |   | 10Base-T Link-up (no traffic)                            |     | 7   |     | mA    |
|                   |   | 10Base-T Full-duplex @ 100% utilization                  |     | 7   |     | mA    |
|                   |   | Power Saving Mode (cable unplugged)                      |     | 15  |     | mA    |
|                   |   | Software Power Down Mode (register<br>0.11 =1)           |     | 1.3 |     | mA    |
|                   |   | Chip Power Down Mode<br>(strap-in pins MODE[3:0] = 0111) |     | 1.3 |     | mA    |

| Symbol             | Parameter   | Condition  | Min     | Тур       | Max      | Units      |
|--------------------|---|--|---------|-----------|----------|------------|
| I <sub>DVD-</sub>  | 2.5V for digital I/Os   | 1000Base-T Link-up (no traffic)                          |         | 13        |          | mA         |
| DH_2.5             | (RGMII operating @ 2.5V)  | 1000Base-T Full-duplex @ 100% utiliza-<br>tion           |         | 37        |          | mA         |
|                    |   | 100Base-TX Link-up (no traffic)                          |         | 4         |          | mA         |
|                    |   | 100Base-TX Full-duplex @ 100% utiliza-<br>tion           |         | 9         |          | mA         |
|                    |   | 10Base-T Link-up (no traffic)                            |         | 2         |          | mA         |
|                    |   | 10Base-T Full-duplex @ 100% utilization                  |         | 5         |          | mA         |
|                    |   | Power Saving Mode (cable unplugged)                      |         | 7         |          | mA         |
|                    |   | Software Power Down Mode (register 0.11 =1)              |         | 3         |          | mA         |
|                    |   | Chip Power Down Mode<br>(strap-in pins MODE[3:0] = 0111) |         | 1         |          | mA         |
| I <sub>DVD-</sub>  | 3.3V for digital I/Os   | 1000Base-T Link-up (no traffic)                          |         | 20        |          | mA         |
| DH_3.3             | (RGMII operating @ 3.3V)  | 1000Base-T Full-duplex @ 100% utiliza-<br>tion           |         | 58        |          | mA         |
|                    |   | 100Base-TX Link-up (no traffic)                          |         | 11        |          | mA         |
|                    |   | 100Base-TX Full-duplex @ 100% utiliza-<br>tion           |         | 15        |          | mA         |
|                    |   | 10Base-T Link-up (no traffic)                            |         | 5         |          | mA         |
|                    |   | 10Base-T Full-duplex @ 100% utilization                  |         | 11        |          | mA         |
|                    |   | Power Saving Mode (cable unplugged)                      |         | 9         |          | mA         |
|                    |   | Software Power Down Mode (register 0.11 =1)              |         | 7         |          | mA         |
|                    |   | Chip Power Down Mode<br>(strap-in pins MODE[3:0] = 0111) |         | 1         |          | mA         |
|                    | turrent – Transceiver (equiva<br>th current-mode transmit drive | lent to current draw through external transfo            | rmer ce | nter taps | s for PH | rtrans-    |
| I <sub>AVDDH</sub> | 3.3V for transceiver  | 1000Base-T Link-up (no traffic)                          |         | 75        |          | mA         |
|                    |   | 1000Base-T Full-duplex @ 100% utiliza-<br>tion           |         | 75        |          | mA         |
|                    |   | 100Base-TX Link-up (no traffic)                          |         | 29        |          | mA         |
|                    |   | 100Base-TX Full-duplex @ 100% utiliza-<br>tion           |         | 29        |          | mA         |
|                    |   | 10Base-T Link-up (no traffic)                            |         | 35        |          | mA         |
|                    |   | 10Base-T Full-duplex @ 100% utilization                  |         | 43        |          | mA         |
|                    |   | Power Saving Mode (cable unplugged)                      |         | 36        |          | mA         |
|                    |   | Software Power Down Mode (register 0.11 =1)              |         | 2         |          | mA         |
|                    |   | Chip Power Down Mode<br>(strap-in pins MODE[3:0] = 0111) |         | 1         |          | mA         |
| TTL Inpu           | ts  |  |         |           |          |            |
| V <sub>IH</sub>    | Input High Voltage  |  | 2.0     |           |          | V          |
| V <sub>IL</sub>    | Input Low Voltage   |  |         |           | 0.8      | V          |
| I <sub>IN</sub>    | Input Current   | $V_{IN} = GND \sim V_{DDIO}$                             |         | -10       | 10       | μ <b>A</b> |
| TTL Outp           | outs  |  |         |           |          |            |
| V <sub>OH</sub>    | Output High Voltage   | I <sub>OH</sub> = -4mA                                   | 2.4     |           |          | V          |
|                    | Output Low Voltage  | I <sub>OL</sub> = 4mA                                    |         |           | 0.4      | V          |

| Symbol                          | Parameter                           | Condition   | Min     | Тур      | Max       | Units      |
|---------------------------------|-------------------------------------|---|---------|----------|-----------|------------|
| I <sub>oz</sub>                 | Output Tri-State Leakage            |   |         |          | 10        | μ <b>A</b> |
|                                 | TX Transmit (measured differ        | entially after 1:1 transformer)                     |         |          |           |            |
| V <sub>O</sub>                  | Peak Differential Output<br>Voltage | 100 $\Omega$ termination across differential output | 0.95    |          | 1.05      | V          |
| V <sub>IMB</sub>                | Output Voltage Imbalance            | 100 $\Omega$ termination across differential output |         |          | 2         | %          |
| t <sub>r</sub> , t <sub>f</sub> | Rise/Fall Time                      |   | 3       |          | 5         | ns         |
|                                 | Rise/Fall Time Imbalance            |   | 0       |          | 0.5       | ns         |
|                                 | Duty Cycle Distortion               |   |         |          | ± 0.25    | ns         |
|                                 | Overshoot                           |   |         |          | 5         | %          |
| V <sub>SET</sub>                | Reference Voltage of ISET           | R(I <sub>SET</sub> ) = 4.99k                        |         | 0.535    |           | V          |
|                                 | Output Jitter                       | Peak-to-peak  |         | 0.7      | 1.4       | ns         |
| 10Base-T                        | Transmit (measured differen         | tially after 1:1 transformer)                       |         |          |           |            |
| V <sub>P</sub>                  | Peak Differential Output<br>Voltage | 100 $\Omega$ termination across differential output | 2.2     |          | 2.8       | V          |
|                                 | Jitter Added                        | Peak-to-peak  |         |          | 3.5       | ns         |
|                                 | Harmonic Rejection                  | Transmit all-one signal sequence                    |         | -31      |           | dB         |
| 10Base-T                        | Receive                             | ·   |         | •        |           |            |
| V <sub>SQ</sub>                 | Squelch Threshold                   | 5MHz square wave                                    | 300     | 400      |           | mV         |
| Note 1:                         | Exceeding the absolute maxi         | mum rating may damage the device. Stress            | es area | ter than | the absol | ute max    |

**Note 1:** Exceeding the absolute maximum rating may damage the device. Stresses greater than the absolute maximum rating may cause permanent damage to the device. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.


- 2: The device is not guaranteed to function outside its operating rating.
- **3:**  $T_A = 25^{\circ}C$ . Specification is for packaged product only.

### 6.0 TIMING DIAGRAMS

### 6.1 RGMII Timing

The KSZ9021RL/RN RGMII timing conforms to the timing requirements per the RGMII Version 1.3 Specification.

## FIGURE 6-1: RGMII V1.3 SPECIFICATION (FIGURE 2 – MULTIPLEXING AND TIMING DIAGRAM)



| TABLE 6-1: | <b>RGMII V1.3 SPECIFICATION (</b> | TIMING SPECIFICS FROM Table 6-2) |
|------------|-----------------------------------|----------------------------------|
|------------|-----------------------------------|----------------------------------|

| Timing Parameter  | Description                                | Min  | Тур | Max | Unit |
|-------------------|--|------|-----|-----|------|
| TskewT            | Data to Clock output Skew (at Transmitter) | -500 |     | 500 | ps   |
| TskewR            | Data to Clock input Skew (at Receiver)     | 1    |     | 2.6 | ns   |
| Tcyc (1000Base-T) | Clock Cycle Duration for 1000Base-T        | 7.2  | 8   | 8.8 | ns   |
| Tcyc (100Base-TX) | Clock Cycle Duration for 100Base-TX        | 36   | 40  | 44  | ns   |
| Tcyc (10Base-T)   | Clock Cycle Duration for 10Base-T          | 360  | 400 | 440 | ns   |


Accounting for TskewT, the TskewR specification in the above table requires the PCB board design to incorporate clock routing for TXC and RXC with an additional trace delay of greater than 1.5ns and less than 2.1ns for 1000Base-T. For 10Base-T/100Base-TX, the maximum delay is much greater than the 2.1ns for 1000Base-T, and thus is not specified.

Alternatively, the KSZ9021RL/RN can be programmed to support RGMII v2.0 with the required data-to-clock skew implemented on-chip. If the delay is not implemented on the PCB and not programmed inside the MAC, the clock skew delay can be implemented via KSZ9021RL/RN registers 260 (104h), 261 (105h) and 262 (106h). See RGMII Pad Skew Registers section.

<sup>© 2009-2019</sup> Microchip Technology Inc.

### 6.2 Auto-Negotiation Timing

FIGURE 6-2: AUTO-NEGOTIATION FAST LINK PULSE (FLP) TIMING




| TABLE 6-2: AUTO-NEG | OTIATION FAST LINK PULSE | (FLP) TIMING PARAMETERS |
|---------------------|--------------------------|-------------------------|
|---------------------|--------------------------|-------------------------|

| Timing Parameter  | Description                              | Min  | Тур | Max  | Units |
|-------------------|--|------|-----|------|-------|
| t <sub>BTB</sub>  | FLP Burst to FLP Burst                   | 8    | 16  | 24   | ms    |
| t <sub>FLPW</sub> | FLP Burst width                          |      | 2   |      | ms    |
| t <sub>PW</sub>   | Clock/Data Pulse width                   |      | 100 |      | ns    |
| t <sub>CTD</sub>  | Clock Pulse to Data Pulse                | 55.5 | 64  | 69.5 | μs    |
| t <sub>CTC</sub>  | Clock Pulse to Clock Pulse               | 111  | 128 | 139  | μs    |
|                   | Number of Clock/Data Pulse per FLP Burst | 17   |     | 33   |       |

### 6.3 MDC/MDIO Timing






#### TABLE 6-3: MDC/MDIO TIMING PARAMETERS

| Timing Parameter  | Description                                     | Min | Тур | Max | Unit |
|-------------------|---|-----|-----|-----|------|
| t <sub>P</sub>    | MDC period                                      |     | 400 |     | ns   |
| t <sub>1MD1</sub> | MDIO (PHY input) setup to rising edge of MDC    | 10  |     |     | ns   |
| t <sub>MD2</sub>  | MDIO (PHY input) hold from rising edge of MDC   | 10  |     |     | ns   |
| t <sub>MD3</sub>  | MDIO (PHY output) delay from rising edge of MDC | 0   |     |     | ns   |

#### 6.4 Reset Timing

The recommended KSZ9021RL/RN power-up reset timing is summarized in the following figure and table.

#### FIGURE 6-4: RESET TIMING



#### TABLE 6-4: RESET TIMING PARAMETERS


| Parameter       | Description                         | Min | Max | Units |
|-----------------|-------------------------------------|-----|-----|-------|
| t <sub>sr</sub> | Stable supply voltage to reset high | 10  |     | ms    |

After the de-assertion of reset, it is recommended to wait a minimum of 100µs before starting programming on the MIIM (MDC/MDIO) Interface.

#### 6.5 Reset Circuit


The following reset circuit is recommended for powering up the KSZ9021RL/RN if reset is triggered by the power supply.





The following reset circuit is recommended for applications where reset is driven by another device (e.g., CPU or FPGA). At power-on-reset, R, C and D1 provide the necessary ramp rise time to reset the KSZ9021RL/RN device. The RST\_OUT\_n from CPU/FPGA provides the warm reset after power up.


#### FIGURE 6-5: RECOMMENDED RESET CIRCUIT FOR INTERFACING WITH CPU/FPGA RESET OUTPUT



### 6.6 Reference Circuits – LED Strap-in Pins

The pull-up and pull-down reference circuits for the LED2/PHYAD1 and LED1/PHYAD0 strapping pins are shown in the following figure.






#### 6.7 Reference Clock – Connection and Selection

A crystal or external clock source, such as an oscillator, is used to provide the reference clock for the KSZ9021RL/RN. The reference clock is 25 MHz for all operating modes of the KSZ9021RL/RN.

The following figure and table show the reference clock connection to pins XI and XO of the KSZ9021RL/RN, and the reference clock selection criteria.

#### FIGURE 6-7: 25MHZ CRYSTAL/OSCILLATOR REFERENCE CLOCK CONNECTION



#### TABLE 6-6: REFERENCE CRYSTAL/CLOCK SELECTION CRITERIA

| Characteristics           | Value | Units |
|---------------------------|-------|-------|
| Frequency                 | 25    | MHz   |
| Frequency tolerance (max) | ±50   | ppm   |

#### 6.8 Magnetics Specification

A 1:1 isolation transformer is required at the line interface. An isolation transformer with integrated common-mode chokes is recommended for exceeding FCC requirements.

The following tables provide recommended magnetic characteristics and a list of qualified magnetics for the KSZ9021RL/RN.

#### TABLE 6-7: MAGNETICS SELECTION CRITERIA


| Parameter                      | Value       | Test Condition     |
|--------------------------------|-------------|--------------------|
| Turns ratio                    | 1 CT : 1 CT |                    |
| Open-circuit inductance (min.) | 350µH       | 100mV, 100kHz, 8mA |
| Insertion loss (max.)          | 1.0dB       | 0MHz–100MHz        |
| HIPOT (min.)                   | 1500Vrms    |                    |


#### TABLE 6-8: QUALIFIED SINGLE PORT 10/100/1000 MAGNETICS


| Magnetic Manufacturer | Part Number | Auto MDI-X | Number of Port |
|-----------------------|-------------|------------|----------------|
| Pulse                 | H5007NL     | Yes        | 1              |
| ТDК                   | TLA-7T101LF | Yes        | 1              |

### 7.0 PACKAGE INFORMATION










#### FIGURE 7-2: 48-PIN (7MM X 7MM) QFN PACKAGE OUTLINE (CONTINUED)



### APPENDIX A: DATA SHEET REVISION HISTORY

| Revision               | Section/Figure/Entry  | Correction |  |
|------------------------|---|------------|--|
| DS00003043A (06-04-19) | Replaces previous Micrel version Rev. 1.2 (02-13-14)  |            |  |
| Rev. 1.2 (02-13-14)    | Added RGMII Pad Skew Registers section.<br>Corrected pad skew steps in Registers 260 (104h) and 261 (105h). Data sheet val-<br>ues are incorrect. There is no change to the silicon.<br>Added Register 262 (106h) for RGMII TX Data Pad Skew.<br>Updated boilerplate.   |            |  |
| Rev. 1.1 (10-13-09)    | Updated current consumption in Electrical Characteristics section.<br>Corrected data sheet omission of register 1 bit 8 for 1000Base-T Extended Status<br>information.<br>Added the following register bits to provide further power saving during software<br>power down: Tri-state all digital I/Os (reg. 258.7), LDO disable (reg. 263.15), Low<br>frequency oscillator mode (reg. 263.8).<br>Added KSZ9021RN device and updated entire data sheet accordingly.<br>Added 48-Pin QFN package information. |            |  |
| Rev. 1.0 (10-13-09)    | Data sheet created  |            |  |

#### TABLE A-1: REVISION HISTORY

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO.                 | . <u>[X]</u> - <u>XXX</u> - [X] <sup>(1)</sup><br>│ │ │ │ │<br>Temperature Package Tape and Reel<br>Range Option | Examples:<br>a) KSZ9021RL<br>Commercial Temperature, RGMII<br>64-pin E-LQFP, Tray  |
|--------------------------|--|--|
| Device:                  | KSZ9021RL, KSZ9021RN   | <ul> <li>b) KSZ9021RLI</li> <li>Industrial Temperature, RGMII</li> <li>64-pin E-LQFP, Tray</li> </ul>  |
| Temperature:             | Blank = $0^{\circ}$ C to +70°C (Commercial)<br>I = -40°C to +85°C (Industrial)                                   | c) KSZ9021RN<br>Commercial Temperature, RGMII<br>48-pin QFN, Tray  |
| Package:                 | RL = 64-pin E-LQFP<br>RN = 48-pin QFN  | d) KSZ9021RNI<br>Industrial Temperature, RGMII<br>48-pin QFN, Tray   |
| Tape and Reel<br>Option: | Blank = Standard packaging (tray)<br>TR = Tape and Reel <sup>(1)</sup>   | Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. |

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 9781522444145

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



### **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

**Taiwan - Kaohsiung** Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

**Germany - Garching** 

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

**Netherlands - Drunen** 

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Ethernet ICs category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

EZFM6324A S LKA5 EZFM6364A S LKA7 12200BS23MM EZFM5224A S LKA3 VSC8522XJQ-02 WGI219LM SLKJ3 JL82599EN S R1ZS EZFM6348A S LKA6 WGI219V SLKJ5 BCM84793A1KFSBG BCM56680B1KFSBLG BCM53402A0KFSBG BCM56960B1KFSBG EZX557AT2 S LKVX BCM56842A1KFTBG BCM56450B1KFSBG EZX557AT S LKW4 RTL8153-VC-CG CH395L BCM56864A1IFSBG WGI219LM SLKJ2 KSZ8462FHLI KSZ8841-16MVLI KSZ9897STXC KSZ8842-16MVLI KSZ8893MQL VSC8244XHG ADIN2111BCPZ FIDO2100BGA128IR0 FIDO5210BBCZ FIDO5200CBCZ ADIN1110BCPZ ADIN1110CCPZ ADIN1100BCPZ ADIN1110CCPZ-R7 ADIN1100CCPZ-R7 DM9000EP DM9161AEP HG82567LM S LAVY LAN9210-ABZJ LAN9221-ABZJ LAN9221I-ABZJ LAN9211-ABZJ EZFM4105F897C S LKAM EZFM4224F1433E S LKAD EZFM4224F1433I S LKAE FBFM2112F897C S LJLS JL82576GB S LJBM JL82576NS S LJBP RC82545GM 855561