# MAQ4123/MAQ4124/MAQ4125 

## Bipolar/CMOS/DMOS Process

## General Description

The MAQ4123/MAQ4124/MAQ4125 are a family of dual 3A buffer/MOSFET drivers intended for driving power MOSFETs, IGBTs and other heavy loads (capacitive, resistive or inductive) which require low-impedance, high peak currents and fast switching times. They are available in inverting, non-inverting and complementary configurations.
The MAQ4123/MAQ4124/MAQ4125 operate from a 4.5 V to 20 V supply, feature an output resistance of $2.3 \Omega$, sink or source 3 A of peak current, and switch an 1800pF capacitive load in 10 ns with typical propagation delay times of 50 ns .
The MAQ4123/MAQ4124/MAQ4125 feature TTL or CMOS compatible inputs with 400 mV of hysteresis to provide noise immunity. The inputs can withstand negative voltage swings of 5 V and are latch-up protected to withstand 200 mA of reverse current.
The MAQ4123/MAQ4124/MAQ4125 are rated for the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range, have been AEC-Q100 qualified for automotive applications, and are available in the ePad SOIC-8 package for improved power dissipation and thermal performance required by automotive applications.
Data sheets and support documentation can be found on Micrel's web site at: www.micrel.com.

## Features

- Automotive AEC-Q100 Qualified
- High $\pm 3 \mathrm{~A}$ peak output current
- Wide 4.5 V to 20 V supply voltage range
- Low $2.3 \Omega$ output resistance
- Matched rise and fall times
- Fast 10 ns rise/fall times with 1800 pF capacitive load
- Low propagation delay time of 50 ns (typical)
- TTL/CMOS logic inputs independent of supply voltage
- Latch-up protected to 200 mA reverse current
- Logic input withstands swing to -5 V
- Low equivalent $6 p \mathrm{~F}$ input capacitance
- Output voltage swings within 25 mV of ground or VS
- Low supply current
- 2.0 mA with logic-1 input (maximum over temperature)
- 300~A with logic-0 input (maximum over temperature)
- '426/7/8-, '1426/7/8-, '4426/7/8 industry standard pin out
- Inverting, non-inverting, and differential configurations
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range
- Exposed backside pad (ePad) packaging for improved power dissipation


## Ordering Information

| Part Number | Configuration | Junction Temperature Range | Lead Finish | Package |
| :--- | :--- | :---: | :---: | :---: |
| MAQ4123YME | Dual Inverting | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Pb-Free | ePad 8-Pin SOIC |
| MAQ4124YME | Dual Non-Inverting | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Pb-Free | ePad 8-Pin SOIC |
| MAQ4125YME | Inverting + Non-Inverting | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Pb-Free | ePad 8-Pin SOIC |

## Pin Configuration



## DUAL INVERTING

ePad SOIC-8 (ME)

INVERTING + NON-INVERTING
ePad SOIC (ME)



DUAL NON-INVERTING

## Functional Diagram


Absolute Maximum Ratings ${ }^{(1)}$Supply Voltage ( $\mathrm{V}_{\mathrm{s}}$ )

$\qquad$$+24 \mathrm{~V}$

Input Voltage (VII) ...

$\qquad$
Input Volage (VIN). ..... $\mathrm{V}_{\mathrm{S}}+0.3 \mathrm{~V}$ to $\mathrm{GND}-5 \mathrm{~V}$
Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )... $\left.\mathrm{T}_{\mathrm{J}}\right) \ldots$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Storage Temperature (Ts).

$\qquad$ $-65^{\circ} \mathrm{C}$ to
$260^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s).
2kV
2kV
ESD HBM Rating ${ }^{(3)}$
ESD HBM Rating ${ }^{(3)}$ ..... 200V

## Operating Ratings ${ }^{(2)}$

Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ). +4.5 V to +20 V Junction Temperature $\left(\mathrm{T}_{\mathrm{J}}\right) . . . . . . . . . . . . . . . . . . . . . . ~-~ 40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Package Thermal Resistance
ePad SOIC-8 ( $\theta_{\mathrm{JA}}$ )
$. .41^{\circ} \mathrm{C} / \mathrm{W}$
ePad SOIC-8 $\left(\theta_{\mathrm{Jc}}\right)$.
$14.7^{\circ} \mathrm{C} / \mathrm{W}$

## Electrical Characteristics ${ }^{(4)}$

$4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 20 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, bold values indicate $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{J}} \leq+125^{\circ} \mathrm{C}$, unless noted. Input voltage slew rate $>2.5 \mathrm{~V} / \mu \mathrm{s}$.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Logic 1 Input Voltage |  | 2.4 | 1.6 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Logic 0 Input Voltage |  |  | 1.45 | 0.8 | V |
| $\mathrm{I}_{\mathrm{N}}$ | Input Current | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{S}}$ | $\begin{gathered} \hline-1 \\ -10 \end{gathered}$ |  | $\begin{gathered} 1 \\ 10 \end{gathered}$ | $\mu \mathrm{A}$ |
| Output |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OH }}$ | High Output Voltage | $\mathrm{l}_{\text {Out }}=100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{s}}-0.025$ |  |  | V |
| VoL | Low Output Voltage | lout $=-100 \mu \mathrm{~A}$ |  |  | 0.025 | V |
| Ro | Output Resistance HI State | lout $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=20 \mathrm{~V}$ |  | 2.3 | 5 | $\Omega$ |
|  |  | lout $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=20 \mathrm{~V}$ |  |  | 8 |  |
|  | Output Resistance LO State | Iout $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=20 \mathrm{~V}$ |  | 2.2 | 5 | $\Omega$ |
|  |  | lout $=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{S}}=20 \mathrm{~V}$ |  |  | 8 |  |
| $\mathrm{l}_{\text {PK }}$ | Peak Output Current |  |  | 3 |  | A |
| 1 | Latch-Up Protection Withstand Reverse Current |  |  | >200 |  | mA |
| Switching Time |  |  |  |  |  |  |
| $t_{R}$ | Rise Time | Test figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=20 \mathrm{~V}$ |  | 11 | $\begin{aligned} & \hline 35 \\ & 60 \end{aligned}$ | ns |
| $t_{\text {F }}$ | Fall Time | Test figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=20 \mathrm{~V}$ |  | 11 | $\begin{aligned} & 35 \\ & 60 \end{aligned}$ | ns |
| $t_{\text {D1 }}$ | Delay Time | Test figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=20 \mathrm{~V}$ |  | 40 | $\begin{gathered} 75 \\ 100 \end{gathered}$ | ns |
| $t_{\text {D2 }}$ | Delay Time | Test figure 1, $\mathrm{C}_{\mathrm{L}}=1800 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=20 \mathrm{~V}$ |  | 60 | $\begin{gathered} 75 \\ 100 \end{gathered}$ | ns |
| Power Supply |  |  |  |  |  |  |
| Is | Power Supply Current | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$ (both inputs) |  | 0.75 | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | mA |
| Is | Power Supply Current | $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ (both inputs) |  | 0.05 | $\begin{aligned} & \hline 0.25 \\ & \mathbf{0 . 3 0} \end{aligned}$ | mA |

## Notes:

1. Exceeding the absolute maximum rating may damage the device.
2. The device is not guaranteed to function outside its operating rating.
3. Devices are ESD sensitive. Handling precautions recommended. Human body model, 1.5 k in series with 100 pF .
4. Specification for packaged product only.

Test Circuit


Figure 1a. Inverting Driver Switching Time


Figure 1b. Non-Inverting Driver Switching Time

## Typical Characteristics




Output Resistance
vs. Supply Voltage




Peak Output Current
vs. Supply Voltage




Output Rise/Fall Time vs. Supply Voltage


## Typical Characteristics (Continued)








Input Pin Current ( $\mathrm{l}_{\mathrm{N}}$ )
vs. Temperature


## Typical Characteristics (Continued)









## Typical Characteristics (Continued)




Output Rise Time vs. Load Capacitance ( $\mathrm{C}_{\mathrm{L}}$ )


Output $t_{D 1}$ Time


Supply Current (Is) vs. Switching Frequency


Output Fall Time
vs. Load Capacitance ( $\mathrm{C}_{\mathrm{L}}$ )



Supply Current ( $\mathrm{I}_{\mathbf{s}}$ ) vs. Switching Frequency

$t_{\text {D1 }}$ Delay
vs. Load Capacitance ( $\mathrm{C}_{\mathrm{L}}$ )


## Typical Characteristics (Continued)




Input Pulse Width vs. Output Pulse Width


## Application Information

The MAQ4123/24/25 drivers have been specifically constructed to operate reliably under any practical circumstances, the following details of usage provide for better operation of the device.

## Supply Bypassing

Charging and discharging large capacitive loads quickly requires large currents. For example, charging 2000pF from 0 to 15 volts in 20 ns requires a constant current of 1.5 A . In practice, the charging current is not constant, and will usually peak at around 3A. In order to charge the capacitor, the driver must be capable of drawing this much current, this quickly, from the system power supply. In turn, this means that as far as the driver is concerned, the system power supply, as seen by the driver, must have very low impedance.
As a practical matter, this means the power supply bus decoupling capacitance must be much larger than the driver output load capacitance to achieve optimum driving speed. Additionally, the bypassing capacitors must have very low internal inductance and resistance at all frequencies of interest. High quality X5R or X7R ceramic capacitors meet these requirements. Two capacitors may be used to meet the decoupling requirements. A larger ceramic capacitor in the $1 \mu \mathrm{~F}$ to $4.7 \mu \mathrm{~F}$ range and a $0.1 \mu \mathrm{~F}$ capacitor may be used, as together the valleys in their two impedance curves allow adequate performance over a broad enough band to get the job done. $\mathrm{Z5U}$ type ceramic capacitor dielectrics are not recommended due to the large change in capacitance over temperature and voltage. The high pulse current demands of capacitive drivers also mean that the bypass capacitors must be mounted very close to the driver in order to prevent the effects of lead inductance or PCB land inductance from nullifying what the designer is trying to accomplish. For optimum results, the sum of the lengths of the leads and the lands from the capacitor body to the driver body should total 2.5 cm or less.

Bypass capacitance, and its close mounting to the driver serves two purposes. Not only does it allow optimum performance from the driver, it minimizes the amount of lead length radiating at high frequency during switching, (due to the large $\Delta \mathrm{I}$ ) thus minimizing the amount of EMI later available for system disruption and subsequent cleanup. It should also be noted that the actual frequency of the EMI produced by a driver is not the clock frequency at which it is driven, but is related to the highest rate of change of current produced during switching, a frequency generally one or two orders of magnitude higher, and thus more difficult to filter if you let it permeate your system. Good bypassing practice is essential to proper operation of high speed driver ICs.

## Grounding

Both proper bypassing and proper grounding are necessary for optimum driver operation. Bypassing capacitance only allows a driver to turn the load on. Eventually (except in rare circumstances) it is also necessary to turn the load OFF. This requires attention to the ground path. Two things other than the driver affect the rate at which it is possible to turn a load off: The adequacy of the grounding available for the driver, and the inductance of the leads from the driver to the load. The latter will be discussed in a separate section.
The ePad package has an exposed pad under the package. It's important for good thermal performance that this pad is connected to a ground plane.
Best practice for a ground path is a well laid out ground plane. However, this is not always practical, though a poorly-laid out ground plane can be worse than none. Attention to the paths taken by return currents, even in a ground plane, is essential. In general, the leads from the driver to its load, the driver to the power supply, and the driver to whatever is driving it should all be as low in resistance and inductance as possible. Of the three paths, the ground lead from the driver to the logic driving it, is most sensitive to resistance or inductance, and ground current from the load is what is most likely to cause disruption. Thus, these ground paths should be arranged so that they never share a land, or do so for as short a distance as is practical.
To illustrate what can happen, consider the following: the inductance of a 2 cm long land, 1.59 mm ( 0.062 ") wide on a PCB with no ground plane is approximately 45 nH . Assuming a di/dt of $0.3 \mathrm{~A} / \mathrm{ns}$ (which will allow a current of 3 A to flow after 10 ns , and is thus slightly slow for these purposes) a voltage of 13.5 V will develop along this land in response to our postulated $\Delta \mathrm{i}$. For a 1 cm land, (approximately 15 nH ) 4.5 V is developed. Either way, users employing TTL-level input signals to the driver will find that the response of a driver that has been seriously degraded by a common ground path for input to and output from the driver of the given dimensions. Note that this is before accounting for any resistive drops in the circuit. The resistive drop in a 1.59 mm ( 0.062 ") land of 2oz. Copper carrying 3 A will be about $4 \mathrm{mV} / \mathrm{cm}$ ( $10 \mathrm{mV} / \mathrm{in}$ ) at DC, and the resistance will increase with frequency as skin effect comes into play.
The problem is most obvious in inverting drivers where the input and output currents are in phase so that any attempt to raise the driver's input voltage (in order to turn the driver's load off) is countered by the voltage developed on the common ground path as the driver attempts to do what it was supposed to. It takes very little common ground path, under these circumstances, to alter circuit operation drastically.

## Output Lead Inductance

The same descriptions just given for PCB land inductance apply equally well for the output leads from a driver to its load, except that commonly the load is located much further away from the driver than the driver's ground bus.
Generally, the best way to treat the output lead inductance problem, when distances greater than 4 cm (2") are involved, requires treating the output leads as a transmission line. Unfortunately, as both the output impedance of the driver and the input impedance of the MOSFET gate are at least an order of magnitude lower than the impedance of common coax, using coax is seldom a cost-effective solution. A twisted pair works about as well, is generally lower in cost, and allows use of a wider variety of connectors. The second wire of the twisted pair should carry common from as close as possible to the ground pin of the driver directly to the ground terminal of the load. Do not use a twisted pair where the second wire in the pair is the output of the other driver, as this will not provide a complete current path for either driver. Likewise, do not use a twisted triad with two outputs and a common return unless both of the loads to be driver are mounted extremely close to each other, and you can guarantee that they will never be switching at the same time.
For output leads on a printed circuit, the general rule is to make them as short and as wide as possible. The lands should also be treated as transmission lines: i.e., minimize sharp bends, or narrowing in the land, as these will cause ringing. For a rough estimate, on a 1.59 mm ( 0.062 ") thick G-10 PCB a pair of opposing lands each 2.36 mm ( 0.093 ") wide translates to a characteristic impedance of about $50 \Omega$; half that width suffices on a $0.787 \mathrm{~mm}\left(0.031^{\prime \prime}\right)$ thick board. For accurate impedance matching with a MAQ4123/24/25 driver, on a 1.59 mm ( 0.062 ") board a land width of 42.75 mm (1.683") would be required, due to the low impedance of the driver and (usually) its load. This is obviously impractical under most circumstances. Generally the tradeoff point between lands and wires comes when lands narrower than $3.18 \mathrm{~mm}\left(0.125{ }^{\prime \prime}\right)$ would be required on a 1.59 mm (0.062") board.

To obtain minimum delay between the driver and the load, it is considered best to locate the driver as close as possible to the load (using adequate bypassing). Using matching transformers at both ends of a piece of coax, or several matched lengths of coax between the driver and the load, works in theory, but is not optimum.

## Driving at Controlled Rates

Occasionally, there are situations where a controlled rise or fall time (which may be considerably longer than the normal rise or fall time of the driver's output) is desired for a load. In such cases, it is still prudent to employ best possible practice in terms of bypassing, grounding and PCB layout, and then reduce the switching speed of the load (NOT the driver) by adding a non-inductive series resistor of appropriate value between the output of the driver and the load. For situations where only the rise or only fall should be slowed, the resistor can be paralleled with a fast diode so that switching in the other direction remains fast. Due to the Schmitt-trigger action of the driver's input it is not possible to slow the rate of rise (or fall) of the driver's input signal to achieve slowing of the output.

## Input Stage

The input stage of the MAQ4123/24/25 consists of a single-MOSFET Class A stage with an input capacitance of $\sim 6 \mathrm{pF}$. This capacitance represents the maximum load from the driver that will be seen by its controlling logic. The drain load on the input MOSFET is a current source. Thus, the quiescent current drawn by the driver varies, depending upon the logic state of the input.
Following the input stage, there is a buffer stage which provides hysteresis for the input. This prevents oscillations when slowly-changing input signals are used or when noise is present on the input. Input voltage switching threshold is approximately 1.5 V which makes the driver directly compatible with TTL signals, or with CMOS powered from any supply voltage between 3 V and 15 V .
The input protection circuitry of the MAQ4123/24/25, in addition to providing ESD protection, also works to prevent latch-up or logic upset due to ringing or voltage spiking on the logic input terminal. In most CMOS devices when the logic input rises above the power supply terminal, or descends below the ground terminal, the device can be destroyed or rendered inoperable until the power supply is cycled OFF and ON. The MAQ4123/24/25 drivers have been designed to prevent this. Input voltages excursions as great as 5 V below ground will not alter the operation of the device. Input excursions above the power supply voltage will result in the excess voltage being conducted to the power supply terminal of the IC.

Because the excess voltage is simply conducted to the power terminal, if the input to the driver is left in a high state when the power supply to the driver is turned off, currents as high as 30 mA can be conducted through the driver from the input terminal to its power supply terminal. This may overload the output of whatever is driving the driver, and may cause other devices that share the driver's power supply, as well as the driver, to operate when they are assumed to be off, but it will not harm the driver itself. Excessive input voltage will also slow the driver down, and result in much longer internal propagation delays within the drivers. TD2, for example, may increase to several hundred nanoseconds. In general, while the driver will accept this sort of misuse without damage, proper termination of the line feeding the driver so that line spiking and ringing are minimized, will always result in faster and more reliable operation of the device, leave less EMI to be filtered elsewhere, be less stressful to other components in the circuit, and leave less chance of unintended modes of operation.

## Power Dissipation

CMOS circuits usually permit the user to ignore power dissipation. Logic families such as 4000 series and 74Cxxx have outputs which can only source or sink a few milliamps of current. Even shorting the output of the device to ground or VCC may not damage the device. CMOS drivers, on the other hand, are intended to source or sink several Amps of current. This is necessary in order to drive large capacitive loads at frequencies into the megahertz range. Package power dissipation of driver ICs can easily be exceeded when driving large loads at high frequencies. Care must therefore be paid to device dissipation when operating in this domain.
The Supply Current vs. Frequency and Supply Current vs. Load characteristic curves furnished with this data sheet aid in estimating power dissipation in the driver. Operating frequency, power supply voltage, and load all affect power dissipation.
Given the power dissipation in the device, and the thermal resistance of the package, junction operating temperature for any ambient is easy to calculate. For example, the thermal resistance of the 8 -pin ePad SOIC package, from the datasheet, is $41^{\circ} \mathrm{C} / \mathrm{W}$. In a $25^{\circ} \mathrm{C}$ ambient, then, using a maximum junction temperature of $125^{\circ} \mathrm{C}$, this package will dissipate 2.4 W .
Accurate power dissipation numbers can be obtained by summing the three sources of power dissipation in the device:

- Load power dissipation (PL)
- Quiescent power dissipation $\left(\mathrm{P}_{\mathrm{Q}}\right)$
- Transition power dissipation ( $\mathrm{P}_{\mathrm{T}}$ )

Calculation of load power dissipation differs depending
upon whether the load is capacitive, resistive or inductive.

## Resistive Load Power Dissipation

Dissipation caused by a resistive load can be calculated as:

$$
P_{L}=I^{2} R_{O} D
$$

where:

I = the current drawn by the load
$R_{0}=$ the output resistance of the driver when the output is high, at the power supply voltage used (see characteristic curves)
D = fraction of time the load is conducting (duty cycle)

## Capacitive Load Power Dissipation

Dissipation caused by a capacitive load is simply the energy placed in, or removed from, the load capacitance by the driver. The energy stored in a capacitor is described by the equation:

$$
E=1 / 2 C V^{2}
$$

As this energy is lost in the driver each time the load is charged or discharged, for power dissipation calculations the $1 / 2$ is removed. This equation also shows that it is good practice not to place more voltage in the capacitor than is necessary, as dissipation increases as the square of the voltage applied to the capacitor. For a driver with a capacitive load:

$$
P_{L}=f C\left(V_{S}\right)^{2}
$$

where:
f = Operating Frequency
C = Load Capacitance
$\mathrm{V}_{\mathrm{S}}=$ Driver Supply Voltage

## Inductive Load Power Dissipation

For inductive loads the situation is more complicated. For the part of the cycle in which the driver is actively forcing current into the inductor, the situation is the same as it is in the resistive case:

$$
P_{L 1}=I^{2} R_{O} D
$$

However, in this instance the $\mathrm{R}_{\mathrm{O}}$ required may be either the on resistance of the driver when its output is in the high state, or its on resistance when the driver is in the low state, depending upon how the inductor is connected, and this is still only half the story. For the part of the cycle when the inductor is forcing current through the driver, dissipation is best described as:

$$
P_{\mathrm{L} 2}=I V_{\mathrm{D}}(1-\mathrm{D})
$$

where $V_{D}$ is the forward drop of the clamp diode in the driver (generally around 0.7 V ). The two parts of the load dissipation must be summed in to produce $\mathrm{P}_{\mathrm{L}}$ :

$$
P_{\mathrm{L}}=P_{\mathrm{L} 1}+P_{\mathrm{L} 2}
$$

## Quiescent Power Dissipation

Quiescent power dissipation ( $\mathrm{P}_{\mathrm{Q}}$, as described in the input section) depends upon whether the input is high or low. A low input will result in a maximum supply current of $\leq 0.3 \mathrm{~mA}$ (per driver); logic high will result in a maximum supply current of $\leq 1 \mathrm{~mA}$ (per driver). Quiescent power can therefore be found from:

$$
P_{Q}=V_{S}\left[D I_{H}+(1-D) I_{L}\right]
$$

where:
$I_{H}=$ quiescent current with input high
$\mathrm{I}_{\mathrm{L}}=$ quiescent current with input low
D = fraction of time input is high (duty cycle)
$\mathrm{V}_{\mathrm{S}}=$ power supply voltage

## Transition Power Dissipation

Transition power is dissipated in the driver each time its output changes state, because during the transition, for a very brief interval, both the N - and P-channel MOSFETs in the output totem-pole are ON simultaneously, and a current is conducted through them from $\mathrm{V}_{\mathrm{S}}$ to ground. The transition power dissipation is approximately:

$$
P_{T}=f V_{S}(A \times s)
$$

where ( $\mathrm{A} \times \mathrm{s}$ ) is a time-current factor derived from Figure 2.


NOTE: THE VALUES ON THIS GRAPH REPRESENT THE LOSS SEEN BY BOTH NRIVERS IN A PACKAGE DURING ONE COMPLETE CYCLE. FOR A SINGLE DRIVERS INA PACKAGE DURING ONE COMPLETE CYCLE. FORA SIIGLE
DRIVER DIVIDE THE STATED VALUES BY 2. FOR A SINGLE TRANSITION OF A DRIVER DIVIDE THE STATED VALUES BY 2. FOR A
SINGLE DRIVER, DIVIDE THE STATED VALUE BY 4.

Figure 2. Crossover Energy Loss
Total power $\left(\mathrm{P}_{\mathrm{D}}\right)$ then, as previously described is just:

$$
P_{D}=P_{L}+P_{Q}+P_{T}
$$

Examples show the relative magnitude for each term:

EXAMPLE 1: A MAQ4123 operating on a 12 V supply driving two capacitive loads of 3000 pF each, operating at 250 kHz , with a duty cycle of $50 \%$, in a maximum ambient of $60^{\circ} \mathrm{C}$.
First calculate capacitive load power loss:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{L}} & =f \times \mathrm{C} \times\left(V_{\mathrm{S}}\right)^{2} \\
\mathrm{P}_{\mathrm{L}} & =250,000 \times\left(3 \times 10^{-9}+3 \times 10^{-9}\right) \times 12^{2} \\
& =0.216 \mathrm{~W}
\end{aligned}
$$

Then transition power loss:

$$
\begin{aligned}
P_{\mathrm{T}} & =\mathrm{f} \times \mathrm{V}_{\mathrm{S}} \times(\mathrm{A} \times \mathrm{s})=250,000 \times 12 \times 2.2 \times 10^{-9} \\
& =0.007 \mathrm{~W}
\end{aligned}
$$

Then quiescent power loss:

$$
\begin{aligned}
P_{Q} & =V_{S} \times\left[D \times I_{H}+(1-D) \times I_{L}\right] \\
& =12 \times[(0.5 \times 0.002)+(0.5 \times 0.0003)] \\
& =0.014 \mathrm{~W}
\end{aligned}
$$

Total power dissipation, then, is:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{D}} & =0.216+0.007+0.014 \\
& =0.237 \mathrm{~W}
\end{aligned}
$$

Given that the ePad SOIC package has a $\theta_{\mathrm{JA}}$ of $41^{\circ} \mathrm{C} / \mathrm{W}$, this will result in the junction running at:
$0.237 \mathrm{~W} \times 41^{\circ} \mathrm{C} / \mathrm{W}=10^{\circ} \mathrm{C}$ above ambient, which, given a maximum ambient temperature of $60^{\circ} \mathrm{C}$, will result in a maximum junction temperature of $70^{\circ} \mathrm{C}$.

EXAMPLE 2: A MAQ4124 operating on a 15 V input, with one driver switching a $50 \Omega$ resistive load at 1 MHz at a $67 \%$ duty cycle. The other driver is not switching and its input is grounded. The maximum ambient temperature is $40^{\circ} \mathrm{C}$ :

$$
P_{L}=I^{2} \times R_{0} \times D
$$

First, $l_{0}$ must be determined:

$$
\mathrm{I}_{\mathrm{O}}=\mathrm{V}_{\mathrm{S}} /\left(\mathrm{R}_{\mathrm{O}}+\mathrm{R}_{\mathrm{LOAD}}\right)
$$

Given $\mathrm{R}_{\mathrm{O}}$ from the characteristic curves then,

$$
\begin{aligned}
& \mathrm{I}_{\mathrm{O}}=15 /(3.3+50) \\
& \mathrm{I}_{\mathrm{O}}=0.281 \mathrm{~A}
\end{aligned}
$$

and:

$$
\begin{aligned}
P_{\mathrm{L}} & =(0.281)^{2} \times 3.3 \times 0.67 \\
& =0.175 \mathrm{~W}
\end{aligned}
$$

$$
P_{T}=f \times V_{S} \times(A \times s) / 2
$$

(because only one side is operating)

$$
=\left(1,000,000 \times 15 \times 3.3 \times 10^{-9}\right) / 2
$$

$$
=0.025 \mathrm{~W}
$$

and:

$$
\begin{aligned}
P_{Q}= & 15 \times[(0.67 \times 0.001)+(0.33 \times 0.00015)+ \\
& (1 \times 0.00015)]=0.013 W
\end{aligned}
$$

then:

$$
\begin{aligned}
\mathrm{P}_{\mathrm{D}} & =0.175+0.025+0.013 \\
& =0.213 \mathrm{~W}
\end{aligned}
$$

For $\theta_{\mathrm{JA}}=41^{\circ} \mathrm{C} / \mathrm{W}$, the junction temperature at $40^{\circ} \mathrm{C}$ ambient is:

$$
\left(0.213 \mathrm{~W} \times 41^{\circ} \mathrm{C} / \mathrm{W}\right)+40^{\circ} \mathrm{C}=49^{\circ} \mathrm{C}
$$

The actual junction temperature will be somewhat lower than calculated because the maximum $\mathrm{R}_{\mathrm{DS}(o n)}$ value used was taken at a $T_{J}$ of $125^{\circ} \mathrm{C}$ and the $\mathrm{R}_{\mathrm{DS}(\text { (on })}$ at $\mathrm{T}_{J}=$ $52.8^{\circ} \mathrm{C}$ lower.

## Definitions

$C_{L}=$ Load capacitance in farads.
D = Duty cycle expressed as the fraction of time the input to the driver is high.
f = Operating frequency of the driver in Hz .
$I_{H}=$ Power supply current drawn by a driver when both inputs are high and neither output is loaded.
$I_{L} \quad=$ Power supply current drawn by a driver when both inputs are low and neither output is loaded.
$I_{D}=$ Output current from a driver in Amps.
$P_{D}=$ Total power dissipated in a driver in watts.
$P_{L}=$ Power dissipated in the driver due to the driver's load in Watts.
$P_{Q}=$ Power dissipated in a quiescent driver in watts.
$P_{\mathrm{T}}=$ Power dissipated in a driver when the output changes states ("shoot-through current") in Watts.

NOTE: The "shoot-through" current from a dual transition (once up, once down) for both drivers is stated in the graph on the following page in ampere-nanoseconds. This figure must be multiplied by the number of repetitions per second (frequency) to find watts.
$R_{0}=$ Output resistance of a driver in $\Omega s$.
$V_{S}=$ Power supply voltage to the IC in volts.

## Package Information



## 8-Pin ePad SOIC (ME)

## Recommended Landing Pattern

LP \# SOICNEP-8LD-LP-1
All units are in inches
Tolerance $\pm 0.05$ if not noted


8-Pin ePad SOIC (ME)

Red circle indicates Thermal Via. Size should be $.015-0.17$ inches in diameter and it should be connected to GND plane for maximum thermal performance.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA<br>TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.
© 2011 Micrel, Incorporated.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Microchip manufacturer:

Other Similar products are found below :
 00-9050-LRPP 00-9090-RDPP 5951900000 01-1003W-10/32-15 LTILA6E-1S-WH-RC-FN12VXCR1 0131700000 00-2240 LTP70N06 LVP640 0158-624-00 5J0-1000LG-SIL 020017-13 LY1D-2-5S-AC120 LY2-0-US-AC120 LY2-US-AC240 LY3-UA-DC24 00-5150 00576P0020 00600P0010 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275-RDNP 00-8609RDPP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 02071000000207400000660100564 $\underline{01312} \underline{0134220000} \underline{6035} \underline{M 15730061}$

