## Zero-Drift Instrumentation Amplifier

## Features:

- High DC Precision:
- $\mathrm{V}_{\mathrm{OS}}: \pm 17 \mu \mathrm{~V}$ (maximum, $\left.\mathrm{G}_{\mathrm{MIN}}=100\right)$
- $\mathrm{TC}_{1}: \pm 60 \mathrm{nV} /{ }^{\circ} \mathrm{C}$ (maximum, $\mathrm{G}_{\mathrm{MIN}}=100$ )
- CMRR: 112 dB (minimum, $\mathrm{G}_{\mathrm{MIN}}=100$, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ )
- PSRR: 110 dB (minimum, $\mathrm{G}_{\mathrm{MIN}}=100$, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ )
- $\mathrm{g}_{\mathrm{E}}: \pm 0.15 \%$ (maximum, $\mathrm{G}_{\mathrm{MIN}}=10,100$ )
- Flexible:
- Minimum Gain ( $\mathrm{G}_{\mathrm{MIN}}$ ) Options: 1,10 and $100 \mathrm{~V} / \mathrm{V}$
- Rail-to-Rail Input and Output
- Gain Set by Two External Resistors
- Bandwidth: 500 kHz (typical, Gain $=\mathrm{G}_{\mathrm{MIN}}=1,10$ )
- Power Supply:
- $\mathrm{V}_{\mathrm{DD}}: 1.8 \mathrm{~V}$ to 5.5 V
- $\mathrm{I}_{\mathrm{Q}}: 1.1 \mathrm{~mA}$ (typical)
- Power Savings (Enable) Pin: EN
- Enhanced EMI Protection:
- Electromagnetic Interference Rejection Ratio (EMIRR): 111 dB at 2.4 GHz
- Extended Temperature Range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


## Typical Applications:

- High-Side Current Sensor
- Wheatstone Bridge Sensors
- Difference Amplifier with Level Shifting
- Power Control Loops


## Design Aids:

- SPICE Macro Model
- Microchip Advanced Part Selector (MAPS)
- Application Notes


## Description:

Microchip Technology Inc. offers the single Zero-Drift MCP6N16 instrumentation amplifier (INA) with Enable pin (EN) and three minimum gain options ( $\mathrm{G}_{\text {MIN }}$ ). The internal offset correction gives high DC precision: it has very low offset and offset drift, and negligible 1/f noise.
Two external resistors set the gain, minimizing gain error and drift over temperature. The reference voltage ( $\mathrm{V}_{\mathrm{REF}}$ ) shifts the output voltage ( $\mathrm{V}_{\mathrm{OUT}}$ ).
The MCP6N16 is designed for single-supply operation, with rail-to-rail input (no common mode crossover distortion) and output performance. The supply voltage range ( 1.8 V to 5.5 V ) is low enough to support many portable applications. All devices are fully specified from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Each part has EMI filters at the input pins, for good EMI rejection (EMIRR).
These parts have three minimum gain options (1, 10 and $100 \mathrm{~V} / \mathrm{V}$ ). This allows the user to optimize the input offset voltage and input noise for different applications.

## Typical Application Circuit



## Package Types



* Includes Exposed Thermal Pad (EP); see Table 3-1.


## MCP6N16

## Minimum Gain Options

Table 1 shows key specifications that differentiate between the different minimum gain ( $\mathrm{G}_{\mathrm{MIN}}$ ) options.
See Section 1.0 "Electrical Characteristics",
Section 6.0 "Packaging Information" and Product Identification System for further information on $\mathrm{G}_{\text {MIN }}$.

TABLE 1: KEY DIFFERENTIATING SPECIFICATIONS

| Part No. | $\mathrm{G}_{\mathrm{MIN}}$ (V/V) Nom. | $\begin{aligned} & \mathrm{V}_{\mathrm{OS}} \\ & ( \pm \mu \mathrm{V}) \\ & \text { Max. } \end{aligned}$ | $\begin{gathered} \mathrm{TC}_{1} \\ \left( \pm \mathrm{nV} /{ }^{\circ} \mathrm{C}\right) \\ \text { Max. } \\ \mathrm{T}_{\mathrm{A}}=-40 \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ | CMRR <br> (dB) <br> Min. $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ | PSRR (dB) Min. | $V_{\text {DMH }}$ <br> (V) <br> Min. | GBWP (MHz) Typ | $\begin{gathered} \mathrm{E}_{\mathrm{ni}} \\ \left(\mu V_{\mathrm{P}-\mathrm{P}}\right) \\ \mathrm{Typ} . \\ \mathrm{f}=0.1 \text { to } 10 \mathrm{~Hz} \end{gathered}$ | $\begin{gathered} \mathrm{e}_{\mathrm{ni}} \\ (\mathrm{nV} / \sqrt{\mathrm{Hz}}) \\ \mathrm{Typ} . \\ \mathrm{f}<500 \mathrm{~Hz} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MCP6N16-001 | 1 | 85 | 1800 | 89 | 91 | 2.7 | 0.50 | 19 | 900 |
| MCP6N16-010 | 10 | 22 | 180 | 103 | 104 | 0.27 | 5.0 | 2.2 | 105 |
| MCP6N16-100 | 100 | 17 | 60 | 112 | 110 | 0.027 | 35 | 0.93 | 45 |

Note 1: $G_{\text {MIN }}$ is the minimum stable gain $\left(G_{D M}\right)$, for a given part option. In other words, $G_{D M} \geq G_{\text {MIN }}$.

Figures 1 to 3 show input offset voltage versus temperature for the three gain options $\left(\mathrm{G}_{\mathrm{MIN}}=1,10\right.$, 100 V/V).


FIGURE 1: Input Offset Voltage vs.
Temperature, with $G_{M I N}=1$.


FIGURE 2: Input Offset Voltage vs.
Temperature, with $G_{M I N}=10$.


FIGURE 3: Input Offset Voltage vs. Temperature, with $G_{M I N}=100$.

### 1.0 ELECTRICAL CHARACTERISTICS

### 1.1 Absolute Maximum Ratings $\dagger$

$V_{D D}-V_{S S}$
Current at Input Pins (Note 1)
Analog Inputs ( $\mathrm{V}_{\mathrm{IP}}$ and $\mathrm{V}_{\mathrm{IM}}$ ) (Note 1)
All Other Inputs and Outputs
Difference Input Voltage
Output Short-Circuit Current
Current at Output and Supply Pins
Storage Temperature
Maximum Junction Temperature
ESD protection on all pins (HBM, MM)
$\dagger$ Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not impli rating conditions for extended periods may affect device reliability.

Note 1: See Section 4.3.1.2 "Input Voltage Limits" and Section 4.3.1.3 "Input Current Limits".

### 1.2 Specifications

## TABLE 1-1: DC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DL}}$ to $\mathrm{V}_{\mathrm{L}}, \mathrm{G}_{\mathrm{DM}}=\mathrm{G}_{\mathrm{MIN}}$ and $\mathrm{EN}=\mathrm{V}_{\mathrm{DD}}$; see Figures 1-7 and 1-8 (Note 1).

| Parameters | Sym. | Min. | Typ. | Max. | Units | $\mathrm{G}_{\text {MIN }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset |  |  |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ | -85 | - | +85 | $\mu \mathrm{V}$ | 1 | $\mathrm{T}_{\mathrm{A}}=+$ |
|  |  | -22 | - | +22 |  | 10 |  |
|  |  | -17 | - | +17 |  | 100 |  |
| Input Offset Voltage Drift Linear Temp. Co. | TC 1 | -1800 | - | +1800 | $\mathrm{nV} /{ }^{\circ} \mathrm{C}$ | 1 | $\mathrm{T}_{\mathrm{A}}=$ |
|  |  | -180 | - | +180 |  | 10 |  |
|  |  | -60 | - | +60 |  | 100 |  |
| Input Offset Voltage Drift Quadratic Temp. Co. | TC 2 | - | $\pm 560$ | - | $\mathrm{pV} /{ }^{\circ} \mathrm{C}^{2}$ | 1 | $\mathrm{T}_{\mathrm{A}}=$ |
|  |  | - | $\pm 63$ | - |  | 10 |  |
|  |  | - | $\pm 69$ | - |  | 100 |  |
| Input Offset Aging | $\Delta \mathrm{V}_{\text {OS }}$ | - | $\pm 1.0$ | - | $\mu \mathrm{V}$ | 1 | 408 h meas |
|  |  | - | $\pm 0.8$ | - |  | 10 |  |
|  |  | - | $\pm 0.7$ | - |  | 100 |  |
| Power Supply Rejection Ratio | PSRR | 91 | 109 | - | dB | 1 |  |
|  |  | 104 | 122 | - |  | 10 |  |
|  |  | 110 | 128 | - |  | 100 |  |

## Output Offset

| Output Offset Voltage | $\mathrm{V}_{\text {OSO }}$ |  | 0 |  | $\mu \mathrm{V}$ | all |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current and Impedance (Note 3) |  |  |  |  |  |  |  |
| Input Bias Current <br> Across Temperature <br> Across Temperature | $\mathrm{I}_{\mathrm{B}}$ | -100 | $\pm 2$ | +100 | pA | all |  |
|  |  | - | 20 | - |  |  | $\mathrm{T}_{\mathrm{A}}=$ |
|  |  | 0 | 250 | 2000 |  |  | $\mathrm{T}_{\mathrm{A}}=$ |

Note 1: $\quad V_{C M}=\left(V_{I P}+V_{I M}\right) / 2, V_{D M}=\left(V_{I P}-V_{I M}\right)$ and $G_{D M}=1+R_{F} / R_{G}$.
2: For Design Guidance only; not tested.
3: These specifications apply to the $\mathrm{V}_{\mathrm{IP},} \mathrm{V}_{\mathrm{IM}}$ input pair (use $\mathrm{V}_{\mathrm{CM}}$ ) and to the $\mathrm{V}_{\mathrm{REF}}, \mathrm{V}_{\mathrm{FG}}$ input pair (use $\mathrm{V}_{\text {REF }}$ instead).
4: This specification applies to the $\mathrm{V}_{\mathrm{IP}}, \mathrm{V}_{\mathrm{IM}}, \mathrm{V}_{\text {REF }}$ and $\mathrm{V}_{\mathrm{FG}}$ pins individually.
5: Figures 2-52 and 2-53 show the $\mathrm{V}_{\mathrm{IVL}}, \mathrm{V}_{\mathrm{IVH}}, \mathrm{V}_{\mathrm{DML}}$ and $\mathrm{V}_{\mathrm{DMH}}$ variation over temperature.
6: See Section 1.5 "Explanation of DC Error Specifications".

## TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DL}}$ to $V_{L}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8 (Note 1).

| Parameters | Sym. | Min. | Typ. | Max. | Units | $\mathrm{G}_{\text {MIN }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current | l OS | -800 | $\pm 300$ | +800 | pA | all |  |
| Across Temperature |  | - | $\pm 320$ | - |  |  | $\mathrm{T}_{\mathrm{A}}=+$ |
| Across Temperature |  | -1500 | $\pm 350$ | +1500 |  |  | $\mathrm{T}_{\mathrm{A}}=+$ |
| Common Mode Input Impedance | $\mathrm{Z}_{\mathrm{CM}}$ | - | $10^{13} \mid 10$ | - | $\Omega\|\mid \mathrm{pF}$ |  |  |
| Differential Input Impedance | $\mathrm{Z}_{\text {DIFF }}$ | - | $10^{13}\| \| 4$ | - |  |  |  |

Input Common Mode Voltage ( $\mathbf{V}_{\mathbf{C M}}$ or $\mathbf{V}_{\text {REF }}$ ) (Note 3)

| Input Voltage Range (Note 4, Note 5) | $\mathrm{V}_{\text {IVL }}$ | - | $\mathrm{V}_{\text {SS }}-0.25$ | $\mathrm{V}_{S S}-0.15$ | V | all |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\text {IVH }}$ | $\mathrm{V}_{\mathrm{DD}}+0.15$ | $\mathrm{V}_{\mathrm{DD}}+0.30$ | - |  |  |  |
| Common Mode Rejection Ratio | CMRR | 80 | 98 | - | dB | 1 | $\mathrm{V}_{\mathrm{CM}}=$ |
|  |  | 94 | 112 | - |  | 10 |  |
|  |  | 103 | 121 | - |  | 100 |  |
|  |  | 89 | 107 | - |  | 1 | $\mathrm{V}_{\mathrm{CM}}=$ |
|  |  | 103 | 121 | - |  | 10 |  |
|  |  | 112 | 130 | - |  | 100 |  |
| Common Mode Rejection Ratio at $\mathrm{V}_{\text {REF }}$ | CMRR2 | 83 | 101 | - | dB | 1 | $\left\lvert\, \begin{aligned} & \mathrm{V}_{\mathrm{REF}} \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}=\right.$ |
|  |  | 98 | 116 | - |  | 10 |  |
|  |  | 102 | 120 | - |  | 100 |  |
|  |  | 94 | 112 | - |  | 1 | $V_{\text {REF }}$ <br> $V_{D D}=$ |
|  |  | 109 | 127 | - |  | 10 |  |
|  |  | 115 | 133 | - |  | 100 |  |

Note 1: $\quad V_{C M}=\left(V_{I P}+V_{I M}\right) / 2, V_{D M}=\left(V_{I P}-V_{I M}\right)$ and $G_{D M}=1+R_{F} / R_{G}$.
2: For Design Guidance only; not tested.
3: These specifications apply to the $\mathrm{V}_{\mathrm{IP}}, \mathrm{V}_{\mathrm{IM}}$ input pair (use $\mathrm{V}_{\mathrm{CM}}$ ) and to the $\mathrm{V}_{\mathrm{REF}}, \mathrm{V}_{\mathrm{FG}}$ input pair (use $\mathrm{V}_{\mathrm{REF}}$ instead).
4: This specification applies to the $\mathrm{V}_{\mathrm{IP}}, \mathrm{V}_{\mathrm{IM}}, \mathrm{V}_{\mathrm{REF}}$ and $\mathrm{V}_{\mathrm{FG}}$ pins individually.
5: Figures 2-52 and 2-53 show the $\mathrm{V}_{\mathrm{IVL}}, \mathrm{V}_{\mathrm{IVH}}, \mathrm{V}_{\mathrm{DML}}$ and $\mathrm{V}_{\mathrm{DMH}}$ variation over temperature.
6: See Section 1.5 "Explanation of DC Error Specifications".

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)
Electrical Characteristics: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DL}}$ to $V_{L}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8 (Note 1).

| Parameters | Sym. | Min. | Typ. | Max. | Units | $\mathrm{G}_{\text {MIN }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common Mode Nonlinearity (Note 6) | $\overline{\mathrm{INL}_{\mathrm{CM}}}$ | -550 | - | +550 | ppm | 1 | $\mathrm{V}_{\mathrm{CM}}=$ |
|  |  | -75 | - | +75 |  | 10 |  |
|  |  | -20 | - | +20 |  | 100 |  |
|  |  | -310 | - | +310 |  | 1 | $\mathrm{V}_{\mathrm{CM}}=$ |
|  |  | -35 | - | +35 |  | 10 |  |
|  |  | -10 | - | +10 |  | 100 |  |
| Input Differential Voltage ( $\mathrm{V}_{\mathrm{DM}}$ ) (Note 3) |  |  |  |  |  |  |  |
| Differential Input Voltage Range (Note 5) | $\mathrm{V}_{\mathrm{DML}}$ | - | $-3.4 / \mathrm{G}_{\mathrm{MIN}}$ | $-2.7 / \mathrm{G}_{\mathrm{MIN}}$ | V | all | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \geq \\ & \mathrm{V}_{\mathrm{OUT}} \end{aligned}$ |
|  | $\mathrm{V}_{\text {DMH }}$ | $+2.7 / \mathrm{G}_{\mathrm{MIN}}$ | $+3.4 / \mathrm{G}_{\mathrm{MIN}}$ | - |  |  | $\begin{array}{\|l} \mathrm{V}_{\mathrm{DD}} \geq \\ \mathrm{V}_{\mathrm{OUT}} \end{array}$ |
| Differential Gain Error (Note 6) | $\mathrm{g}_{\mathrm{E}}$ | - | $\pm 0.03$ | - | \% | 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & \mathrm{V}_{\mathrm{DM}}= \end{aligned}$ |
|  |  | - | $\pm 0.02$ | - | \% | 10, 100 |  |
|  |  | - | $\pm 0.03$ | - |  | 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & \mathrm{V}_{\mathrm{DM}}= \end{aligned}$ |
|  |  | - | $\pm 0.02$ | - |  | 10, 100 |  |
|  |  | -0.25 | $\pm 0.04$ | +0.25 | \% | 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & \mathrm{V}_{\mathrm{DM}}= \end{aligned}$ |
|  |  | -0.15 | $\pm 0.02$ | +0.15 | \% | 10, 100 |  |
|  |  | -0.25 | $\pm 0.04$ | +0.25 | \% | 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & \mathrm{V}_{\mathrm{DM}}= \end{aligned}$ |
|  |  | -0.15 | $\pm 0.02$ | +0.15 | \% | 10, 100 |  |

Note 1: $\quad V_{C M}=\left(V_{I P}+V_{I M}\right) / 2, V_{D M}=\left(V_{I P}-V_{I M}\right)$ and $G_{D M}=1+R_{F} / R_{G}$.
2: For Design Guidance only; not tested.
3: These specifications apply to the $\mathrm{V}_{\mathrm{IP},} \mathrm{V}_{\mathrm{IM}}$ input pair (use $\mathrm{V}_{\mathrm{CM}}$ ) and to the $\mathrm{V}_{\mathrm{REF}}, \mathrm{V}_{\mathrm{FG}}$ input pair (use $\mathrm{V}_{\text {REF }}$ instead).
4: This specification applies to the $\mathrm{V}_{\mathrm{IP}}, \mathrm{V}_{\mathrm{IM}}, \mathrm{V}_{\mathrm{REF}}$ and $\mathrm{V}_{\mathrm{FG}}$ pins individually.
5: Figures 2-52 and 2-53 show the $\mathrm{V}_{\mathrm{IVL}}, \mathrm{V}_{\mathrm{IVH}}, \mathrm{V}_{\mathrm{DML}}$ and $\mathrm{V}_{\mathrm{DMH}}$ variation over temperature.
6: See Section 1.5 "Explanation of DC Error Specifications".

## TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise indicated, $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DL}}$ to $V_{L}, G_{D M}=G_{\text {MIN }}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8 (Note 1).

| Parameters | Sym. | Min. | Typ. | Max. | Units | $\mathrm{G}_{\text {MIN }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Gain Drift (Note 6) | $\Delta \mathrm{g}_{\mathrm{E}} / \Delta \mathrm{T}_{\mathrm{A}}$ | - | $\pm 3$ | - | ppm/ ${ }^{\circ} \mathrm{C}$ | all | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}= \\ & \mathrm{V}_{\mathrm{DM}}= \end{aligned}$ |
|  |  | - | $\pm 4$ | - |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & \mathrm{V}_{\mathrm{DM}}= \end{aligned}$ |
|  |  | - | $\pm 4$ | - |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & \mathrm{V}_{\mathrm{DM}}= \end{aligned}$ |
|  |  | - | $\pm 3$ | - |  |  | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{DD}}= \\ \mathrm{V}_{\mathrm{DM}}= \\ \hline \end{array}$ |
| Differential Nonlinearity (Note 6) | $\mathrm{INL}_{\text {DM }}$ | - | $\pm 300$ | - | ppm | all | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & \mathrm{V}_{\mathrm{DM}}= \end{aligned}$ |
|  |  | - | $\pm 150$ | - |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & \mathrm{V}_{\mathrm{DM}}= \end{aligned}$ |
|  |  | - | $\pm 300$ | - |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & \mathrm{V}_{\mathrm{DM}}= \\ & = \end{aligned}$ |
|  |  | - | $\pm 300$ | - |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & \mathrm{V}_{\mathrm{DM}}= \end{aligned}$ |
| DC Open-Loop Gain | $\mathrm{A}_{\mathrm{OL}}$ | 84 | 102 | - | dB | 1 | $-\begin{aligned} & \mathrm{V}_{\mathrm{DD}}= \\ & \mathrm{V}_{\text {OUT }} \end{aligned}$ |
|  |  | 100 | 118 | - |  | 10 |  |
|  |  | 108 | 126 | - |  | 100 |  |
|  |  | 95 | 113 | - |  | 1 | $\mathrm{V}_{\mathrm{DD}}=$ |
|  |  | 111 | 129 | - |  | 10 | Vout |
|  |  | 119 | 137 | - |  | 100 |  |

Note 1: $\quad V_{C M}=\left(V_{I P}+V_{I M}\right) / 2, V_{D M}=\left(V_{I P}-V_{I M}\right)$ and $G_{D M}=1+R_{F} / R_{G}$.
2: For Design Guidance only; not tested.
3: These specifications apply to the $\mathrm{V}_{\mathrm{IP},} \mathrm{V}_{\mathrm{IM}}$ input pair (use $\mathrm{V}_{\mathrm{CM}}$ ) and to the $\mathrm{V}_{\mathrm{REF}}, \mathrm{V}_{\mathrm{FG}}$ input pair (use $\mathrm{V}_{\mathrm{REF}}$ instead).
4: This specification applies to the $\mathrm{V}_{\mathrm{IP}}, \mathrm{V}_{\mathrm{IM}}, \mathrm{V}_{\text {REF }}$ and $\mathrm{V}_{\mathrm{FG}}$ pins individually.
5: Figures 2-52 and 2-53 show the $\mathrm{V}_{\mathrm{IVL}}, \mathrm{V}_{\mathrm{IVH}}, \mathrm{V}_{\mathrm{DML}}$ and $\mathrm{V}_{\mathrm{DMH}}$ variation over temperature.
6: See Section 1.5 "Explanation of DC Error Specifications".

TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)
Electrical Characteristics: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DL}}$ to $V_{L}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8 (Note 1).

| Parameters | Sym. | Min. | Typ. | Max. | Units | $\mathrm{G}_{\text {MIN }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output |  |  |  |  |  |  |  |
| Minimum Output Voltage Swing | $\mathrm{V}_{\mathrm{OL}}$ | - | $\mathrm{V}_{S S}+3$ | - | mV | all | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \\ & \mathrm{~V}_{\mathrm{DM}}= \\ & \mathrm{V}_{\mathrm{REF}} \\ & \hline \end{aligned}$ |
|  |  | - | $\mathrm{V}_{\text {SS }}+6$ | - |  |  | $\begin{array}{\|l\|} \hline \mathrm{R}_{\mathrm{L}}=1 \\ \mathrm{~V}_{\mathrm{DM}}= \\ \mathrm{V}_{\mathrm{REF}} \\ \hline \end{array}$ |
|  |  | - | $\mathrm{V}_{S S}+60$ | $\mathrm{V}_{S S}+250$ |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \\ & \mathrm{~V}_{\mathrm{DM}}= \\ & \mathrm{V}_{\mathrm{REF}} \\ & \hline \end{aligned}$ |
| Maximum Output Voltage Swing | $\mathrm{V}_{\mathrm{OH}}$ | - | $\mathrm{V}_{\mathrm{DD}}-3$ | - | mV |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \\ & \mathrm{~V}_{\mathrm{DM}}= \\ & \mathrm{V}_{\mathrm{REF}} \\ & \hline \end{aligned}$ |
|  |  | - | $\mathrm{V}_{\mathrm{DD}}-6$ | - |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=1 \\ & \mathrm{~V}_{\mathrm{DM}}= \\ & \mathrm{V}_{\mathrm{REF}} \\ & \hline \end{aligned}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}-250$ | $\mathrm{V}_{\mathrm{DD}}-60$ | - |  |  | $\begin{array}{\|l\|} \hline \mathrm{R}_{\mathrm{L}}=1 \\ \mathrm{~V}_{\mathrm{DM}}= \\ \mathrm{V}_{\mathrm{REF}} \\ \hline \end{array}$ |
| Output Short-Circuit Current | $I_{\text {SC }}$ | - | $\pm 10$ | - | mA |  | $\mathrm{V}_{\mathrm{DD}}=$ |
|  |  | - | $\pm 35$ | - |  |  | $\mathrm{V}_{\mathrm{DD}}=$ |
| Power Supply |  |  |  |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 1.8 | - | 5.5 | V | all |  |
| Quiescent Current per Amplifier | $\mathrm{I}_{\mathrm{Q}}$ | 0.5 | 1.1 | 1.6 | mA |  | $\mathrm{I}_{0}=0$ |
| POR Trip Voltage | $\mathrm{V}_{\mathrm{PRL}}$ | 0.9 | 1.27 | - | V |  |  |
|  | $\mathrm{V}_{\text {PRH }}$ | - | 1.33 | 1.6 | V |  |  |

Note 1: $\quad V_{C M}=\left(V_{I P}+V_{I M}\right) / 2, V_{D M}=\left(V_{I P}-V_{I M}\right)$ and $G_{D M}=1+R_{F} / R_{G}$.
2: For Design Guidance only; not tested.
3: These specifications apply to the $\mathrm{V}_{\mathrm{IP}}, \mathrm{V}_{\mathrm{IM}}$ input pair (use $\mathrm{V}_{\mathrm{CM}}$ ) and to the $\mathrm{V}_{\mathrm{REF}}, \mathrm{V}_{\mathrm{FG}}$ input pair (use $\mathrm{V}_{\mathrm{REF}}$ instead).
4: This specification applies to the $\mathrm{V}_{\mathrm{IP}}, \mathrm{V}_{\mathrm{IM}}, \mathrm{V}_{\mathrm{REF}}$ and $\mathrm{V}_{\mathrm{FG}}$ pins individually.
5: Figures 2-52 and 2-53 show the $\mathrm{V}_{\mathrm{IVL}}, \mathrm{V}_{\text {IVH }}, \mathrm{V}_{\mathrm{DML}}$ and $\mathrm{V}_{\mathrm{DMH}}$ variation over temperature.
6: See Section 1.5 "Explanation of DC Error Specifications".

## TABLE 1-2: AC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{D}}$ $R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


## Step Response (see Section 4.1.4 "AC Performance")

| Slew Rate | $\frac{\mathrm{SR}}{\mathrm{t}_{\mathrm{STR}}}$ | Note 1 |  |  | $\mathrm{V} / \mathrm{\mu s}$ | all |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start-Up Time |  | - | 2 | - | ms | 1 | $\mathrm{G}_{\mathrm{DM}}=1000, \mathrm{~V}_{\text {DD }}$ power up to $0.1 \% \mathrm{~V}_{\text {OUT }}$ s |
|  |  | - | 0.3 | - |  | 10 |  |
|  |  | - | 0.2 | - |  | 100 |  |
| Overdrive Recovery, Input Common Mode | $\mathrm{t}_{\mathrm{IRC}}$ | - | 1 | - | $\mu \mathrm{s}$ | all | $\mathrm{V}_{\mathrm{IP}}=\mathrm{V}_{\mathrm{IM}}=\mathrm{V}_{\mathrm{IVH}}+0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}-1 \mathrm{~V} \text { (or } \mathrm{V}_{\mathrm{IV}}$ $90 \% \text { of } \mathrm{V}_{\text {OUT }} \text { change }\left(\mathrm{I}_{\mathrm{B}} \leq 2 \mathrm{~mA}\right) \text { (Note 4) }$ |
| Overdrive Recovery, Input Differential Mode | $\mathrm{t}_{\text {IRD }}$ | - | 10 | - |  |  | $\mathrm{G}_{\mathrm{MIN}} \mathrm{~V}_{\mathrm{DM}}=\mathrm{G}_{\mathrm{MIN}} \mathrm{~V}_{\mathrm{DMH}}+0.5 \mathrm{~V} \text { to } 0 \mathrm{~V} \text { (or } \mathrm{G}_{\mathrm{M}}$ $V_{R E F}=1 V\left(\text { or } V_{D D}-1 V\right), 90 \% \text { of } V_{O U T} \text { cha }$ |
| Overdrive Recovery, Output | $\mathrm{t}_{\mathrm{OR}}$ | - | 180 | - |  |  | $\mathrm{G}_{\mathrm{DM}} \mathrm{V}_{\mathrm{DM}}=1.5 \mathrm{~V}$ to 0 V (or -1.5 V to 0 V ), $V_{\text {REF }}=V_{D D}-1 V$ (or 1 V ), $90 \%$ of $V_{O U T}$ cha |

Note 1: The slew rate is limited by the GBWP; the large signal step response is dominated by the small signal bandwidth.
2: These parameters were characterized using the circuit in Figure 1-8. In Figures 2-75 and 2-76, there is an IMD tone at DC, a re other IMD tones and clock tones.
3: High gains behave differently; see Section 4.4.4 "Offset at Power-Up".
4: $t_{S T R}, t_{S T L}, t_{I R C}, t_{I R D}$ and $t_{O R}$ include some uncertainty due to clock edge timing.

TABLE 1-2: AC ELECTRICAL SPECIFICATIONS (CONTINUED)
Electrical Characteristics: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{D}}$ $R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.

| Parameters | Sym. | Min. | Typ. | Max. | Units | $\mathrm{G}_{\text {MIN }}$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Noise |  |  |  |  |  |  |  |
| Input Noise Voltage Density | $\mathrm{e}_{\mathrm{ni}}$ | - | 900 | - | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ | 1 | $\mathrm{f}=500 \mathrm{~Hz}$ |
|  |  | - | 105 | - |  | 10 |  |
|  |  | - | 45 | - |  | 100 |  |
| Input Noise Voltage | $\mathrm{E}_{\mathrm{ni}}$ | - | 19 | - | $\mu \mathrm{V}_{\mathrm{P}-\mathrm{P}}$ | 1 | $\mathrm{f}=0.1 \mathrm{~Hz}$ to 10 Hz |
|  |  | - | 2.2 | - |  | 10 |  |
|  |  | - | 0.93 | - |  | 100 |  |
|  |  | - | 5.9 | - |  | 1 | $\mathrm{f}=0.01 \mathrm{~Hz}$ to 1 Hz |
|  |  | - | 0.69 | - |  | 10 |  |
|  |  | - | 0.30 | - |  | 100 |  |
| Input Current Noise Density | $\mathrm{i}_{\mathrm{ni}}$ | - | 7 | - | $\mathrm{fA} / \sqrt{ } \mathrm{Hz}$ | all | $\mathrm{f}=1 \mathrm{kHz}$ |
| Output Noise Voltage Density | $\mathrm{e}_{\mathrm{no}}$ | 0 |  |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |  |  |
| Output Noise Voltage | $\mathrm{E}_{\text {no }}$ | 0 |  |  | $\mu \mathrm{V}_{\text {P-P }}$ |  |  |
| Amplifier Distortion (Note 2) |  |  |  |  |  |  |  |
| Intermodulation Distortion (AC) | IMD | - | 5 | - | $\mu \mathrm{V}_{\mathrm{PK}}$ | all | $\mathrm{V}_{\mathrm{CM}}$ tone $=100 \mathrm{mV} \mathrm{PK}$ at 100 Hz |
| EMI Protection |  |  |  |  |  |  |  |
| EMI Rejection Ratio | EMIRR | - | 103 | - | dB | all | $\mathrm{V}_{\mathrm{IN}}=0.1 \mathrm{~V}_{\text {PK }}, \mathrm{f}=400 \mathrm{MHz}$ |
|  |  | - | 106 | - |  |  | $\mathrm{V}_{\text {IN }}=0.1 \mathrm{~V}_{\text {PK }}, \mathrm{f}=900 \mathrm{MHz}$ |
|  |  | - | 106 | - |  |  | $\mathrm{V}_{\text {IN }}=0.1 \mathrm{~V}_{\text {PK }}, \mathrm{f}=1800 \mathrm{MHz}$ |
|  |  | - | 111 | - |  |  | $\mathrm{V}_{\text {IN }}=0.1 \mathrm{~V}_{\text {PK }}, \mathrm{f}=2400 \mathrm{MHz}$ |

Note 1: The slew rate is limited by the GBWP; the large signal step response is dominated by the small signal bandwidth.
2: These parameters were characterized using the circuit in Figure 1-8. In Figures 2-75 and 2-76, there is an IMD tone at DC, a re other IMD tones and clock tones.
3: High gains behave differently; see Section 4.4.4 "Offset at Power-Up".
4: $t_{S T R}, t_{S T L}, t_{I R C}, t_{\text {IRD }}$ and $t_{O R}$ include some uncertainty due to clock edge timing.

TABLE 1-3: DIGITAL ELECTRICAL SPECIFICATIONS
Electrical Characteristics: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DD}} /$ $R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.

| Parameters | Sym. | Min. | Typ. | Max. | Units | $\mathrm{G}_{\text {MIN }}$ |  | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN Low Specifications |  |  |  |  |  |  |  |  |
| EN Logic Threshold, Low | $\mathrm{V}_{\text {IL }}$ | - | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V | all |  |  |
| EN Input Current, Low | $\mathrm{I}_{\text {ENL }}$ | - | -10 | - | pA |  | EN = OV |  |
| GND Current | $\mathrm{I}_{\text {SS }}$ | -8 | -2 | - | $\mu \mathrm{A}$ |  | $\mathrm{EN}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |  |
| Amplifier Output Leakage | $\mathrm{I}_{\mathrm{O}(\text { LEAK })}$ | - | -1 | - | nA |  | EN = OV |  |

## EN High Specifications

| EN Logic Threshold, High | $\mathrm{V}_{\mathrm{IH}}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V | all |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN Input Current, High | $\mathrm{I}_{\text {ENH }}$ | - | 10 | - | pA |  | $\mathrm{EN}=\mathrm{V}_{\mathrm{DD}}$ |
| EN Dynamic Specifications |  |  |  |  |  |  |  |
| EN Input Hysteresis | $\mathrm{V}_{\text {HYST }}$ | - | $0.16 \mathrm{~V}_{\text {DD }}$ | - | V | all |  |
| EN Input Resistance | $\mathrm{R}_{\mathrm{PD}}$ | - | $10^{13}$ | - | $\Omega$ |  |  |
| EN Low to Amplifier Output High Z Turn-Off Time | $\mathrm{t}_{\text {OFF }}$ | - | 0.1 | 2 | $\mu \mathrm{s}$ |  | $\mathrm{EN}=0.2 \mathrm{~V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{OUT}}=0.1\left(\mathrm{~V}_{\mathrm{DD}} / 2\right)$, |
| EN High to Amplifier Output On Time | $\mathrm{t}_{\mathrm{ON}}$ | - | 12 | 100 |  |  | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{EN}=0.8 \mathrm{~V}_{\mathrm{DD}}$ to $\mathrm{V}_{\text {OUT }}=$ |
|  |  | - | 30 | 100 |  |  | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{EN}=0.8 \mathrm{~V}_{\mathrm{DD}}$ to $\mathrm{V}_{\text {OUT }}=$ |
| EN Low to EN High hold time | $\mathrm{t}_{\text {ENLH }}$ | 50 | - | - |  |  | Minimum time before releasing EN |
| EN High to EN Low setup time | $\mathrm{t}_{\text {ENHL }}$ | 50 | - | - |  |  | Minimum time before exerting EN (1) |

POR Dynamic Specifications

| $\mathrm{V}_{\text {DD }} \downarrow$ to Output Off | $\mathrm{t}_{\text {PHL }}$ | - | 10 | - | $\mu \mathrm{s}$ | all | $\mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{PRL}}-0.1 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }} \uparrow$ to Output On | $t_{\text {PLH }}$ | - | 100 | - |  |  | $\mathrm{V}_{\mathrm{L}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{PRH}}+0.1 \mathrm{~V} \mathrm{~s}$ |

Note 1: For design guidance only; not tested.

TABLE 1-4: TEMPERATURE SPECIFICATIONS
Electrical Characteristics: Unless otherwise indicated, all limits are specified for: $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}$.

| Parameters | Sym. | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Ranges |  |  |  |  |  |
| Specified Temperature Range | $\mathrm{T}_{\text {A }}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 |  |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -65 | - | +150 |  |

Thermal Package Resistances


Note 1: Operation must not cause $T_{j}$ to exceed the Absolute Maximum Junction Temperature specification ( $+150^{\circ} \mathrm{C}$ ).

### 1.3 Timing Diagrams



FIGURE 1-1: Amplifier Start-Up Timing Diagram.


FIGURE 1-2: Common Mode Input Overdrive Recovery Timing Diagram.


FIGURE 1-3: Differential Mode Input Overdrive Recovery Timing Diagram.


FIGURE 1-4: Output Overdrive Recovery Timing Diagram.


FIGURE 1-5: POR Timing Diagram.


FIGURE 1-6: EN Timing Diagram.

### 1.4 DC Test Circuits

### 1.4.1 INPUT OFFSET TEST CIRCUIT

Figure 1-7 is a simple circuit that can test the INA's input offset errors and input voltage range $\left(\mathrm{V}_{\mathrm{E}}, \mathrm{V}_{\text {IVL }}\right.$ and $\mathrm{V}_{\text {IVH; }}$; see Section 1.5.1 "Input Offset Related Errors" and Section 1.5.2 "Input Offset Common Mode Nonlinearity"). $U_{2}$ is part of a control loop that forces $\mathrm{V}_{\mathrm{OUT}}$ to equal $\mathrm{V}_{\mathrm{CNT}}$; $\mathrm{U}_{1}$ can be set to any bias point.


FIGURE 1-7: Simple Test Circuit for
Common Mode (Input Offset).
When MCP6N16 is in its normal range of operation, the DC output voltages are (where $V_{E}$ is the sum of input offset errors and $g_{E}$ is the gain error):

## EQUATION 1-1:

$$
\begin{aligned}
G_{D M} & =1+R_{F} / R_{G} \\
V_{O U T} & =V_{C N T} \\
V_{M} & =V_{R E F}+G_{D M}\left(1+g_{E}\right) V_{E}
\end{aligned}
$$

Table 1-5 shows the resulting behavior for different $\mathrm{G}_{\text {MIN }}$ options.

TABLE 1-5: RESULTS

| $\mathrm{G}_{\mathrm{MIN}}$ (V/V) Nom. | $\begin{gathered} \mathbf{R}_{\mathbf{F}} \\ (\mathrm{k} \Omega) \\ \mathrm{Typ} . \end{gathered}$ | $G_{D M}$ $(k V / V)$ Typ. | $\begin{gathered} \mathrm{G}_{\mathrm{DM}} \mathrm{~V}_{\mathrm{OS}} \\ ( \pm \mathrm{mV}) \\ \text { Max. } \end{gathered}$ | $\begin{gathered} \text { BW } \\ \text { (kHz) } \\ \text { Typ. } \\ \text { at } \mathrm{V}_{\text {OUT }} \end{gathered}$ | BW <br> (Hz) <br> Typ. at $V_{M}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 100 | 1.00 | 85 | 0.50 | 0.50 |
| 10 | 402 | 4.02 | 88 | 1.2 |  |
| 100 |  |  | 68 | 8.7 |  |

### 1.4.2 DIFFERENTIAL GAIN TEST CIRCUIT

Figure 1-8 is a simple circuit that can test the INA's differential gain error, nonlinearity and input voltage range ( $g_{E}, I N L_{D M}, V_{D M L}$ and $V_{D M H}$; see Section 1.5.3 "Differential Gain Error and Nonlinearity"). $R_{F}$ and $R_{G}$ are $0.01 \%$ for accurate gain error measurements.
The output voltages are (where $\mathrm{V}_{\mathrm{E}}$ is the sum of input offset errors and $g_{E}$ is the gain error):

## EQUATION 1-2:

$$
\begin{aligned}
G_{D M} & =1+R_{F} / R_{G} \\
V_{O U T} & =V_{R E F}+G_{D M}\left(1+g_{E}\right)\left(V_{D M}+V_{E}\right) \\
V_{M} & =V_{R E F}+G_{D M}\left(1+g_{E}\right)\left(V_{D M}+V_{E}\right)
\end{aligned}
$$



FIGURE 1-8: Simple Test Circuit for Differential Mode.

For different values of $\mathrm{V}_{\text {REF }}, \mathrm{V}_{\mathrm{DM}}$ sweeps over different ranges to keep $\mathrm{V}_{\text {REF }}, \mathrm{V}_{\mathrm{FG}}$ and $\mathrm{V}_{\mathrm{OUT}}$ within their ranges. Table 1-6 shows the recommended $R_{F}$ and $R_{G}$; they produce a $10 \mathrm{k} \Omega$ load. $\mathrm{V}_{\mathrm{L}}$ can usually be left open.

TABLE 1-6: $\quad$ SELECTING $R_{F}$ AND $R_{G}$

| $\mathbf{G}_{\text {MIN }}$ (V/V) Nom. | $\mathbf{R}_{\mathbf{F}}$ <br> (k $\Omega$ ) <br> Nom. | $\begin{gathered} \mathbf{R}_{\mathbf{G}} \\ (\mathbf{k} \Omega) \\ \text { Nom. } \end{gathered}$ | GM (V/V) Nom. |
| :---: | :---: | :---: | :---: |
| 1 | 0 | Open | 1.0000 |
| 10 | 10.0 \|| 90.9 | 1.00 | 10.009 |
| 100 | 10.0 \|| 1000 | 100 | 100.01 |

### 1.4.3 DYNAMIC TESTING OF INPUT BEHAVIOR

The circuit in Figure 1-8 can test the input's dynamic behavior (i.e., IMD, $t_{S T R}, t_{S T L}, t_{I R C}, t_{I R D}$ and $t_{O R}$ ); measure the output at $\mathrm{V}_{\mathrm{OUT}}$, instead of at $\mathrm{V}_{\mathrm{M}}$.

### 1.5 Explanation of DC Error Specifications

### 1.5.1 INPUT OFFSET RELATED ERRORS

The input offset error $\left(\mathrm{V}_{\mathrm{E}}\right)$ is extracted from input offset measurements (see Section 1.4.1 "Input Offset Test Circuit"), based on Equation 1-1:

EQUATION 1-3:

$$
V_{E}=\left(V_{M}-V_{R E F}\right) /\left(G_{D M}\left(1+g_{E}\right)\right)
$$

$V_{E}$ has several terms, which assume a linear response to changes in $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{CM}}, \mathrm{V}_{\mathrm{OUT}}$ and $\mathrm{T}_{\mathrm{A}}$ (all of which are in their specified ranges):

EQUATION 1-4:

$$
\begin{aligned}
V_{E}=V_{O S} & +\frac{\Delta V_{D D}-\Delta V_{S S}}{P S R R}+\frac{\Delta V_{C M}}{C M R R}+\frac{\Delta V_{R E F}}{C M R R 2} \\
& +\frac{\Delta V_{O U T}}{A_{O L}}+\Delta T_{A} \cdot T C_{1}
\end{aligned}
$$

Where:
PSRR, CMRR, CMRR2 and $A_{O L}$ are in units of $\mathrm{V} / \mathrm{V}$
$\Delta T_{A}$ is in units of ${ }^{\circ} \mathrm{C}$
$T C_{1}$ is in units of $\mathrm{V} /{ }^{\circ} \mathrm{C}$
$V_{D M}=0$
Equation 1-2 shows how $\mathrm{V}_{\mathrm{E}}$ affects $\mathrm{V}_{\mathrm{OUT}}$.

### 1.5.2 INPUT OFFSET COMMON MODE NONLINEARITY

The input offset error $\left(\mathrm{V}_{\mathrm{E}}\right)$ changes nonlinearly with $\mathrm{V}_{\mathrm{CM}}$. Figure 1-9 shows $\mathrm{V}_{\mathrm{E}}$ vs. $\mathrm{V}_{\mathrm{CM}}$, as well as a linear fit line $\left(V_{E \_L I N}\right)$ based on $V_{\text {OS }}$ and CMRR. The INA is in standard conditions ( $\Delta \mathrm{V}_{\mathrm{OUT}}=0, \mathrm{~V}_{\mathrm{DM}}=0$, etc.). $\mathrm{V}_{\mathrm{CM}}$ is swept from $\mathrm{V}_{\mathrm{IVL}}$ to $\mathrm{V}_{\mathrm{IVH}}$. The test circuit is in Section 1.4.1 "Input Offset Test Circuit" and $V_{E}$ is calculated using Equation 1-3.


FIGURE 1-9:
Input Offset Error vs. Common Mode Input Voltage.

Based on the measured $\mathrm{V}_{\mathrm{E}}$ data, we obtain the following linear fit:

EQUATION 1-5:

$$
\begin{aligned}
& V_{E \_L I N}=V_{O S}+\left(V_{C M}-V_{D D} / 2\right) / C M R R \\
& \text { Where: } \\
& V_{O S}=V_{2} \\
& 1 / C M R R=\left(V_{3}-V_{1}\right) /\left(V_{I V H}-V_{I V L}\right)
\end{aligned}
$$

The remaining error $\left(\Delta \mathrm{V}_{\mathrm{E}}\right)$ is described by the Common Mode Nonlinearity spec:

## EQUATION 1-6:

$$
\begin{aligned}
I N L_{C M H} & =\max \left(\Delta V_{E}\right) /\left(V_{I V H}-V_{I V L}\right) \\
I N L_{C M L} & =\min \left(\Delta V_{E}\right) /\left(V_{I V H}-V_{I V L}\right) \\
I N L_{C M} & =I N L_{C M H}, \quad\left|I N L_{C M H}\right| \geq\left|I N L_{C M L}\right| \\
& =I N L_{C M L}, \quad \text { otherwise }
\end{aligned}
$$

Where:

$$
\Delta V_{E}=V_{E}-V_{E_{-} L I N}
$$

The same common mode behavior applies to $\mathrm{V}_{\mathrm{E}}$ when $V_{\text {REF }}$ is swept, instead of $V_{C M}$, since both input stages are designed the same:

EQUATION 1-7:

$$
\begin{aligned}
V_{E \_L I N 2} & =V_{O S}+\left(V_{R E F}-V_{D D} / 2\right) / C M R R 2 \\
I N L_{C M H 2} & =\max \left(\Delta V_{E 2}\right) /\left(V_{I V H}-V_{I V L}\right) \\
I N L_{C M L 2} & =\min \left(\Delta V_{E 2}\right) /\left(V_{I V H}-V_{I V L}\right) \\
I N L_{C M 2} & =I N L_{C M H 2}, \quad\left|I N L_{C M H 2}\right| \geq\left|I N L_{C M L 2}\right| \\
& =I N L_{C M L 2}, \quad \text { otherwise } \\
\text { Where: } & \\
\Delta V_{E 2} & =V_{E}-V_{E_{-} L I N 2}
\end{aligned}
$$

### 1.5.3 DIFFERENTIAL GAIN ERROR AND NONLINEARITY

The differential errors are extracted from differential gain measurements (see Section 1.4.2 "Differential Gain Test Circuit"), based on Equation 1-2. These errors are the differential gain error ( $\mathrm{g}_{\mathrm{E}}$ ) and the input offset error ( $\mathrm{V}_{\mathrm{E}}$, which changes nonlinearly with $\mathrm{V}_{\mathrm{DM}}$ ):

## EQUATION 1-8:

$$
\begin{aligned}
G_{D M} & =1+R_{F} / R_{G} \\
V_{M} & =G_{D M}\left(1+g_{E}\right)\left(V_{D M}+V_{E}\right)
\end{aligned}
$$

These errors are adjusted for the expected output, then referred back to the input, giving the differential input error $\left(\mathrm{V}_{\mathrm{ED}}\right)$ as a function of $\mathrm{V}_{\mathrm{DM}}$ :

## EQUATION 1-9:

$$
V_{E D}=V_{M} / G_{D M}-V_{D M}
$$

Figure 1-10 shows $V_{E D}$ vs. $V_{D M}$, as well as a linear fit line ( $V_{E D}$ LIN ) based on $V_{E D}$ and $g_{E}$. The INA is in standard conditions ( $\Delta \mathrm{V}_{\text {OUT }}=0$, etc.). $\mathrm{V}_{\mathrm{DM}}$ is swept from $V_{D M L}$ to $V_{D M H}$.


FIGURE 1-10: Differential Input Error vs. Differential Input Voltage.

Based on the measured $\mathrm{V}_{E D}$ data, we obtain the following linear fit:

## EQUATION 1-10:

$$
\begin{aligned}
& V_{E D \_L I N}=\left(1+g_{E}\right) V_{E}+g_{E} V_{D M} \\
& \text { Where: } \\
& g_{E}=\left(V_{3}-V_{1}\right) /\left(V_{D M H}-V_{D M L}\right)-1 \\
& V_{E}=V_{2} /\left(1+g_{E}\right)
\end{aligned}
$$

Note that the $\mathrm{V}_{\mathrm{E}}$ value measured here is not as accurate as the one obtained in Section 1.5.1 "Input Offset Related Errors".

The remaining error $\left(\Delta \mathrm{V}_{\mathrm{ED}}\right)$ is described by the Differential Nonlinearity spec:

## EQUATION 1-11:

$$
\begin{aligned}
I N L_{D M H} & =\max \left(\Delta V_{E D}\right) /\left(V_{D M H}-V_{D M L}\right) \\
I N L_{D M L} & =\min \left(\Delta V_{E D}\right) /\left(V_{D M H}-V_{D M L}\right) \\
I N L_{D M} & =I N L_{D M H}, \quad\left|I N L_{D M H}\right| \geq\left|I N L_{D M L}\right| \\
& =I N L_{D M L}, \quad \text { otherwise }
\end{aligned}
$$

Where:

$$
\Delta V_{E D}=V_{E D}-V_{E D_{-} L I N}
$$

### 2.0 TYPICAL PERFORMANCE CURVES

Note: $\quad$ The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$, $V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.

### 2.1 DC Precision



FIGURE 2-1: Input Offset Voltage, with
$G_{M I N}=1$.


FIGURE 2-2:
Input Offset Voltage, with
$G_{M I N}=10$.


FIGURE 2-3:
Input Offset Voltage, with
$G_{M I N}=100$.


FIGURE 2-4: Input Offset Voltage Drift, with $G_{M I N}=1$.


FIGURE 2-5: Input Offset Voltage Drift, with $G_{M I N}=10$.


FIGURE 2-6: Input Offset Voltage Drift, with $G_{M I N}=100$.

## MCP6N16

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$,
$V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


FIGURE 2-7: Quadratic Input Offset Voltage Drift, with $G_{M I N}=1$.


FIGURE 2-8: Quadratic Input Offset
Voltage Drift, with $G_{\text {MIN }}=10$.


FIGURE 2-9: Quadratic Input Offset Voltage Drift, with $G_{M I N}=100$.


FIGURE 2-10: Input Offset Voltage vs. Output Voltage, with $G_{M I N}=1$.


FIGURE 2-11: Input Offset Voltage vs.
Output Voltage, with $G_{M I N}=10$.


FIGURE 2-12: Input Offset Voltage vs.
Output Voltage, with $G_{M I N}=100$.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$, $V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 p F, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


FIGURE 2-13: Input Offset Voltage vs. Power Supply Voltage, with $V_{C M}=0 \mathrm{~V}$ and $G_{M I N}=1$.


FIGURE 2-14: Input Offset Voltage vs. Power Supply Voltage, with $V_{C M}=O V$ and $G_{M I N}=10$.


FIGURE 2-15: Input Offset Voltage vs. Power Supply Voltage, with $V_{C M}=0 \mathrm{~V}$ and $G_{M I N}=100$.


FIGURE 2-16: Input Offset Voltage vs. Power Supply Voltage, with $V_{C M}=V_{D D}$ and $G_{M I N}=1$.


FIGURE 2-17: Input Offset Voltage vs. Power Supply Voltage, with $V_{C M}=V_{D D}$ and $G_{M I N}=10$.


FIGURE 2-18: Input Offset Voltage vs. Power Supply Voltage, with $V_{C M}=V_{D D}$ and $G_{M I N}=100$.

## MCP6N16

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$,
$V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 p F, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


FIGURE 2-19: Input Offset Voltage vs.
Common Mode Voltage, with $V_{D D}=1.8 \mathrm{~V}$ and $G_{M I N}=1$.


FIGURE 2-20: Input Offset Voltage vs. Common Mode Voltage, with $V_{D D}=1.8 \mathrm{~V}$ and $G_{M I N}=10$.


FIGURE 2-21: Input Offset Voltage vs.
Common Mode Voltage, with $V_{D D}=1.8 \mathrm{~V}$ and $G_{M I N}=100$.


FIGURE 2-22: Input Offset Voltage vs. Common Mode Voltage, with $V_{D D}=5.5 \mathrm{~V}$ and $G_{M I N}=1$.


FIGURE 2-23: Input Offset Voltage vs. Common Mode Voltage, with $V_{D D}=5.5 \mathrm{~V}$ and $G_{\text {MIN }}=10$.


FIGURE 2-24: Input Offset Voltage vs.
Common Mode Voltage, with $V_{D D}=5.5 \mathrm{~V}$ and $G_{M I N}=100$.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$, $V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 p F, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


FIGURE 2-25: Input Offset Voltage vs.
Reference Voltage, with $G_{M I N}=1$.


FIGURE 2-26: Input Offset Voltage vs.
Reference Voltage, with $G_{M I N}=10$.


FIGURE 2-27: Input Offset Voltage vs.
Reference Voltage, with $G_{M I N}=100$.


FIGURE 2-28: $\quad C M R R$, with $G_{M I N}=1$.


FIGURE 2-29: $\quad C M R R$, with $G_{M I N}=10$.


FIGURE 2-30: $\quad C M R R$, with $G_{M I N}=100$.

## MCP6N16

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$,
$V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


FIGURE 2-31: $\quad$ CMRR2, with $G_{M I N}=1$.


FIGURE 2-32: $\quad$ CMRR2, with $G_{M I N}=10$.


FIGURE 2-33: $\quad$ CMRR2, with $G_{M I N}=100$.


FIGURE 2-34: $\quad P S R R$, with $G_{M I N}=1$.


FIGURE 2-35: $\quad P S R R$, with $G_{M I N}=10$.


FIGURE 2-36: $\quad P S R R$, with $G_{M I N}=100$.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$, $V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 p F, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


FIGURE 2-37: DC Open-Loop Gain, with $G_{M I N}=1$.


FIGURE 2-38: DC Open-Loop Gain, with
$G_{M I N}=10$.


FIGURE 2-39: DC Open-Loop Gain, with $G_{M I N}=100$.


FIGURE 2-40:
CMRR vs. Ambient Temperature.


FIGURE 2-41: CMRR2 vs. Ambient
Temperature.


FIGURE 2-42: PSRR vs. Ambient Temperature.

## MCP6N16

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$,
$V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


FIGURE 2-43: DC Open-Loop Gain vs. Ambient Temperature.


FIGURE 2-44: Input Bias and Offset
Currents vs. Common Mode Input Voltage, with $T_{A}=+85^{\circ} \mathrm{C}$.


FIGURE 2-45: Input Bias and Offset Currents vs. Common Mode Input Voltage, with $T_{A}=+125^{\circ} \mathrm{C}$.


FIGURE 2-46: Input Bias and Offset Currents vs. Ambient Temperature, with $V_{D D}=5.5 \mathrm{~V}$.


FIGURE 2-47: Input Bias Current
Magnitude vs. Input Voltage (below $V_{S S}$ ).


FIGURE 2-48:
Gain Error vs. Ambient
Temperature.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$, $V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


FIGURE 2-49: $\quad$ Gain Error, with $G_{M I N}=1$.


FIGURE 2-50: $\quad$ Gain Error, with $G_{M I N}=10$.


FIGURE 2-51: $\quad$ Gain Error, with $G_{M I N}=100$.

## MCP6N16

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$,
$V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.

### 2.2 Other DC Voltages and Currents



FIGURE 2-52: Input Voltage Range Headroom vs. Ambient Temperature.


FIGURE 2-53: Normalized Differential Input Voltage Range vs. Ambient Temperature.


FIGURE 2-54: Output Voltage Headroom vs. Output Current Magnitude.


FIGURE 2-55: Output Voltage Headroom vs. Ambient Temperature.


FIGURE 2-56: Supply Current vs. Power Supply Voltage.


FIGURE 2-57: Supply Current vs. Common Mode Input Voltage.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$, $V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


FIGURE 2-58: Output Short-Circuit Current vs. Power Supply Voltage.


FIGURE 2-59: Power-On Reset Trip
Voltages.


FIGURE 2-60: Power-On Reset Trip
Voltages vs. Temperature.

## MCP6N16

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$,
$V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.

### 2.3 Frequency Response



FIGURE 2-61:


FIGURE 2-62: PSRR vs. Frequency.


FIGURE 2-63: Open-Loop Gain vs.
Frequency.


FIGURE 2-64:
Normalized Gain-Bandwidth Product vs. Ambient Temperature.


FIGURE 2-65:
Phase Margin vs. Ambient Temperature.


FIGURE 2-66: Closed-Loop Output
Impedance vs. Frequency.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$, $V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 p F, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


FIGURE 2-67: Gain Peaking vs.
Normalized Capacitive Load.


FIGURE 2-68:
EMIRR vs. Frequency, with
$V_{I N}=100 \mathrm{~m} V_{P K}$.


FIGURE 2-69:
EMIRR vs. Input Voltage, with $f=400 \mathrm{MHz}$.


FIGURE 2-70: EMIRR vs. Input Voltage, with $f=900 \mathrm{MHz}$.


FIGURE 2-71: EMIRR vs. Input Voltage,
with $f=1800 \mathrm{MHz}$.


FIGURE 2-72: EMIRR vs. Input Voltage, with $f=2400 \mathrm{MHz}$.

## MCP6N16

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$,
$V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.

### 2.4 Noise



FIGURE 2-73: Input Noise Voltage Density and Integrated Input Noise Voltage vs. Frequency.


FIGURE 2-74: Input Noise Voltage Density vs. Input Common Mode Voltage.


FIGURE 2-75: Intermodulation Distortion vs. Frequency with $V_{C M}$ Disturbance (see Figure 1-8).


FIGURE 2-76: Intermodulation Distortion vs. Frequency with $V_{D D}$ Disturbance (see Figure 1-8).


FIGURE 2-77: Input Noise Voltage vs. Time, with 1 Hz and 10 Hz Filters and $G_{M I N}=1$.


FIGURE 2-78: Input Noise Voltage vs.
Time, with 1 Hz and 10 Hz Filters and $G_{M I N}=10$.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$, $V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


FIGURE 2-79: Input Noise Voltage vs.
Time, with 1 Hz and 10 Hz Filters and
$G_{M I N}=100$.

## MCP6N16

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$,
$V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.

### 2.5 Time Response



FIGURE 2-80: Input Offset Voltage vs.
Time with Temperature Change.


FIGURE 2-81: Input Offset Voltage vs.
Time at Power-Up.


FIGURE 2-82: The MCP6N16 Shows No
Phase Reversal vs. Common Mode Input
Overdrive, with $V_{D D}=5.5 \mathrm{~V}$.


FIGURE 2-83: The MCP6N16 Shows No Phase Reversal vs. Differential Input Overdrive, with $V_{D D}=5.5 \mathrm{~V}$.


FIGURE 2-84: The MCP6N16 Shows No Phase Reversal vs. Output Overdrive to $V_{\text {Ss }}$.


FIGURE 2-85: The MCP6N16 Shows No Phase Reversal vs. Output Overdrive to $V_{D D}$.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$, $V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 p F, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


FIGURE 2-86: Small Signal Step
Response.


FIGURE 2-87: Large Signal Step
Response.


FIGURE 2-88: Differential Input Overdrive
Recovery vs. Time.


FIGURE 2-89: Differential Input Overdrive Recovery Time vs. Normalized Gain.


FIGURE 2-90: Output Overdrive Recovery vs. Time.


FIGURE 2-91: Output Overdrive Recovery Time vs. Normalized Gain.

## MCP6N16

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$, $V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.


Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}, \mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2, \mathrm{~V}_{\mathrm{DM}}=0 \mathrm{~V}$, $V_{R E F}=V_{D D} / 2, V_{L}=V_{D D} / 2, R_{L}=10 \mathrm{k} \Omega$ to $V_{L}, C_{L}=60 \mathrm{pF}, G_{D M}=G_{M I N}$ and $E N=V_{D D}$; see Figures 1-7 and 1-8.

### 2.6 Enable Response



FIGURE 2-93: Enable and Output Voltages vs. Time, with $V_{D D}=1.8 \mathrm{~V}$.


FIGURE 2-94: Enable and Output Voltages vs. Time, with $V_{D D}=5.5 \mathrm{~V}$.


FIGURE 2-95: Normalized Enable Input
Trip and Hysteresis Voltages vs. Ambient Temperature.


FIGURE 2-96: Enable Turn-On Time vs. Ambient Temperature.


FIGURE 2-97: Power Supply Current in Shutdown vs. Power Supply Voltage.


FIGURE 2-98: Output Leakage Current in Shutdown vs. Output Voltage.

### 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.
TABLE 3-1: PIN FUNCTION TABLE

| MCP6N16 |  | Symbol |  |
| :---: | :---: | :---: | :--- |
| MSOP | DFN |  |  |
| 1 | 1 | EN | Enable Input |
| 2 | 2 | $V_{\text {IM }}$ | Inverting Input |
| 3 | 3 | $\mathrm{~V}_{\mathrm{IP}}$ | Non-inverting Input |
| 4 | 4 | $\mathrm{~V}_{\mathrm{SS}}$ | Negative Power Supply |
| 5 | 5 | $\mathrm{~V}_{\text {REF }}$ | Reference Input |
| 6 | 6 | $\mathrm{~V}_{\mathrm{FG}}$ | Feedback Input |
| 7 | 7 | $\mathrm{~V}_{\mathrm{OUT}}$ | Output |
| 8 | 8 | $\mathrm{~V}_{\mathrm{DD}}$ | Positive Power Supply |
| - | 9 | EP | Exposed Thermal Pad (EP); must be connected to $\mathrm{V}_{\mathrm{SS}}$. |

### 3.1 Digital Enable Input (EN)

This input (EN) is a CMOS, Schmitt-triggered input. When it is low, it puts the part in a low-power state. When high, the part operates normally. The EN pin must not be left floating.

### 3.2 Analog Signal Inputs ( $\mathrm{V}_{\mathrm{IP}}, \mathbf{V}_{\mathrm{IM}}$ )

The non-inverting and inverting inputs ( $\mathrm{V}_{\mathrm{IP}}$ and $\mathrm{V}_{\mathrm{IM}}$ ) are high-impedance CMOS inputs with low bias currents.

### 3.3 Power Supply Pins ( $\mathbf{V}_{\mathbf{S S}}, \mathbf{V}_{\mathrm{DD}}$ )

The positive power supply $\left(\mathrm{V}_{\mathrm{DD}}\right)$ is 1.8 V to 5.5 V higher than the negative power supply ( $\mathrm{V}_{\mathrm{SS}}$ ). For normal operation, the other pins are between $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{DD}}$.
Typically, these parts are used in a single (positive) supply configuration. In this case, $\mathrm{V}_{\mathrm{SS}}$ is connected to ground and $V_{D D}$ is connected to the supply; $V_{D D}$ will need bypass capacitors.

### 3.4 Analog Reference Input ( $\mathrm{V}_{\text {REF }}$ )

The analog reference input $\left(\mathrm{V}_{\mathrm{REF}}\right)$ is the non-inverting input of the second input stage; it shifts $V_{\text {OUT }}$ to its desired range. The external gain resistor $\left(R_{G}\right)$ is connected to this pin. It is a high-impedance CMOS input with low bias current.

### 3.5 Analog Feedback Input ( $\mathbf{V}_{\mathrm{FG}}$ )

The analog feedback input $\left(\mathrm{V}_{\mathrm{FG}}\right)$ is the inverting input of the second input stage. The external feedback components ( $R_{F}$ and $R_{G}$ ) are connected to this pin. It is a high-impedance CMOS input with low bias current.

### 3.6 Analog Output (VOUT)

The analog output ( $\mathrm{V}_{\mathrm{OUT}}$ ) is a low impedance voltage output. It represents the differential input voltage $\left(V_{D M}=V_{I P}-V_{I M}\right)$, with gain $G_{D M}$ and is shifted by $V_{\text {REF }}$. The external feedback resistor $\left(R_{F}\right)$ is connected to this pin.

### 3.7 Exposed Thermal Pad (EP)

There is an internal connection between the exposed thermal pad (EP) and the $\mathrm{V}_{\mathrm{SS}}$ pin; they must be connected to the same potential on the printed circuit board (PCB).
This pad can be connected to a PCB ground ( $\mathrm{V}_{\mathrm{SS}}$ ) plane region to provide a larger heat sink. This improves the package thermal resistance $\left(\theta_{\mathrm{JA}}\right)$.

### 4.0 APPLICATIONS

The MCP6N16 instrumentation amplifier (INA) is manufactured using Microchip's state of the art CMOS process. Its low cost, low power and high speed make it ideal for battery-powered applications.

### 4.1 Basic Performance

### 4.1.1 STANDARD CIRCUIT

Figure 4-1 shows the standard circuit configuration for these INAs. When the inputs and output are in their specified ranges, the output voltage is approximately:

## EQUATION 4-1:

$$
V_{O U T} \approx V_{R E F}+G_{D M} V_{D M}
$$

Where:

$$
G_{D M}=1+R_{F} / R_{G}
$$



FIGURE 4-1: Standard Circuit.
For normal operation, keep:

- $\mathrm{V}_{\mathrm{IP}}, \mathrm{V}_{\mathrm{IM}}, \mathrm{V}_{\mathrm{REF}}$ and $\mathrm{V}_{\mathrm{FG}}$ between $\mathrm{V}_{\mathrm{IVL}}$ and $\mathrm{V}_{\mathrm{IVH}}$
- $V_{I P}-V_{I M}$ (i.e., $V_{D M}$ ) between $V_{D M L}$ and $V_{D M H}$
- $\mathrm{V}_{\text {OUT }}$ between $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$


### 4.1.2 ANALOG ARCHITECTURE

Figure 4-2 shows the block diagram for these INAs, without details on chopper-stabilized operation.


FIGURE 4-2:
MCP6N16 Block Diagram.
The input signal is applied to $\mathrm{G}_{\mathrm{M} 1}$. Equation 4-2 shows the relationships between the input voltages ( $\mathrm{V}_{\mathrm{IP}}$ and $V_{I M}$ ) and the common mode and differential voltages ( $\mathrm{V}_{\mathrm{CM}}$ and $\mathrm{V}_{\mathrm{DM}}$ ).

EQUATION 4-2:

$$
\begin{aligned}
V_{I P} & =V_{C M}+V_{D M} / 2 \\
V_{I M} & =V_{C M}-V_{D M} / 2 \\
V_{C M} & =\left(V_{I P}+V_{I M}\right) / 2 \\
V_{D M} & =V_{I P}-V_{I M}
\end{aligned}
$$

The negative feedback loop includes $G_{M 2}, R_{M 4}, R_{F}$ and $R_{G}$. These blocks set the DC open-loop gain ( $A_{O L}$ ) and the nominal differential gain ( $\mathrm{G}_{\mathrm{DM}}$ ):

EQUATION 4-3:

$$
\begin{aligned}
A_{O L} & =G_{M 2} R_{M 4} \\
G_{D M} & =1+R_{F} / R_{G}
\end{aligned}
$$

$A_{O L}$ is very high, so $I_{4}$ is very small and $I_{1}+I_{2} \approx 0$. This makes the differential inputs to $G_{M 1}$ and $G_{M 2}$ equal in magnitude and opposite in polarity. Ideally, this gives:

EQUATION 4-4:

$$
\begin{aligned}
\left(V_{F G}-V_{R E F}\right) & =V_{D M} \\
V_{O U T} & =V_{D M} G_{D M}+V_{R E F}
\end{aligned}
$$

For an ideal part, changing $\mathrm{V}_{\mathrm{CM}}, \mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ produces no change in $V_{\text {OUT }} . V_{\text {REF }}$ shifts $V_{\text {OUT }}$ as needed.
The different $\mathrm{G}_{\mathrm{MIN}}$ options change $\mathrm{G}_{\mathrm{M} 1}, \mathrm{G}_{\mathrm{M} 2}$ and the internal compensation capacitor. This results in the performance trade-offs shown in Table 1.

### 4.1.3 DC ERRORS

Section 1.5 "Explanation of DC Error Specifications" defines some of the DC error specifications. These errors are internal to the INA, and can be summarized as follows:

## EQUATION 4-5:

$$
\begin{aligned}
V_{O U T}=V_{R E F} & +G_{D M}\left(1+g_{E}\right)\left(V_{D M}+\Delta V_{E D}\right) \\
& +G_{D M}\left(1+g_{E}\right)\left(V_{E}+\Delta V_{E}\right)
\end{aligned}
$$

Where:

$$
\begin{aligned}
& V_{E}=V_{O S}+ \frac{\Delta V_{D D}-\Delta V_{S S}}{P S R R}+\frac{\Delta V_{C M}}{C M R R}+\frac{\Delta V_{R E F}}{C M R R 2} \\
&+\frac{\Delta V_{O U T}}{A_{O L}}+\Delta T_{A} \cdot T C_{1} \\
&\left|\Delta V_{E D}\right| \leq\left|I N L_{D M}\right|\left(V_{D M H}-V_{D M L}\right) \\
&\left|\Delta V_{E}\right| \leq\left|I N L_{C M}\right|\left(V_{I V H}-V_{I V L}\right)
\end{aligned}
$$

Where:
PSRR, CMRR, CMRR2 and $A_{O L}$ are in units of $V / V$
$\Delta T_{A}$ is in units of ${ }^{\circ} \mathrm{C}$
$T C_{1}$ is in units of $\mathrm{V} /{ }^{\circ} \mathrm{C}$
$V_{D M}=0$

The nonlinearity specifications ( $\mathrm{INL}_{\mathrm{CM}}$ and $\mathrm{INL}_{\mathrm{DM}}$ ) describe errors that are nonlinear functions of $\mathrm{V}_{\mathrm{CM}}$ and $V_{D M}$, respectively. They give the maximum excursion from linear response over the entire common mode and differential ranges.
The input bias current and offset current specifications ( $\mathrm{I}_{\mathrm{B}}$ and $\mathrm{I}_{\mathrm{OS}}$ ), together with a circuit's external input resistances, give an additional DC error. Figure 4-3 shows the resistors that set the DC bias point.


FIGURE 4-3:
DC Bias Resistors.
The resistors at the main input ( $R_{I P}$ and $R_{I M}$ ) and its input bias currents ( $l_{B P}$ and $I_{B M}$ ) give the following changes in the INA's bias voltages:

## EQUATION 4-6:

$$
\begin{aligned}
& \Delta V_{I P}=-I_{B P} R_{I P}=-\left(I_{B}+I_{O S} / 2\right) R_{I P} \\
& \Delta V_{I M}=-I_{B M} R_{I M}=-\left(I_{B}-I_{O S} / 2\right) R_{I M} \\
& \Delta V_{C M}=\left(\Delta V_{I P}+\Delta V_{I M}\right) / 2 \\
&=-I_{B}\left(R_{I P}+R_{I M}\right) / 2-I_{O S}\left(R_{I P}-R_{I M}\right) / 4 \\
& \Delta V_{D M}=\Delta V_{I P}-\Delta V_{I M} \\
&=-I_{B}\left(R_{I P}-R_{I M}\right)-I_{O S}\left(R_{I P}+R_{I M}\right) / 2 \\
& \Delta V_{O U T}=G_{D M}\left(\Delta V_{D M}+\Delta V_{C M} / C M R R\right) \\
& \text { Where: }
\end{aligned}
$$

The change in $\mathrm{V}_{\mathrm{CM}}\left(\Delta \mathrm{V}_{\mathrm{CM}}\right)$ can affect the input range, for large $R_{I P}$ or $R_{I M}$. The best design results when $R_{I P}$ and $R_{I M}$ are equal and small:

## EQUATION 4-7:

$$
\begin{aligned}
\Delta V_{O U T} & \approx G_{D M} \Delta V_{D M} \\
& \approx G_{D M}\left( \pm 2 I_{B} \varepsilon_{R T O L}-I_{O S}\right) R_{I P}
\end{aligned}
$$

Where:

$$
\begin{aligned}
& R_{I P}=R_{I M} \\
& \varepsilon_{R T O L}=\text { tolerance of } R_{I P} \text { and } R_{I M}
\end{aligned}
$$

The resistors at the feedback input $\left(R_{R}, R_{F}\right.$ and $\left.R_{G}\right)$ and its input bias currents ( $I_{B R}$ and $I_{B F}$ ) give the following changes in the INA's bias voltages:

## EQUATION 4-8:

```
\(\Delta V_{\text {REF }}=-I_{B R} R_{R}=-\left(I_{B 2}+I_{O S 2} / 2\right) R_{R}\)
    \(\Delta V_{F G} \approx \Delta V_{R E F}, \quad\) due to high \(A_{O L}\)
    \(\Delta V_{O U T} \approx I_{B 2}\left(R_{F}-G_{D M} R_{R}\right)+I_{O S 2}\left(R_{F}+G_{D M} R_{R}\right) / 2\)
```

Where:
$I_{B 2}$ meets the $I_{B}$ specification
$I_{\text {OS2 }}$ meets the $I_{\text {OS }}$ specification
$I_{B 2} \neq I_{B}$, in general
$I_{\text {OS } 2} \neq I_{\text {OS }}$, in general
The change in $V_{\text {REF }}\left(\Delta V_{\text {REF }}\right)$ can affect the input range, for large $R_{R}$ or $R_{F}$. The best design results when $G_{D M} R_{R}$ and $R_{F}$ are equal (i.e., $R_{R}=R_{F} \| R_{G}$ ) and small:

EQUATION 4-9:

$$
\Delta V_{O U T} \approx\left( \pm\left(2 I_{B 2} \varepsilon_{R T O L}+I_{O S 2}\right)\right) R_{F}
$$

Where:

$$
\begin{aligned}
& G_{D M} R_{R}=R_{F} \\
& \varepsilon R_{T O L}=\text { tolerance of } R_{R}, R_{F} \text { and } R_{G}
\end{aligned}
$$

### 4.1.4 AC PERFORMANCE

The bandwidth of these amplifiers depends on $G_{D M}$ and $G_{\text {MIN }}$ :

## EQUATION 4-10:

$$
\begin{aligned}
f_{B W} & \approx f_{G B W P} / G_{D M} & & \\
& \approx(0.50 \mathrm{MHz})\left(G_{M I N} / G_{D M}\right), & & G_{M I N}=1,10 \\
& \approx(0.35 \mathrm{MHz})\left(G_{M I N} / G_{D M}\right), & & G_{M I N}=100
\end{aligned}
$$

Where:

$$
f_{B W}=-3 \mathrm{~dB} \text { bandwidth }
$$

$$
f_{G B W P}=\text { Gain-Bandwidth product }
$$

The bandwidth at the maximum output swing is called the Full Power Bandwidth ( $\mathrm{f}_{\text {FPBW }}$ ). It is limited by the Slew Rate (SR) for many amplifiers, but is close to $f_{B W}$ for these parts:

## EQUATION 4-11:

$$
\begin{aligned}
f_{F P B W} & \approx S R /\left(\pi V_{O}\right) \\
& \approx f_{B W}, \quad \text { for these parts }
\end{aligned}
$$

Where:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{O}} & =\text { Maximum output voltage swing } \\
& \approx \mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}
\end{aligned}
$$

### 4.1.5 NOISE PERFORMANCE

As shown in Figure 2-73, the noise density is white at low frequencies; the $1 / \mathrm{f}$ noise is negligible for almost all applications. As a result, the time domain data in Figures 2-77, 2-78 and 2-79 is well behaved.

### 4.2 Overview of Zero-Drift Operation

Figure 4-4 shows a simplified diagram of the MCP6N16 zero-drift INAs. This diagram will be used to explain how low voltage errors are reduced in this architecture (much better $\mathrm{V}_{\mathrm{OS}}, \mathrm{TC}_{1}\left(\Delta \mathrm{~V}_{\mathrm{OS}} / \Delta \mathrm{T}_{\mathrm{A}}\right)$, CMRR, CMRR2, PSRR, $A_{O L}$ and $1 / f$ noise).


FIGURE 4-4: Simplified Zero-Drift INA Functional Diagram.

### 4.2.1 BUILDING BLOCKS

The Main Amplifiers ( $G_{M 1}$ and $G_{M 2}$ ) are designed for high gain and bandwidth, with a differential topology. The main input pairs (+ and - pins at the top left) are for the higher frequency portion of the input signal. The auxiliary input pair (+ and - pins at the bottom left of $\mathrm{G}_{\mathrm{M} 1}$ ) is for the low frequency portion of the input signal and corrects the INA's input offset voltage. Both inputs are added together internally.
The Auxiliary Amplifiers ( $\mathrm{G}_{\mathrm{A} 1}$ and $\mathrm{G}_{\mathrm{A} 2}$ ), the Chopper Input Switches and the Chopper Output Switches provide a high DC gain to the input signal. DC errors are modulated to higher frequencies and white noise to low frequencies.
The Low-Pass Filter reduces high-frequency content, including harmonics of the Chopping Clock.

The Output Buffer ( $\mathrm{R}_{\mathrm{M} 4}$ ) converts current to voltage and drives external loads at the $\mathrm{V}_{\text {OUT }}$ pin.
The Oscillator runs at $\mathrm{f}_{\mathrm{CLK}}=200 \mathrm{kHz}$. Its output is divided by 8 , to produce the Chopping Clock rate of $\mathrm{f}_{\mathrm{CHOP}}=25 \mathrm{kHz}$.
The internal POR part starts the part in a known good state, protecting against power supply brown-outs. The Digital Control block outputs clocks and POR events.

### 4.2.2 CHOPPING ACTION

Figure 4-5 shows the amplifier connections for the first phase of the Chopping Clock and Figure 4-6 shows them for the second phase. The slow voltage errors alternate in polarity, making the average error small.


FIGURE 4-5:
First Chopping Clock Phase;
Simplified Diagram.


FIGURE 4-6: Second Chopping Clock Phase; Simplified Diagram.

### 4.2.3 INTERMODULATION DISTORTION (IMD)

These INAs will show intermodulation distortion (IMD) products when an AC signal is present.
The signal and clock can be decomposed into sine wave tones (Fourier series components). These tones interact with the zero-drift circuitry's nonlinear response to produce IMD tones at sum and difference frequencies. Each of the square wave clock's harmonics has a series of IMD tones centered on it. See Figures 2-75 and 2-76.

### 4.3 Other Functional Blocks

### 4.3.1 RAIL-TO-RAIL INPUTS

Each input stage uses one PMOS differential pair at the input. The output of each differential pair is processed using current mode circuitry. The inputs show no crossover distortion vs. common mode voltage.
With this topology, the inputs ( $\mathrm{V}_{\mathrm{IP}}$ and $\mathrm{V}_{\mathrm{IM}}$ ) operate normally down to $\mathrm{V}_{\mathrm{SS}}-0.15 \mathrm{~V}$ and up to $\mathrm{V}_{\mathrm{DD}}+0.15 \mathrm{~V}$ at room temperature (see Figure 2-52). The input offset voltage ( $\mathrm{V}_{\mathrm{OS}}$ ) is measured at $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{SS}}-0.15 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{DD}}+0.15 \mathrm{~V}\left(\mathrm{at}+25^{\circ} \mathrm{C}\right)$ to ensure proper operation.

### 4.3.1.1 Phase Reversal

The input devices are designed to not exhibit phase inversion when the input pins exceed the supply voltages. Figure 2-82 shows an input voltage exceeding both supplies with no phase inversion.
The input devices also do not exhibit phase inversion when the differential input voltage exceeds its limits; see Figure 2-83.

### 4.3.1.2 Input Voltage Limits

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins (see Section 1.1 "Absolute Maximum Ratings $\dagger$ "). This requirement is independent of the current limits discussed later on.
The ESD protection on the inputs can be depicted as shown in Figure 4-7. This structure was chosen to protect the input transistors against many (but not all) overvoltage conditions, and to minimize input bias current ( $\mathrm{I}_{\mathrm{B}}$ ).


FIGURE 4-7:
Simplified Analog Input ESD

## Structures

The input ESD diodes clamp the inputs when they try to go more than one diode drop below $\mathrm{V}_{\mathrm{SS}}$. They also clamp any voltages that go too far above $\mathrm{V}_{\mathrm{DD}}$; their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow over-voltage (beyond $V_{D D}$ ) events. Very fast ESD events (that meet the specification) are limited so that damage does not occur.

In some applications, it may be necessary to prevent excessive voltages from reaching the INA inputs. Figure 4-8 shows one approach to protecting these inputs. $D_{1}$ and $D_{2}$ may be small signal silicon diodes, Schottky diodes for lower clamping voltages or diode-connected FETs for low leakage.


FIGURE 4-8:
Protecting the Analog Inputs Against High Voltages.

### 4.3.1.3 Input Current Limits

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the currents into the input pins (see Section 1.1 "Absolute Maximum Ratings $\dagger$ "). This requirement is independent of the voltage limits previously discussed.
Figure 4-9 shows one approach to protecting these inputs. The resistors $R_{1}$ and $R_{2}$ limit the possible current in or out of the input pins (and into $D_{1}$ and $D_{2}$ ). The diode currents will dump onto $\mathrm{V}_{\mathrm{DD}}$.


FIGURE 4-9:
Protecting the Analog Inputs
Against High Currents.
It is also possible to connect the diodes to the left of the resistor $R_{1}$ and $R_{2}$. In this case, the currents through the diodes $D_{1}$ and $D_{2}$ need to be limited by some other mechanism. The resistors then serve as in-rush current limiters; the DC current into the input pins ( $\mathrm{V}_{\mathrm{IP}}$ and $\mathrm{V}_{\mathrm{IM}}$ ) should be very small.
A significant amount of current can flow out of the inputs (through the ESD diodes) when the common mode voltage ( $\mathrm{V}_{\mathrm{CM}}$ ) is below ground $\left(\mathrm{V}_{\mathrm{SS}}\right)$; see Figure 2-47.

### 4.3.1.4 Input Voltage Ranges

Figure 4-10 shows possible input voltage values $\left(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\right)$. Lines with a slope of +1 have constant $\mathrm{V}_{\mathrm{DM}}$ (e.g., the $V_{D M}=0$ line). Lines with a slope of -1 have constant $\mathrm{V}_{\mathrm{CM}}$ (e.g., the $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}_{\mathrm{DD}} / 2$ line).
For normal operation, $\mathrm{V}_{\text {IP }}$ and $\mathrm{V}_{\text {IM }}$ must be kept within the region surrounded by the thick blue lines. The horizontal and vertical blue lines show the limits on the individual inputs. The blue lines with a slope of +1 show the limits on $\mathrm{V}_{\mathrm{DM}}$; the larger $\mathrm{G}_{\mathrm{MIN}}$ is, the closer they are to the $V_{D M}=0$ line.
The input voltage range specifications ( $\mathrm{V}_{\mathrm{IVL}}$ and $\mathrm{V}_{\mathrm{IVH}}$ ) change with the supply voltages $\left(V_{S S}\right.$ and $V_{D D}$, respectively). The differential input range specifications ( $\mathrm{V}_{\mathrm{DML}}$ and $\mathrm{V}_{\mathrm{DMH}}$ ) change with minimum gain ( $\mathrm{G}_{\mathrm{MIN}}$ ). Temperature also affects these specifications.


FIGURE 4-10:
Input Voltage Ranges.
To take full advantage of $V_{D M L}$ and $V_{D M H}$, set $V_{\text {REF }}$ (see Figures 1-7 and 1-8) so that the output ( $\mathrm{V}_{\text {OUT }}$ ) is centered between the supplies ( $\mathrm{V}_{S S}$ and $\mathrm{V}_{\mathrm{DD}}$ ). Also set the gain $\left(G_{D M}\right)$ to keep $V_{\text {OUT }}$ within its range.

### 4.3.2 ENABLE

This input (EN) is a CMOS, Schmitt-triggered input. When it is low, it puts the part in a low-power state and the output is put into a high-impedance state. When high, the part operates normally.
If the EN pin is left floating, the amplifier will not operate properly.

### 4.3.3 RAIL-TO-RAIL OUTPUT

The Minimum Output Voltage ( $\mathrm{V}_{\mathrm{OL}}$ ) and Maximum Output Voltage ( $\mathrm{V}_{\mathrm{OH}}$ ) specifications describe the widest output swing that can be achieved under the specified load conditions.
The output can also be limited when $\mathrm{V}_{I P}$ or $\mathrm{V}_{I M}$ exceeds $\mathrm{V}_{\mathrm{IVL}}$ or $\mathrm{V}_{\mathrm{IVH}}$ or when $\mathrm{V}_{\mathrm{DM}}$ exceeds $\mathrm{V}_{\mathrm{DML}}$ or $\mathrm{V}_{\mathrm{DMH}}$.

### 4.4 Applications Tips

### 4.4.1 INPUT OFFSET VOLTAGE OVER TEMPERATURE

Table 1 gives both the linear and quadratic temperature coefficients (TC ${ }_{1}$ and $\mathrm{TC}_{2}$ ) of input offset voltage. The input offset voltage can be estimated as follows:

## EQUATION 4-12:

$$
\begin{aligned}
& \quad V_{O S}\left(T_{A}\right)=V_{O S}+T C_{1} \Delta T+T C_{2} \Delta T^{2} \\
& \text { Where: } \\
& \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& \Delta \mathrm{~T}
\end{aligned}=\mathrm{T}_{\mathrm{A}}-25^{\circ} \mathrm{C}, ~=~ i n p u t \text { offset voltage at } \mathrm{T}_{\mathrm{A}} .
$$

These specifications show these INA's intrinsic performance. The plots of input offset voltage versus temperature on the second page (Figures 1 to 3 ) show the typical behavior for a few parts from the first wafer lot.
In most designs, other effects will dominate the circuit temperature performance; see Section 4.4.13 "PCB Design for DC Precision" for more details.

### 4.4.2 NOISE EFFECT ON OFFSET VOLTAGE

The input noise ( $\mathrm{e}_{\mathrm{ni}}$ ) makes measured offset values ( $\mathrm{V}_{\mathrm{OS}}$ ) vary in a random manner. Lower noise requires a lower noise power bandwidth (NPBW; see AN1228, mentioned in 5.3 "Application Notes"), which increases measurement time. In the offset-related specifications ( $\mathrm{A}_{\mathrm{OL}}, \mathrm{CMRR}, \mathrm{CMRR2}$ and PSRR) and plots, the various values of NPBW were chosen to trade off time versus accuracy of results.

### 4.4.3 DC GAIN PLOTS

Figures 2-28 to 2-39 are histograms of the reciprocals (in units of $\mu \mathrm{V} / \mathrm{V}$ ) of CMRR, PSRR and $\mathrm{A}_{\mathrm{OL}}$, respectively. They represent the change in input offset voltage ( $\mathrm{V}_{\text {OS }}$ ) with a change in common mode input voltage $\left(\mathrm{V}_{\mathrm{CM}}\right)$, power supply voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ and output voltage ( $\mathrm{V}_{\mathrm{OUT}}$ ).
The $1 / \mathrm{A}_{\mathrm{OL}}$ histogram is centered near $0 \mu \mathrm{~V} / \mathrm{V}$ because the measurements are dominated by the INA's input noise. The negative values shown represent noise and tester limitations, not unstable behavior. Production tests make multiple $\mathrm{V}_{\mathrm{OS}}$ measurements, which validates an INA's stability; an unstable part would show greater $\mathrm{V}_{\text {OS }}$ variability, or the output would stick at one of the supply rails.

### 4.4.4 OFFSET AT POWER-UP

When these parts power up, the input offset ( $\mathrm{V}_{\mathrm{OS}}$ ) starts at its uncorrected value (usually less than $\pm 10 \mathrm{mV}$ ). Circuits with high DC gain can cause the output to reach one of the two rails. In this case, the time to a valid output is delayed by an output overdrive time (like $t_{O D R}$ ), in addition to a start-up time (like $\mathrm{t}_{\mathrm{STR}}$ ).
It can be simple to avoid this extra start-up time. Reducing the gain is one method. Adding a capacitor across the feedback resistor $\left(R_{F}\right)$ is another method.

### 4.4.5 SOURCE RESISTANCES

The input bias currents have two significant components: switching glitches that dominate at room temperature and below, and input ESD diode leakage currents that dominate at $+85^{\circ} \mathrm{C}$ and above.
Make the resistances seen by the inputs small and equal. This minimizes the output offset caused by the input bias currents.
The inputs should see a resistance on the order of $10 \Omega$ to $1 \mathrm{k} \Omega$ at high frequencies (i.e., above 1 MHz ). This helps minimize the impact of switching glitches, which are very fast, on overall performance. In some cases, it may be necessary to add resistors in series with the inputs to achieve this improvement in performance.
Small input resistances at the inputs may be needed for high gains. Without them, parasitic capacitances might cause positive feedback and instability.

### 4.4.6 SOURCE CAPACITANCE

The capacitances seen by the inputs should be small. Large input capacitances and source resistances, together with high gain, can lead to positive feedback and instability.

### 4.4.7 MINIMUM STABLE GAIN

There are three options for different Minimum Stable Gains (1, 10 and $100 \mathrm{~V} / \mathrm{V}$; see Table 1). The differential gain ( $G_{D M}$ ) needs to be greater than or equal to $G_{\text {MIN }}$ in order to maintain stability.
Picking a part with higher $\mathrm{G}_{\text {MIN }}$ has the advantages of lower input noise voltage density ( $\mathrm{e}_{\mathrm{ni}}$ ), lower input offset voltage ( $\mathrm{V}_{\mathrm{OS}}$ ) and increased gain-bandwidth product (GBWP). The differential input voltage range $\left(V_{D M L}\right.$ and $\left.V_{D M H}\right)$ is lower for higher $G_{\text {MIN }}$, but supports a reasonable output voltage range.

### 4.4.8 CAPACITIVE LOADS

Driving large capacitive loads can cause stability problems for voltage amplifiers. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth reduces. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. Lower gains ( $G_{D M}$ ) exhibit greater sensitivity to capacitive loads.

When driving large capacitive loads with these instrumentation amps (e.g., $>80 \mathrm{pF}$ ), a small series resistor at the output ( $\mathrm{R}_{\text {ISO }}$ in Figure 4-11) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.


FIGURE 4-11: $\quad$ Output Resistor, $R_{\text {ISO }}$ Stabilizes Large Capacitive Loads.

Figure 4-12 gives recommended $\mathrm{R}_{\text {ISO }}$ values for different capacitive loads and gains. The x-axis is the normalized load capacitance ( $\mathrm{C}_{\mathrm{L}} \mathrm{G}_{\text {MIN }} / \mathrm{G}_{\mathrm{DM}}$ ), where $G_{D M}$ is the circuit's differential gain ( $1+R_{F} / R_{G}$ ) and $\mathrm{G}_{\text {MIN }}$ is the minimum stable gain.


FIGURE 4-12: Recommended $R_{\text {ISO }}$ Values for Capacitive Loads.

After selecting $\mathrm{R}_{\text {ISO }}$ for the circuit, double check the resulting frequency response peaking and step response overshoot on the bench. Modify $\mathrm{R}_{\text {ISO }}$ 's value until the response is reasonable.

### 4.4.9 GAIN RESISTORS

Figure 4-13 shows a simple gain circuit with the INA's input capacitances at the feedback inputs ( $\mathrm{V}_{\text {REF }}$ and $\left.\mathrm{V}_{\mathrm{FG}}\right)$. These capacitances interact with $\mathrm{R}_{\mathrm{G}}$ and $\mathrm{R}_{\mathrm{F}}$ to modify the gain at high frequencies. The equivalent capacitance acting in parallel to $R_{G}$ is $C_{G}=C_{D M}+C_{C M}$ plus any board capacitance in parallel to $R_{G} . C_{G}$ will cause an increase in $G_{D M}$ at high frequencies, which reduces the phase margin of the feedback loop (i.e., reduce the feedback loop's stability).


FIGURE 4-13: Simple Gain Circuit with Parasitic Capacitances.

In this data sheet, $R_{F}+R_{G}=10 \mathrm{k} \Omega$ for most gains ( $0 \Omega$ for $G_{D M}=1$ ); see Table 1-6. This choice gives good phase margin. In general, $R_{F}$ (Figure 4-13) needs to meet the following limits to maintain stability:

## EQUATION 4-13:

$$
\text { For } \begin{aligned}
G_{D M} & =1: \\
R_{F} & =0
\end{aligned}
$$

For $G_{D M}>1$ :

$$
R_{F}<\frac{\alpha G_{D M}^{2}}{2 \pi f_{G B W P} C_{G}}
$$

Where:

$$
\begin{aligned}
& \alpha \leq 0.25 \\
& G_{D M} \geq G_{M I N} \\
& f_{G B W P}=\text { Gain-Bandwidth Product } \\
& C_{G}=C_{D M}+C_{C M}+(P C B \text { stray capacitance })
\end{aligned}
$$

### 4.4.10 EMI REJECTION RATIO (EMIRR)

Electromagnetic interference (EMI) can be coupled to an INA through electromagnetic induction or radiation, or by conduction. INAs are most sensitive to EMI at their input pins.
EMIRR describes an INA's EMI robustness. Internal passive filters in these parts improve the EMIRR, when good PCB layout techniques are used. EMIRR is defined to be:

## EQUATION 4-14:

$$
\operatorname{EMIRR}(d B)=20 \bullet \log \left(\frac{V_{R F}}{\Delta V_{O S}}\right)
$$

Where:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{RF}} & =\text { Peak Input Voltage of EMI }\left(\mathrm{V}_{\mathrm{PK}}\right) \\
\Delta \mathrm{V}_{\mathrm{OS}} & =\text { Input Offset Voltage Shift }(\mathrm{V})
\end{aligned}
$$

### 4.4.11 REDUCING UNDESIRED NOISE AND SIGNALS

Reduce undesired noise and signals with:

- Low bandwidth signal filters:
- Minimizes random analog noise
- Reduces interfering signals
- Good PCB layout techniques:
- Minimizes crosstalk
- Minimizes parasitic capacitances and inductances that interact with fast switching edges
- Good power supply design:
- Isolation from other parts
- Filtering of interference on supply line(s)


### 4.4.12 SUPPLY BYPASS

With these INAs, the Power Supply pin ( $\mathrm{V}_{\mathrm{DD}}$ for single supply) should have a local bypass capacitor (i.e., $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ) within 2 mm for good high-frequency performance. Surface mount, multilayer ceramic capacitors, or their equivalent, should be used.
These INAs require a bulk capacitor (i.e., $1.0 \mu \mathrm{~F}$ or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with other nearby analog parts as long as crosstalk through the supplies does not prove to be a problem.

### 4.4.13 PCB DESIGN FOR DC PRECISION

In order to achieve DC precision on the order of $\pm 1 \mu \mathrm{~V}$, many physical errors need to be minimized. The design of the printed circuit board (PCB), the wiring, and the thermal environment have a strong impact on the precision achieved. A poor PCB design can easily be more than 100 times worse than the MCP6N16 op amps' minimum and maximum specifications.

### 4.4.13.1 PCB Layout

Any time two dissimilar metals are joined together, a temperature dependent voltage appears across the junction (the Seebeck or thermojunction effect). This effect is used in thermocouples to measure temperature. The following are examples of thermojunctions on a PCB:

- Components (resistors, INAs, ...) soldered to a copper pad
- Wires mechanically attached to the PCB
- Jumpers
- Solder joints
- PCB vias

Typical thermojunctions have temperature to voltage conversion coefficients of 1 to $100 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (sometimes higher).
Microchip’s AN1258 ("Op Amp Precision Design: PCB Layout Techniques" - DS01258) contains in-depth information on PCB layout techniques that minimize thermojunction effects. It also discusses other effects, such as crosstalk, impedances, mechanical stresses and humidity.

### 4.4.13.2 Crosstalk

DC crosstalk causes offsets that appear as a larger input offset voltage. Common causes include:

- Common mode noise (remote sensors)
- Ground loops (current return paths)
- Power supply coupling

Interference from the mains (usually 50 Hz or 60 Hz ), and other AC sources, can also affect the DC performance. Nonlinear distortion can convert these signals to multiple tones, including a DC shift in voltage.

When the signal is sampled by an ADC, these AC signals can also be aliased to DC, causing an apparent shift in offset.

To reduce interference:

- Keep traces and wires as short as possible
- Use shielding
- Use ground plane (at least a star ground)
- Place the input signal source near to the DUT
- Use good PCB layout techniques
- Use a separate power supply filter (bypass capacitors) for these zero-drift INAs


### 4.4.13.3 Miscellaneous Effects

Keep the resistances seen by the input pins as small and as near to equal as possible, to minimize bias current-related offsets.
Make the (trace) capacitances seen by the input pins small and equal. This is helpful in minimizing switching glitch-induced offset voltages.
Bending a coax cable with a radius that is too small causes a small voltage drop to appear on the center conductor (the triboelectric effect). Make sure the bending radius is large enough to keep the conductors and insulation in full contact.

Mechanical stresses can make some capacitor types (such as some ceramics) output small voltages. Use more appropriate capacitor types in the signal path and minimize mechanical stresses and vibration.

Humidity can cause electrochemical potential voltages to appear in a circuit. Proper PCB cleaning helps, as does the use of encapsulants.

### 4.5 Typical Applications

### 4.5.1 HIGH INPUT IMPEDANCE DIFFERENCE AMPLIFIER

Figure 4-14 shows the MCP6N16 used as a difference amplifier. The inputs are high-impedance and give good CMRR performance.


FIGURE 4-14: Difference Amplifier.

### 4.5.2 DIFFERENCE AMPLIFIER FOR VERY LARGE COMMON MODE SIGNALS

Figure 4-15 uses the MCP6N16 INA as a difference amplifier for signals with a very large common mode component. The input resistor dividers ( $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ ) ensure that the INA's inputs are within their normal range of operation. The capacitors ( $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ ) set the same voltage division ratio for high-frequency signals (e.g., a voltage step). $\mathrm{C}_{2}$ includes the INA's $\mathrm{C}_{\mathrm{CM}}$. $\mathrm{R}_{1}$ and $R_{2}$ 's tolerances affect CMRR.


FIGURE 4-15: Difference Amplifier with Very Large Common Mode Component.

### 4.5.3 RTD TEMPERATURE SENSOR

Figure 4-16 shows an RTD temperature sensor circuit, which measures over the $-55^{\circ} \mathrm{C}$ to $+155^{\circ} \mathrm{C}$ range. The sensor chosen changes from $78 \Omega$ to $159 \Omega$ over this range. The $2.49 \mathrm{k} \Omega$ and $4.99 \mathrm{k} \Omega$ resistors set the current through the RTD and $68.1 \Omega$ resistor. The INA provides a high-differential gain. The $10 \mu \mathrm{~F}$ capacitor filters common mode interference on the bridge.


FIGURE 4-16: RTD Temperature Sensor.

## MCP6N16

### 4.5.4 WHEATSTONE BRIDGE

Figure 4-17 shows the MCP6N16 INA used to condition the signal from a Wheatstone bridge (e.g., strain gage). The overall INA gain is set at 1001 V/V. The best $\mathrm{G}_{\text {MIN }}$ option to pick, for this gain, is $100 \mathrm{~V} / \mathrm{V}$ (MCP6N16-100).


FIGURE 4-17: Wheatstone Bridge
Amplifier.

### 4.5.5 HIGH SIDE CURRENT DETECTOR

Figure 4-18 shows the MCP6N16 INA used to detect and amplify the high side current in a power supply design. $U_{1}$ 's low offset voltage makes it possible to reduce $R_{S H}$, which saves power and minimizes temperature effects. $U_{1}$ 's supply current is included in the measurement. The INA's gain is set at $101 \mathrm{~V} / \mathrm{V}$, so $\mathrm{V}_{\text {OUT }}$ changes 1.01 V for every 1 A change in $\mathrm{I}_{\mathrm{DD}}$.


FIGURE 4-18: High Side Current Detector.

### 5.0 DESIGN AIDS

Microchip provides the basic design aids needed for the MCP6N16 instrumentation amplifiers.

### 5.1 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip website at www.microchip.com/maps, the MAPS is an overall selection tool for Microchip's product portfolio that includes Analog, Memory, MCUs and DSCs. Using this tool, a customer can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for Data sheets, Purchase and Sampling of Microchip parts.

### 5.2 Analog Demonstration Board

Microchip offers a broad spectrum of Analog Demonstration and Evaluation Boards that are designed to help customers achieve faster time to market. For a complete listing of these boards and their corresponding user's guides and technical information, visit the Microchip web site at www.microchip.com/analog tools.

### 5.3 Application Notes

The following Microchip Application Notes are available on the Microchip web site at www.microchip.com/appnotes and are recommended as supplemental reference resources.

- AN884: "Driving Capacitive Loads With Op Amps", DS00884
- AN990: "Analog Sensor Conditioning Circuits An Overview", DS00990
- AN1177: "Op Amp Precision Design: DC Errors", DS01177
- AN1228: "Op Amp Precision Design: Random Noise", DS01228
- AN1258: "Op Amp Precision Design: PCB Layout Techniques", DS01258
Some of these application notes, and others, are listed in the design guide:
- "Signal Chain Design Guide", DS21825


### 6.0 PACKAGING INFORMATION

### 6.1 Package Marking Information

8-Lead DFN ( $3 \times 3 \mathrm{~mm}$ )


| Product Number | Code |
| :--- | :---: |
| MCP6N16-001E/MF | DADV |
| MCP6N16T-001E/MF | DADV |
| MCP6N16-010E/MF | DADW |
| MCP6N16T-010E/MF | DADW |
| MCP6N16-100E/MF | DADX |
| MCP6N16T-100E/MF | DADX |

Example


8-Lead MSOP ( $3 \times 3 \mathrm{~mm}$ )


Example


Legend: $X X \ldots$ Customer-specific information
$Y \quad$ Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ' 01 ')
NNN Alphanumeric traceability code
e3) Pb-free JEDEC ${ }^{\circledR}$ designator for Matte Tin (Sn)

* This package is Pb -free. The Pb -free JEDEC designator (e3) can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 8-Lead Plastic Dual Flat, No Lead Package (MF) - $3 \times 3 \times 0.9 \mathrm{~mm}$ Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing No. C04-062C Sheet 1 of 2

## 8-Lead Plastic Dual Flat, No Lead Package (MF) - $3 \times 3 \times 0.9 \mathrm{~mm}$ Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Notes:

| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N | 8 |  |  |
| Pitch | e | 0.65 BSC |  |  |
| Overall Height | A | 0.80 | 0.90 | 1.00 |
| Standoff | A1 | 0.00 | 0.02 | 0.05 |
| Contact Thickness | A3 | 0.20 REF |  |  |
| Overall Length | D | 3.00 BSC |  |  |
| Exposed Pad Width | E2 | 1.34 | - | 1.60 |
| Overall Width | E | 3.00 BSC |  |  |
| Exposed Pad Length | D2 | 1.60 | - | 2.40 |
| Contact Width | b | 0.25 | 0.30 | 0.35 |
| Contact Length | L | 0.20 | 0.30 | 0.55 |
| Contact-to-Exposed Pad | K | 0.20 | - | - |

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated
4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

## 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  | NOM |
|  | M | 0.65 BSC |  |  |
| Contact Pitch | W2 |  |  | 2.40 |
| Optional Center Pad Width | T2 |  |  | 1.55 |
| Optional Center Pad Length | C1 |  | 3.10 |  |
| Contact Pad Spacing | X1 |  |  | 0.35 |
| Contact Pad Width (X8) | Y1 |  |  | 0.65 |
| Contact Pad Length (X8) | G | 0.30 |  |  |
| Distance Between Pads |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2062B

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


Microchip Technology Drawing C04-111C Sheet 1 of 2

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


DETAIL C

|  | Units |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  |  |  |  | MILLIMETERS |  |  |
|  | N | NOM |  |  |  |  |  |  |
| Number of Pins | e | 0.65 BSC |  |  |  |  |  |  |
| Pitch | A | - | - | 1.10 |  |  |  |  |
| Overall Height | A2 | 0.75 | 0.85 | 0.95 |  |  |  |  |
| Molded Package Thickness | A1 | 0.00 | - | 0.15 |  |  |  |  |
| Standoff | E | 4.90 BSC |  |  |  |  |  |  |
| Overall Width | E1 | 3.00 BSC |  |  |  |  |  |  |
| Molded Package Width | D | 3.00 BSC |  |  |  |  |  |  |
| Overall Length | L | 0.40 | 0.60 | 0.80 |  |  |  |  |
| Foot Length | L1 | 0.95 REF |  |  |  |  |  |  |
| Footprint | $\varphi$ | $0^{\circ}$ | - | $8^{\circ}$ |  |  |  |  |
| Foot Angle | C | 0.08 | - | 0.23 |  |  |  |  |
| Lead Thickness | b | 0.22 | - | 0.40 |  |  |  |  |
| Lead Width |  |  |  |  |  |  |  |  |

## Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


## RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  |  |  |  |  | MIN |  | NOM | MAX |
| Contact Pitch | E | 0.65 BSC |  |  |  |  |  |  |  |  |
| Contact Pad Spacing | C |  | 4.40 |  |  |  |  |  |  |  |
| Overall Width | Z |  |  | 5.85 |  |  |  |  |  |  |
| Contact Pad Width (X8) | X1 |  |  | 0.45 |  |  |  |  |  |  |
| Contact Pad Length (X8) | Y1 |  |  | 1.45 |  |  |  |  |  |  |
| Distance Between Pads | G1 | 2.95 |  |  |  |  |  |  |  |  |
| Distance Between Pads | GX | 0.20 |  |  |  |  |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2111A

## APPENDIX A: REVISION HISTORY

Revision A (July 2014)

- Original Release of this Document.


## MCP6N16

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC ${ }^{32}$ logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.
Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH \& Co. KG, a subsidiary of Microchip Technology Inc., in other countries.
All other trademarks mentioned herein are property of their respective companies.
© 2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-377-8

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS $16949=$

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ ${ }^{\circledR}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

Microchip

## Worldwide Sales and Service



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Instrumentation Amplifiers category:
Click to view products by Microchip manufacturer:
Other Similar products are found below :
LT1102IN8\#PBF LT1168AIS8\#PBF AD694BRZ-REEL7 LT1101ISW JM38510/13502BGA AD521JDZ AD521KDZ AD521LDZ AD524ADZ AD524BD AD524BDZ AD524CDZ AD8293G80BRJZ-R7 AD620ANZ AD621BNZ AD621BR AD622ANZ AD623ANZ AD623BNZ AD624ADZ AD624CDZ AD624SD/883B AD625ADZ AD625BDZ AD625CDZ AD625JNZ AD625KNZ AD625SD AD627ANZ AD627BNZ AD693AD AD693AE AD693AQ AD694AQ AD694ARZ-REEL AD694JNZ AD8221ARMZ-R7 AD8222HACPZ-WP AD8222HBCPZ-WP AD8224ACPZ-R7 AD8224BCPZ-WP AD8228ARMZ AD8237ARMZ-R7 AD8293G80BRJZ-R2 AD8295BCPZ-WP AD8553ARMZ AD8553ARMZ-REEL AD8555ACPZ-REEL7 AD8556ACPZ-R2 AD8556ACPZ-REEL7

