

MIC2582/3

Single-Channel Hot Swap Controllers

Features

- MIC2582: Pin-for-Pin Functional Equivalent to the LTC1422
- 2.3V to 13.2V Supply Voltage Operation
- Surge Voltage Protection up to 20V
- Current Regulation Limits Inrush Current Regardless of Load Capacitance
- Programmable Inrush Current Limiting
- Electronic Circuit Breaker
- Optional Dual-Level Overcurrent Threshold Detects Excessive Load Faults
- Fast Response to Short-Circuit Conditions (<1 µs)
- Programmable Output Undervoltage Detection
- Undervoltage Lockout (UVLO) Protection
- Auto-Restart Function (MIC2583R)
- Power-on-Reset (POR) Status Output
- Power Good (PG) Status Output (MIC2583 and MIC2583R)
- /FAULT Status Output (MIC2583 and MIC2583R)

Applications

- RAID Systems
- Base Stations
- PC Board Hot Swap Insertion and Removal
- +12V Backplanes
- Network Switches


Package Types

MIC2583/MIC2583R MIC2582 16-Lead QSOP (QS) 8-Lead SOIC (M) (Top View) (Top View) Ο /POR 16 VCC /POR \bigcirc 8 VCC PWRGD [15 SENSE 7 SENSE ON 2 14 GATE ON 3 CPOR 3 6 GATE CPOR 4 13 DIS GND 4 5 FB CFILTER 5 12 FB 11 /FAULT NC 6 GND 7 10 NC GND 8 9 NC


General Description

The MIC2582 and MIC2583 are single-channel positive voltage hot swap controllers designed to allow the safe insertion of boards into live system backplanes. The MIC2582 and MIC2583 are available in 8-lead SOIC and 16-lead QSOP packages, respectively. Using a few external components and by controlling the gate drive of an external N-Channel MOSFET device, the MIC2582/3 provide inrush current limiting and output voltage slew rate control in harsh, critical power supply environments. Additionally, a circuit breaker function will latch the output MOSFET off if the current-limit threshold is exceeded for a determined period. The MIC2583R option includes an auto-restart function upon detecting an overcurrent condition.

Typical Application Circuit



Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Supply Voltage (V _{CC}) /POR, /FAULT, PWRGD Pins SENSE Pin ON Pin GATE Pin FB Input Pins	-0.3V to +15V -0.3V to V _{CC} + 0.3V -0.3V to V _{CC} + 0.3V -0.3V to V _{CC} + 0.3V -0.3V to +20V
ESD Rating (Note 1) Human Body Model Machine Model	

Operating Ratings ++

Supply Voltage (V _{CC})	+2.3V to +13.2V
-----------------------------------	-----------------

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† Notice: The device is not guaranteed to function outside its operating ratings.

Note 1: Devices are ESD sensitive. Handling precautions are recommended. Human body model, 1.5 k Ω in series with 100 pF.

ELECTRICAL CHARACTERISTICS

Electrical Characteristic	s: V _{CC} = 5.0	V; T _A = +	25°C, bo	ld values	valid for	$-40^{\circ}C \le T_A \le +85^{\circ}C$, unless noted. Note 1

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions		
Supply Voltage	V _{CC}	2.3	_	13.2	V	—		
Supply Current	I _{CC}	_	1.5	2.5	mA	V _{ON} = 2V		
		42	50	59			V _{TRIPSLOW}	
		—	100	_			V _{TRIPFAST} , MIC2582-Jxx	
Circuit Breaker Trip Voltage (Current-Limit	V _{TRIP}	85	100	110	mV	V _{TRIP} = V _{CC} – V _{SENSE}	V _{TRIPFAST} , MIC2583/3R-Jxx	
Threshold)		130	150	170		SENSE	V _{TRIPFAST} , MIC2583/3R-Kxx	
		175	200	225				V _{TRIPFAST} , MIC2583/3R-Lxx
External Cate Drive	V _{GS}	7	8	9	V		V _{CC} > 3V	
External Gate Drive		VGS	VGS	3.5	4.8	6.5	V	V _{GATE} – V _{CC}
	-	-30	17	-8	۵	Start Cycle, V _{GATE} =	= 0V, V _{CC} = 13.2V	
GATE Pin Pull-Up Current	IGATE	-26	17	-8	μA	$V_{CC} = 2.3V$		
	IGATEOFF	_	100	_	mA	V _{GATE} > 1V	V _{CC} = 13.2V, Note 2	
GATE Pin Sink Current		_	50	_		/FAULT = 0	V _{CC} = 2.3V, Note 2	
		—	110	—	μA	(MIC2583/3R only)	Turn Off	

Note 1: Specification for packaged product only.

2: Not a tested parameter. Ensured by design.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Characteristics: V_{CC} = 5.0V; T_A = +25°C, **bold** values valid for -40°C ≤ T_A ≤ +85°C, unless noted. Note 1

Parameter	Symbol	Min.	Тур.	Max.	Units	Cond	litions
Current-Limit/Overcurrent		-8.5	-6.5	-4.5		$V_{CC} - V_{SENSE} > V_{TF}$	RIPSLOW (timer on)
Timer (C _{FILTER}) Current (MIC2583/83R)	I _{TIMER}	4.5	6.5	8.5	μA	V _{CC} – V _{SENSE} > V _{TRIPSLOW} (timer off	
Power-on-Reset Timer		-3.5	2.5	-1.5	μA	Timer on	
Current	ICPOR	0.5	1.3	_	mA	Timer off	
POR Delay and Overcurrent Timer (C _{FILTER}) Threshold	V _{TH}	1.19	1.245	1.30	V	V _{CPOR} rising V _{CFILTER} rising (MIC	2583/83R only)
Undervoltage Lockout	V _{UV}	2.1	2.2	2.3	v	V _{CC} rising	
Threshold	VUV	1.90	2.05	2.20	v	V _{CC} falling	
Undervoltage Lockout Hysteresis	V _{UVHYS}	_	150	_	mV	_	
ON Pin Threshold Voltage	M	1.19	1.24	1.29	v	2.3V ≤ V _{CC} ≤ 13.2V	ON rising
	V _{ON}	1.14	1.19	1.24	v	$2.5V \le V_{CC} \le 15.2V$	ON falling
ON Pin Hysteresis	V _{ONHYS}	_	50	_	mV	—	
ON Pin Threshold Line Regulation	ΔV_{ON}	—	2		mV	$2.3 V \leq V_{CC} \leq 13.2 V$	
ON Pin Input Current	I _{ON}	_		-0.5	μA	$V_{ON} = V_{CC}$	
Start-Up Delay Timer Threshold	V _{START}	0.26	0.31	0.36	V	V _{CPOR} rising	
Auto-Restart Threshold		0.19	1.24	1.30		Upper threshold	
Voltage (MIC2583R only)	V _{AUTO}	0.26	0.31	0.36	V	Lower threshold	
Auto-Restart Current		10	13	16		Charge current	
(MIC2583R only)	I _{AUTO}	_	1.4	2	μA	Discharge current	
Power Good Threshold	V	1.19	1.24	1.29	v	2.3V = V _{CC} = 13.2V	FB rising
Voltage	V _{FB}	1.15	1.20	1.25	v	$2.3V = V_{CC} = 13.2V$	FB falling
FB Hysteresis	V _{FBHYS}	—	40	—	mV	—	
FB Pin Leakage Current	I _{FBLKG}	—		1.5	μA	2.3V = V _{CC} = 13.2V,	V _{FB} = 1.3V
/POR, /FAULT, PWRGD Output Voltage	V _{OL}	—	—	0.4	V	(/FAULT, PWRGD M I _{OUT} = 1 mA	IIC2583/83R only),
Output Discharge Resistance (MIC2583/83R only)	R _{DIS}	_	500	1000	Ω	_	
Fast Overcurrent SENSE to GATE Low Trip Time	t _{OCFAST}	_	1	_	μs	V_{CC} = 5V, V_{CC} – V_{SI} C_{GATE} = 10 nF, Figu	
Slow Overcurrent SENSE to GATE Low Trip Time	t _{OCSLOW}	_	5	_	μs	V _{CC} = 5V, V _{CC} - V _S C _{FILTER} = 0, Figure	
ON Delay Filter	t _{ONDLY}		20	_	μs	_	
FB Delay Filter	t _{FBDLY}	_	20		μs	_	

Note 1: Specification for packaged product only.


2: Not a tested parameter. Ensured by design.

TEMPERATURE SPECIFICATIONS

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions	
Temperature Ranges	Temperature Ranges						
Maximum Junction Temperature	T _{J(MAX)}	_	_	+125	°C	—	
Ambient Temperature Range	T _A	-40	—	+85	°C	—	
Lead Temperature (IR Reflow, Peak Temperature)	_	_	—	+260	°C	+0°C/–5°C	
Package Thermal Resistance							
Thermal Resistance, SOIC 8-Lead	θ_{JA}	_	163	_	°C/W	—	
Thermal Resistance, QSOP 8-Lead	θ_{JA}	_	112	—	°C/W	—	

Note 1: The maximum allowable power dissipation is a function of ambient temperature, the maximum allowable junction temperature and the thermal resistance from junction to air (i.e., T_A, T_J, θ_{JA}). Exceeding the maximum allowable power dissipation will cause the device operating junction temperature to exceed the maximum +125°C rating. Sustained junction temperatures above +125°C can impact the device reliability.

Timing Diagrams








FIGURE 1-2: MIC2583 Power-on-Reset Response.




Timing.

Note: Please refer to the Start-Up Cycle section, for a detailed explanation of the timing shown in this figure.


Test Circuit






2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.








FIGURE 2-2: ON Pin Threshold vs. Temperature (Upper Threshold).





FIGURE 2-3: ON Pin Threshold vs. Temperature (Lower Threshold).





I_{GATE(OFF)} vs. Temperature.




FIGURE 2-5:

I_{GATE(ON)} vs. Temperature.




FIGURE 2-6: Power Good Threshold vs. Temperature (Increasing).




FIGURE 2-7: Power Good Threshold vs. Temperature (Decreasing).




FIGURE 2-8: Auto-Restart Threshold Voltage vs. Temperature (Lower) MIC2583R.




FIGURE 2-9: Auto-Restart Threshold Voltage vs. Temperature (Upper) MIC2583R.




FIGURE 2-10: Current-Limit Timer Current vs. Temperature.




FIGURE 2-11: UVLO Threshold vs. Temperature.




FIGURE 2-12: Gate Voltage vs. Temperature.




FIGURE 2-13: Circuit Breaker Slow (V_{TRIP}) vs. Temperature.




FIGURE 2-14: Circuit Breaker Fast (V_{TRIP}) vs. Temperature.




FIGURE 2-15: Power-on-Reset Timer Current vs. Temperature.




FIGURE 2-16: Gate Current vs. Gate Voltage @ -40°C.




FIGURE 2-17: Gate Current vs. Gate Voltage @ +25°C.





FIGURE 2-18: Gate Current vs. Gate Voltage @ +85°C.








FIGURE 2-25: Turn On into Heavy Load, $V_{OUT} = 12V.$



 $V_{OUT} = 5V.$






FIGURE 2-27: Shutdown by Short-Circuit, $MIC2583 V_{OUT} = 5V.$

3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

Pin Number SOIC-8	Pin Number QSOP-16	Pin Name	Description
1	1	/POR	Power-on-Reset output: Open-drain N-channel device, active-low. This pin remains asserted during start-up until a time period (t_{POR}) after the FB pin voltage rises above the power good threshold (V_{FB}). The timing capacitor C_{POR} determines t_{POR} . When the output voltage monitored at the FB pin falls below V_{FB} , /POR is asserted for a minimum of one timing cycle (t_{POR}). The /POR pin requires a pull-up resistor (10 k Ω minimum) to V_{CC} .
2	3	ON	ON input: Active-high. The ON pin is an input to a Schmitt-triggered comparator used to enable/disable the controller, is compared to a 1.24V reference with 50 mV of hysteresis. When a logic high is applied to the ON pin ($V_{ON} > 1.24V$), a start-up sequence begins and the GATE pin starts ramping up towards its final operating voltage. When the ON pin receives a logic low signal ($V_{ON} < 1.19V$), the GATE pin is grounded and /FAULT remains high if V_{CC} is above the UVLO threshold. ON must be low for at least 20 µs after V_{CC} is above the UVLO threshold in order to initiate a start-up sequence. Additionally, toggling the ON pin LOW to HIGH resets the circuit breaker.
3	4	CPOR	Power-on-Reset timer: A capacitor connected between this pin and ground sets the supply contact start-up delay (t_{START}) and the power-on reset interval (t_{POR}). When V _{CC} rises above the UVLO threshold, and the ON pin is above the ON threshold, the capacitor connected to CPOR begins to charge. When the voltage at CPOR crosses 0.3V, the start-up threshold (V_{START}), a start cycle is initiated if ON is asserted while capacitor CPOR is immediately discharged to ground. When the voltage at FB rises above V_{FB} , capacitor CPOR begins to charge again. When the voltage at CPOR rises above the power-on reset delay threshold (V_{TH}), the timer resets by pulling CPOR to ground, and /POR is de-asserted. If CPOR is left open, then t_{START} defaults to 20 µs.
4	7, 8	GND	Ground connection: Tie to analog ground.
5	12	FB	Power Good Threshold input (Undervoltage detect): This input is internally compared to a 1.24V reference with 30 mV of hysteresis. An external resistive divider may be used to set the voltage at this pin. If this input momentarily goes below 1.24V, then /POR is activated for one timing cycle, t_{POR} , indicating an output undervoltage condition. The /POR signal de-asserts one timing cycle after the FB pin exceeds the power good threshold by 30 mV. A 5 µs filter on this pin prevents glitches from inadvertently activating this signal.
6	14	GATE	Gate Drive output: Connects to the gate of an external N-channel MOSFET. An internal clamp ensures that no more than 9V is applied between the GATE pin and the source of the external MOS-FET. The GATE pin is immediately brought low when either the circuit breaker trips or an undervoltage lockout condition occurs.

TABLE 3-1:PIN FUNCTION TABLE

Pin Number SOIC-8 Pin Number QSOP-16 Pin Name Description 7 15 Circuit Breaker Sense input: A resistor between this pin and V _{CC} sets the current-limit threshold. Whenever the voltage across the sense resistor exceeds the slow trip current-limit threshold (V _{TRIPFAST} , LOW), the GATE voltage is adjusted to ensure a constant load cur- rent. If V _{TRIPFAST} voltage is adjusted to ensure a constant load cur- rexceeds the fast trip circuit breaker threshold, V _{TRIPFAST} , at any point due to fast, high amplitude pous file voltage across the sense resistor exceeds the fast trip circuit breaker threshold, V _{TRIPFAST} , at any point due to fast, high amplitude pous file voltage across the disable the circuit breaker, the SENSE and V _{CC} pins can be tied together. The default V _{TRIPFAST} for either device is 100 mV. Other fast trip thresh- olds are available: 150 mV, 200 mV, or OFF (V _{TRIPFAST} disabled). Please contact Microchip for availability of other options. 8 16 V _{CC} Positive Supply input: 2.3V to 13.2V. The GATE pin is insel low by an internal undervoltage lockout circuit until V _{CC} exceeds a thresh- old of 2.2V. If V _{CC} exceeds 13.2V, an internal shunt regulator pro- tects the chip from transient voltages up to 20V at the V _{CC} and SENSE pins. — 2 PWRGD Power Good output: Open-drain N-channel device, active-ringh. When the voltage at the FB pin is lower than 1.24V, PWRGD poin requires a pull-up resistor (10 kΩ minimum) to V _{CC} . — 5 C _{FILTER} Circuit Treaker Fault Status output: Open-drain N-channel device, active-low. The <i>I</i> FAULT pin is asserted when the circuit breaker. If no capacitor is connected, then to		3-1: PIN FUNCTION TABLE (CONTINUED)				
7 15 sets the current-limit threshold. Whenever the voltage across the sense resistor exceeds the slow trip current-limit threshold (V _{TRIPS-LOW}), the GATE voltage is adjusted to ensure a constant load current. If V _{TRIPSLOW} (50 mV) is exceeded for longer than time period t _{OCSLOW} , then the circuit breaker is tripped and the GATE pin is immediately pulled low. If the voltage across the sense resistor exceeds the fast trip circuit breaker threshold. V _{TRIPFAST} , at any point due to fast, high amplitude power supply faults, then the GATE pin is immediately brought low without delay. To disable the circuit breaker, the SENSE and V _{CC} pins can be tied together. The default V _{TRIPFAST} for either device is 100 mV. Other fast trip threshold without delay. To disable the circuit breaker, the SENSE and V _{CC} pins can be tied together. The default V _{TRIPFAST} for either device is 100 mV. Other fast trip threshold without delay. To disable the circuit breaker, the SENSE and V _{CC} pins can be tied together. The default V _{TRIPFAST} for either device is 100 mV. Other fast trip threshold without delay. To disable the circuit breaker, the SENSE and V _{CC} pins can be also by an internal undervoltage lockout circuit until V _{CC} exceeds a threshold of 2.2V. If V _{CC} exceeds 13.2V, an internal shunt regulator protects the chip from transient voltages at the SP pins. 8 16 V _{CC} 9 PWRGD Power Good output: Open-drain N-channel device, active-high. When the voltage at the FB pin is lower than 1.24V, PWRGD output is held low. When the voltage at the FB pins is were the set and the second 1.24V, the PWRGD pin requires a pull-up resistor (10 kΩ minimum) to V _{CC} . - 5 C _{FILTER} Current-Limit Response timer: A capacitor connected to this pin defines the period of time (t			Pin Name	·		
816V _{CC} an internal undervoltage lockout circuit until V _{CC} exceeds a threshold of 2.2V. If V _{CC} exceeds 13.2V, an internal shunt regulator protects the chip from transient voltages up to 20V at the V _{CC} and SENSE pins2PWRGDPower Good output: Open-drain N-channel device, active-high. When the voltage at the FB pin is lower than 1.24V, PWRGD output is held low. When the voltage at the FB pin exceeds 1.24V, then PWRGD is asserted immediately. The PWRGD pin requires a pull-up resistor (10 kΩ minimum) to V _{CC} 5C _{FILTER} Current-Limit Response time: A capacitor connected to this pin defines the period of time (t _{OCSLOW}) in which an overcurrent event must last to signal a fault condition and trip the circuit breaker. If no capacitor is connected, then t _{OCSLOW} defaults to 5 μs11/FAULTCircuit Breaker Fault Status output: Open-drain N-channel device, active-low. The /FAULT pin is asserted when the circuit breaker trips due to an overcurrent condition or when an undervoltage lockout condition exists. The/FAULT pin requires a pull-up resistor (10 kΩ minimum) to V _{CC} 13DISDischarge output: When the MIC2583/3R is turned off, a 500Ω internal resistor at this output allows the discharging of any load capacitance to ground.	7	15	SENSE	sets the current-limit threshold. Whenever the voltage across the sense resistor exceeds the slow trip current-limit threshold (V _{TRIPS-LOW}), the GATE voltage is adjusted to ensure a constant load current. If V _{TRIPSLOW} (50 mV) is exceeded for longer than time period t _{OCSLOW} , then the circuit breaker is tripped and the GATE pin is immediately pulled low. If the voltage across the sense resistor exceeds the fast trip circuit breaker threshold, V _{TRIPFAST} , at any point due to fast, high amplitude power supply faults, then the GATE pin is immediately brought low without delay. To disable the circuit breaker, the SENSE and V _{CC} pins can be tied together. The default V _{TRIPFAST} for either device is 100 mV. Other fast trip thresholds are available: 150 mV, 200 mV, or OFF (V _{TRIPFAST} disabled).		
- 2 PWRGD When the voltage at the FB pin is lower than 1.24V, PWRGD output is held low. When the voltage at the FB pin exceeds 1.24V, then PWRGD is asserted immediately. The PWRGD pin requires a pull-up resistor (10 kΩ minimum) to V _{CC} . - 5 C _{FILTER} Current-Limit Response timer: A capacitor connected to this pin defines the period of time (t _{OCSLOW}) in which an overcurrent event must last to signal a fault condition and trip the circuit breaker. If no capacitor is connected, then t _{OCSLOW} defaults to 5 μs. - 11 /FAULT Circuit Breaker Fault Status output: Open-drain N-channel device, active-low. The /FAULT pin is asserted when the circuit breaker trips due to an overcurrent condition or when an undervoltage lock-out condition exists. The/FAULT pin requires a pull-up resistor (10 kΩ minimum) to V _{CC} . - 13 DIS Discharge output: When the MIC2583/3R is turned off, a 500Ω internal resistor at this output allows the discharging of any load capacitance to ground.	8	16	V _{cc}	an internal undervoltage lockout circuit until V _{CC} exceeds a threshold of 2.2V. If V _{CC} exceeds 13.2V, an internal shunt regulator protects the chip from transient voltages up to 20V at the V _{CC} and		
- 5 C _{FILTER} defines the period of time (t _{OCSLOW}) in which an overcurrent event must last to signal a fault condition and trip the circuit breaker. If no capacitor is connected, then t _{OCSLOW} defaults to 5 µs. - 11 /FAULT Circuit Breaker Fault Status output: Open-drain N-channel device, active-low. The /FAULT pin is asserted when the circuit breaker trips due to an overcurrent condition or when an undervoltage lock-out condition exists. The/FAULT pin requires a pull-up resistor (10 kΩ minimum) to V _{CC} . - 13 DIS Discharge output: When the MIC2583/3R is turned off, a 500Ω internal resistor at this output allows the discharging of any load capacitance to ground.	_	2	PWRGD	When the voltage at the FB pin is lower than 1.24V, PWRGD output is held low. When the voltage at the FB pin exceeds 1.24V, then PWRGD is asserted immediately. The PWRGD pin requires a		
- 11 /FAULT active-low. The /FAULT pin is asserted when the circuit breaker trips due to an overcurrent condition or when an undervoltage lock-out condition exists. The/FAULT pin requires a pull-up resistor (10 kΩ minimum) to V _{CC} . - 13 DIS Discharge output: When the MIC2583/3R is turned off, a 500Ω internal resistor at this output allows the discharging of any load capacitance to ground.	_	5	C _{FILTER}	defines the period of time (t _{OCSLOW}) in which an overcurrent event must last to signal a fault condition and trip the circuit breaker. If no		
— 13 DIS internal resistor at this output allows the discharging of any load capacitance to ground.	_	11	/FAULT	active-low. The /FAULT pin is asserted when the circuit breaker trips due to an overcurrent condition or when an undervoltage lock- out condition exists. The/FAULT pin requires a pull-up resistor		
— 6, 9, 10 NC No internal connection.	_	13	DIS	internal resistor at this output allows the discharging of any load		
		6, 9, 10	NC	No internal connection.		

TABLE 3-1: PIN FUNCTION TABLE (CONTINUED)

Note: Please refer to the Start-Up Cycle section and Figure 1-3 for a detailed explanation of the start-up and operation sequence of the MIC2582 pins shown in Table 3-1.

4.0 FUNCTIONAL DESCRIPTION

4.1 Hot Swap Insertion

When circuit boards are inserted into live system backplanes and supply voltages, high inrush currents can result due to the charging of bulk capacitance that resides across the supply pins of the circuit board. This inrush current, although transient in nature, may be high enough to cause permanent damage to on board components or may cause the system's supply voltages to go out of regulation during the transient period which may result in system failures. The MIC2582 and MIC2583 act as a controller for external N-channel MOSFET devices in which the gate drive is controlled to provide inrush current-limiting and output voltage slew rate control during hot plug insertions.

4.2 Power Supply

 V_{CC} is the supply input to the MIC2582/83 controller with a voltage range of 2.3V to 13.2V. The V_{CC} input can withstand transient spikes up to 20V. In order to ensure stability of the supply voltage, a minimum 0.47 μF capacitor from V_{CC} to ground is recommended. Alternatively, a low-pass filter, shown in the Typical Application Circuit, can be used to eliminate high frequency oscillations as well as help suppress transient spikes.

Also, due to the existence of an undetermined amount of parasitic inductance in the absence of bulk capacitance along the supply path, placing a Zener diode at the V_{CC} side of the controller to ground in order to provide external supply transient protection is strongly recommended for relatively high current applications (\geq 3A). See the Typical Application Circuit.

4.3 Start-Up Cycle

Referring to Figure 1-3: When the V_{CC} input voltage is first applied, it raises above the UVLO threshold voltage (V_{UV}, (1) in Figure 1-3). A minimum of 20 µs later, ((2) in Figure 1-3), the voltage on the ON pin can be taken above the ON pin threshold (V_{ON}). At that time, the CPOR current source (I_{CPOR}), is turned on, and the voltage at the CPOR pin starts to rise. See Table 4-2 for some typical supply start-up delays using several standard value capacitors. When the CPOR voltage reaches the start threshold voltage (V_{START}, (3) in Figure 1-3), two things happen:

- 1. The external power FET driver charge pump is turned on, and the output voltage starts to rise.
- 2. The capacitor on the CPOR pin is discharged to ground.

The voltage on the feedback (FB) pin tracks the V_{OUT}, output voltage through the feedback divider resistors (R1 and R2 in Figure 1-4). When the output voltage rises, and the FB voltage reaches the FB threshold

voltage (V_{FB}), the current source into the CPOR pin is again turned on, and the voltage at the CPOR pin starts to rise. When the CPOR voltage reaches the threshold voltage (V_{TH}, (4) in Figure 1-3), the /POR pin goes high impedance, and is allowed to be pulled up by the external pull-up resistor on the /POR pin. This indicates that the output power is good.

In the MIC2583, when the FB threshold voltage (V_{FB}) is reached, the Power Good (PWRGD) pin goes open circuit, high impedance, and is allowed to be pulled up by the external pull-up resistor on the PWRGD pin. The non-delayed power good feature is only available on the MIC2583.

Active current regulation is employed to limit the inrush current transient response during start-up by regulating the load current at the programmed current-limit value (See the Current Limiting and Dual-Level Circuit Breaking section). The following equation is used to determine the nominal current-limit value:

EQUATION 4-1:

$$I_{LIM} = \frac{V_{TRIPSLOW}}{R_{SENSE}} = \frac{50mV}{R_{SENSE}}$$

Where:

 $V_{TRIPSLOW}$ = The current limit slow trip threshold found in the Electrical Characteristics table.

R_{SENSE} = The selected value that will set the desired current limit.

There are two basic start-up modes for the MIC2582/83: Start-up dominated by load capacitance or Start-up dominated by total gate capacitance. The magnitude of the inrush current delivered to the load will determine the dominant mode. If the inrush current is greater than the programmed current limit (I_{LIM}), then load capacitance is dominant. Otherwise, gate capacitance is dominant. The expected inrush current is calculated using the following equation:

EQUATION 4-2:

$$Inrush \cong I_{GATE} \times \frac{C_{LOAD}}{C_{GATE}} = 17 \,\mu A \times \frac{C_{LOAD}}{C_{GATE}}$$

Where:

I_{GATE} = The GATE pin pull-up current.

 C_{LOAD} = The load capacitance.

 C_{GATE} = The total GATE capacitance (C_{ISS} of the external MOSFET and any external capacitor connected from the MIC2582/83 GATE pin to ground.)

4.3.1 LOAD CAPACITANCE-DOMINATED START-UP

In this case, the load capacitance (C_{LOAD}) is large enough to cause the inrush current to exceed the programmed current limit, but is less than the fast-trip threshold (or the fast-trip threshold is disabled, 'M' option). During start-up under this condition, the load current is regulated at the programmed current-limit value (I_{LIM}) and held constant until the output voltage rises to its final value. The output slew rate and equivalent GATE voltage slew rate is computed by the following equation:

EQUATION 4-3:

Output voltage slew rate:

$$dV_{OUT}/dt = \frac{I_{LIM}}{C_{LOAD}}$$

Where:

I_{LIM} = The programmed current-limit value.

Consequently, the value of C_{FILTER} must be selected to ensure that the overcurrent response time, t_{OCSLOW}, exceeds the time needed for the output to reach its final value. For example, given a MOSFET with an input capacitance C_{ISS} = C_{GATE} = 4700 pF, C_{LOAD} is 2200 µF, and I_{LIM} is set to 6A with a 12V input, then the load capacitance dominates as determined by the calculated Inrush > I_{LIM}. Therefore, the output voltage slew rate determined from Equation 4-3 is:

EQUATION 4-4:

$$dV_{OUT}/dt = \frac{6A}{2200\mu F} = 2.73 V/\text{ms}$$

The resulting t_{OCSLOW} needed to achieve a 12V output is approximately 4.5 ms. (See the Power-on-Reset and Overcurrent Timer Delays section to calculate t_{OCSLOW}).

4.3.2 GATE CAPACITANCE-DOMINATED START-UP

In this case, the value of the load capacitance relative to the GATE capacitance is small enough such that the load current during start-up never exceeds the current-limit threshold as determined by Equation 4-1. The minimum value of C_{GATE} that will ensure that the current limit is never exceeded is given by the following equation:

EQUATION 4-5:

$$dV_{OUT}/dt = \frac{I_{GATE}}{C_{GATE}}$$

Table 4-1 depicts the output slew rate for various values of $\mathrm{C}_{\mathrm{GATE}}.$

TABLE 4-1: OUTPUT SLEW RATE SELECTION FOR GATE CAPACITANCE-DOMINATED START-UP CAPACITANCE-DOMINATED

I _{GATE} = 17 μΑ				
C _{GATE}	dV _{OUT} /dt			
0.001 µF	17V/ms			
0.01 µF	1.7V/ms			
0.1 µF	0.17V/ms			
1 µF	0.017V/ms			

4.4 Current Limiting and Dual-Level Circuit Breaking

Many applications will require that the inrush and steady-state supply current be limited at a specific value in order to protect critical components within the system. Connecting a sense resistor between the V_{CC} and SENSE pins sets the nominal current limit value of the MIC2582/83 and the current limit is calculated using Equation 4-1.

The MIC2582/83 also features a dual-level circuit breaker triggered via the 50 mV and 100 mV current-limit thresholds which are sensed across the V_{CC} and SENSE pins. The first level of the circuit breaker functions as follows. For the MIC2583/3R, once the voltage sensed across these two pins exceeds 50 mV, the overcurrent timer, its duration set by capacitor C_{FILTER}, starts to ramp the voltage at CFILTER using a 6.5 µA constant current source. If the voltage at C_{FILTER} reaches the overcurrent timer threshold (V_{TH}) of 1.24V, then C_{FILTER} immediately returns to ground as the circuit breaker trips and the GATE output is immediately shut down. The default overcurrent time period for the MIC2582/83 is 5 µs. For the second level, if the voltage sensed across V_{CC} and SENSE exceeds 100 mV at any time, the circuit breaker trips and the GATE shuts down immediately, bypassing the overcurrent time period. The MIC2582-MYM option is equipped with only a single circuit breaker threshold (50 mV). To disable current-limit and circuit breaker operation, tie the SENSE and V_{CC} pins together and the C_{FILTER} (MIC2583/3R) pin to ground.

4.5 Output Undervoltage Detection

The MIC2582/83 employ output undervoltage detection by monitoring the output voltage through a resistive divider connected at the FB pin. During turn-on, while the voltage at the FB pin is below the threshold (V_{FB}), the /POR pin is asserted low.

Once the FB pin voltage crosses V_{FB}, a 2.5 μ A current source charges capacitor CPOR. Once the CPOR pin voltage reaches 1.24V, the time period t_{POR} elapses as the CPOR pin is pulled to ground and the /POR pin goes HIGH. If the voltage at FB drops below V_{FB} for more than 10 μ s, the /POR pin resets for at least one timing cycle defined by t_{POR} (See Application Information for an example).

4.6 Power-on-Reset and Overcurrent Timer Delays

The Power-on-Reset delay, t_{POR} , is the time period for the /POR pin to go HIGH once the voltage at the FB pin exceeds the Power Good threshold (V_{FB}). A capacitor connected to CPOR sets the interval and is determined by using Equation 4-6:

EQUATION 4-6:

$$t_{POR} = C_{POR} \times \frac{V_{TH}}{I_{CPOR}} \approx 0.5 \times C_{POR}(\mu F)$$

Where:

 V_{TH} = The power-on-reset threshold, typ. 1.24V. I_{CPOR} = The timer current, typ. 2.5 µA.

For the MIC2583/3R, a capacitor connected to C_{FILTER} is used to set the timer which activates the circuit breaker during overcurrent conditions. When the voltage across the sense resistor exceeds the slow trip current-limit threshold of 50 mV, the overcurrent timer begins to charge for a time period (t_{OCSLOW}), determined by C_{FILTER}. When no capacitor is connected to C_{FILTER} and for the MIC2582, t_{OCSLOW} defaults to 5 μ s. If t_{OCSLOW} elapses, then the circuit breaker is activated and the GATE output is immediately pulled to ground. For the MIC2583/3R, the following equation is used to determine the overcurrent timer period, t_{OCSLOW}.

EQUATION 4-7:

Table 4-2 and Table 4-3 provide a quick reference for several timer calculations using select standard value capacitors.

$$t_{OCSLOW} = C_{FILTER} \times \frac{V_{TH}}{I_{TIMER}} \cong 0.19 \times C_{FILTER}(\mu F)$$

Where:

V_{TH} = The C_{FILTER} timer threshold: 1.24V. I_{TIMER} = The overcurrent timer current: 6.5 μA.

TABLE 4-2: SELECTED POWER-ON-RESET AND START-UP DELAYS

CPOR	t _{start}	t _{POR}
0.01 µF	1.2 ms	5 ms
0.02 µF	2.4 ms	10 ms
0.033 µF	4 ms	16.5 ms
0.05 µF	6 ms	25 ms
0.1 µF	12 ms	50 ms
0.33 µF	40 ms	165 ms
0.47 µF	56 ms	235 ms
1 µF	120 ms	500 ms

TABLE 4-3: SELECTED OVERCURRENT TIMER DELAYS

C _{FILTER}	t _{ocsLow}
680 pF	130 µs
2200 pF	420 µs
4700 pF	900 µs
8200 pF	1.5 ms
0.033 µF	6 ms
0.1 µF	19 ms
0.22 µF	42 ms
0.47 µF	90 ms

5.0 APPLICATION INFORMATION

5.1 Design Consideration for Output Undervoltage Detection

output undervoltage detection, the For first consideration is to establish the output voltage level that indicates "power is good." For this example, the output value for which a 12V supply will signal "good" is 11V. Next, consider the tolerances of the input supply and FB threshold (V_{FB}). For this example, the 12V supply varies ±5%, thus the resulting output voltage may be as low as 11.4V and as high as 12.6V. Additionally, the FB threshold has ±50 mV tolerance and may be as low as 1.19V and as high as 1.29V. Thus, to determine the values of the resistive divider network (R5 and R6) at the FB pin, shown in the Typical Application Circuit, use the following iterative design procedure.

• Choose R6 to allow 100 µA or more in the FB resistive divider branch.

EQUATION 5-1:

$$R6 = \frac{V_{FB(MAX)}}{100\,\mu A} = \frac{1.29\,V}{100\,\mu A} = 12.9\,k\Omega$$

R6 is chosen as 12.4 k Ω ±1%.

• Next, determine R5 using the output "good" voltage of 11V and the following equation.

EQUATION 5-2:

$$V_{OUT(GOOD)} = V_{FB} \times \left[\frac{R5 + R6}{R6}\right]$$

Using some basic algebra and simplifying Equation 5-2 to isolate R5 yields:

EQUATION 5-3:

$$R5 = R6 \times \left[\left(\frac{V_{OUT(GOOD)}}{V_{FB(MAX)}} \right) - 1 \right]$$

Where:
V_{FB(MAX)} = 1.29V
V_{OUT(GOOD)} = 11V
R6 = 12.4 kΩ

Substituting these values into Equation 5-3 now yields R5 = 93.33 k Ω . A standard 93.1 k Ω ±1% is selected.

Now, consider the 11.4V minimum output voltage, the lower tolerance for R6 and higher tolerance for R5, 12.28 kΩ and 94.03 kΩ, respectively. With only 11.4V available, the voltage sensed at the FB pin exceeds V_{FB(MAX)}, thus the /POR and PWRGD (MIC2583/3R) signals will transition from LOW to HIGH, indicating "power is good" given the worse case tolerances of this example. Lastly, in giving consideration to the leakage current associated with the FB input, it is recommended to either provide ample design margin (20 mV to 30 mV) to allow for loss in the potential (Δ V) at the FB pin, or allow >100 µA to flow in the FB resistor network.

5.2 PCB Connection Sense

There are several configuration options for the MIC2582/83's ON pin to detect if the PCB has been fully seated in the backplane before initiating a start-up cycle. In the Typical Application Circuit, the MIC2582/83 is mounted on the PCB with a resistive divider network connected to the ON pin. R2 is connected to a short pin on the PCB edge connector. Until the connectors mate, the ON pin is held low, which keeps the GATE output charge pump off. Once the connectors mate, the resistor network is pulled up to the input supply, 12V in this example, and the ON pin




FIGURE 5-1: PCB Connection Sense with ON/OFF Control.

voltage exceeds its threshold (V_{ON}) of 1.24V and the MIC2582/83 initiates a start-up cycle. In Figure 5-1, the connection sense consisting of a discrete logic-level MOSFET and a few resistors allows for interrupt control from the processor or other signal controller to shut off the output of the MIC2582/83. R4 pulls the GATE of Q2 to V_{IN} and the ON pin is held low until the connectors are fully mated.

Once the connectors fully mate, a logic LOW at the /ON_OFF signal turns Q2 off and allows the ON pin to pull up above its threshold and initiate a start-up cycle. Applying a logic HIGH at the /ON_OFF signal will turn Q2 on and short the ON pin of the MIC2582/83 to ground which turns off the GATE output charge pump.


5.3 Higher UVLO Setting


Once a PCB is inserted into a backplane (power supply), the internal UVLO circuit of the MIC2582/83 holds the GATE output charge pump off until V_{CC} exceeds 2.2V. If V_{CC} falls below 2.1V, the UVLO circuit pulls the GATE output to ground and clears the overvoltage and/or current limit faults. A typical 12V application, for example, should implement a higher UVLO than the internal 2.1V threshold of MIC2582 to avoid delivering power to downstream modules/loads while the input is below tolerance. For a higher UVLO threshold, the circuit in Figure 5-2 can be used to delay the output MOSFET from switching on until the desired input voltage is achieved. The circuit allows the charge pump to remain off until V_{IN} exceeds (1 + R1/R2) x 1.24V. The GATE drive output will be shut down when V_{IN} falls below (1 + R1/R2) x 1.19V. In the example circuit (Figure 5-2), the rising UVLO threshold is set at approximately 9.5V and the falling UVLO threshold is established as 9.1V. The circuit consists of an external resistor divider at the ON pin that keeps the GATE output charge pump off until the voltage at the ON pin exceeds its threshold (VON) and after the start-up timer elapses.

5.4 5V Switch with 3.3V Supply Generation

The MIC2582/83 can be configured to switch a primary supply while generating a secondary regulated voltage rail. The circuit in Figure 5-3 enables the MIC2582 to switch a 5V supply while also providing a 3.3V low dropout regulated supply with only a few added external components. Upon enabling the MIC2582, the GATE output voltage increases and thus the 3.3V supply also begins to ramp. As the 3.3V output supply crosses 3.3V, the FB pin threshold is also exceeded which triggers the power-on reset comparator. The /POR pin goes HIGH, turning on transistor Q3, which lowers the voltage on the gate of MOSFET Q2. The result is a regulated 3.3V supply with the gate feedback loop of Q2 compensated by capacitor C3 and resistors R4 and R5. For MOSFET Q2, special consideration must be given to the power dissipation capability of the selected MOSFET as 1.5V to 2V will drop across the device during normal operation in this application. Therefore, the device is susceptible to overheating dependent upon the current requirements for the regulated output. In this example, the power dissipated by Q2 is approximately 1W. However, a substantial amount of power will be generated with higher current requirements and/or conditions. As a general guideline, expect the ambient temperature within the power supply box to exceed the maximum operating ambient temperature of the system environment by approximately 20°C. Given the MOSFET's $R_{\theta(JA)}$ and the expected power dissipated by the MOSFET, an approximation for the junction temperature at which the device will operate is obtained as follows:

EQUATION 5-4:









As a precaution, the implementation of additional copper heat sinking is highly recommended for the area under/around the MOSFET. For additional information on MOSFET thermal considerations, please see the MOSFET Selection section and its subsequent sections.

5.5 Auto-Restart for MIC2583R


The MIC2583R provides an auto-restart function. Upon an overcurrent fault condition, such as a short circuit, the MIC2583R initially shuts off the GATE output. The MIC2583R attempts to restart with a 12 μ A charge current at a preset 10% duty cycle until the fault condition is removed. The interval between auto-retry attempts is set by capacitor C_{FILTER}.

5.6 Sense Resistor Selection

The MIC2582 and MIC2583 use a low-value sense resistor to measure the current flowing through the MOSFET switch (and therefore the load). This sense resistor is nominally set at 50 mV/I_{LOAD(CONT)}. To accommodate worst-case tolerances for both the sense resistor (allow $\pm 3\%$ over time and temperature for a resistor with $\pm 1\%$ initial tolerance) and still supply the maximum required steady-state load current, a slightly more detailed calculation must be used.


The current-limit threshold voltage (i.e., the "trip point") for the MIC2582/83 may be as low as 42 mV, which would equate to a sense resistor value of 42 mV/I_{LOAD(CONT)}. Carrying the numbers through for the case where the value of the sense resistor is 3% high yields:

EQUATION 5-5:



Once the value of R_{SENSE} has been chosen in this manner, it is good practice to check the maximum $I_{LOAD(CONT)}$ which the circuit may let through in the case of tolerance buildup in the opposite direction. Here, the worst-case maximum current is found using a 59 mV trip voltage and a sense resistor that is 3% low in value. The resulting equation is:

EQUATION 5-6:



As an example, if an output must carry a continuous 2A without nuisance trips occurring, Equation 5-5 yields:

EQUATION 5-7:

$$R_{SENSE(MAX)} = \frac{40.8mV}{2A} = 20.4m\Omega$$

The next lowest standard value is 20 m Ω . At the other set of tolerance extremes for the output in question,




FIGURE 5-3: 5V Switch/3.3V LDO Application.

5.7 MOSFET Selection

Selecting the proper external MOSFET for use with the MIC2582/83 involves three straightforward tasks.

· The choice of a MOSFET that meets minimum

voltage requirements.

- The selection of a device to handle the maximum continuous current (steady-state thermal issues).
- Verification of the selected part's ability to withstand any peak currents (transient thermal

issues).

5.8 **MOSFET Voltage Requirements**

The first voltage requirement for the MOSFET is easily stated: the drain-source breakdown voltage of the MOSFET must be greater than $V_{\mbox{IN(MAX)}}.$ For instance, a 12V input may reasonably be expected to see high-frequency transients as high as 18V. Therefore, the drain-source breakdown voltage of the MOSFET must be at least 19V. For ample safety margin and standard availability, the closest value will be 20V.

The second breakdown voltage criterion that must be met is a bit subtler than simple drain-source breakdown voltage, but is not hard to meet. In MIC2582/83 applications, the gate of the external MOSFET is driven up to approximately 19.5V by the internal output MOSFET (again, assuming 12V operation).

At the same time, if the output of the external MOSFET (its source) is suddenly subjected to a short, the gate-source voltage will go to (19.5V - 0V) = 19.5V. This means that the external MOSFET must be chosen to have a gate-source breakdown voltage of 20V or more, which is an available standard maximum value. However, if operation is at or above 13V, the 20V gate-source maximum will likely be exceeded. As a result, an external Zener diode clamp should be used to prevent breakdown of the external MOSFET when operating at voltages above 8V. A Zener diode with 10V rating is recommended as shown in Figure 5-4. At the present time, most power MOSFETs with a 20V gate-source voltage rating have a 30V drain-source breakdown rating or higher.

As a general tip, choose surface-mount devices with a drain-source rating of 30V as a starting point.

Finally, the external gate drive of the MIC2582/83 requires a low-voltage logic level MOSFET when operating at voltages lower than 3V. There are 2.5V logic level MOSFETs available. Please see Table 5-1 for suggested manufacturers.




FIGURE 5-4:

Zener-Clamped MOSFET Gate.

5.9 MOSFET Steady-State Thermal Issues

The selection of a MOSFET to meet the maximum continuous current is a fairly straightforward exercise. First, the designer needs the following data:

- The value of I_{LOAD(CONTMAX)} for the output in question (see the Sense Resistor Selection section).
- The manufacturer's data sheet for the candidate MOSFET.
- The maximum ambient temperature in which the device will be required to operate.
- Any knowledge one can get about the heat sinking available to the device (e.g., can heat be dissipated into the ground plane or power plane, if using a surface-mount part? Is any airflow available?).

The data sheet will almost always give a value of on resistance given for the MOSFET at a gate-source voltage of 4.5V, and another value at a gate-source voltage of 10V. As a first approximation, add the two values together and divide by two to get the on-resistance of the part with 8V of enhancement.

Call this value R_{ON} . Because a heavily enhanced MOSFET acts as an ohmic (resistive) device, almost all that's required to determine steady-state power dissipation is to calculate I^2R .

The one addendum to this is that MOSFETs have a slight increase in R_{ON} with increasing die temperature. A good approximation for this value is 0.5% increase in R_{ON} per °C rise in junction temperature above the point at which R_{ON} was initially specified by the manufacturer. For instance, if the selected MOSFET has a calculated R_{ON} of 10 m Ω at a T_J = 25°C, and the actual junction temperature ends up at 110°C, a good first cut at the operating value for R_{ON} would be:

EQUATION 5-9:

$$R_{ON} \cong 10m\Omega[1+(110-25)(0.005)] \cong 14.3m\Omega$$

The final step is to make sure that the heat sinking available to the MOSFET is capable of dissipating at least as much power (rated in °C/W) as that with which the MOSFETs performance was specified by the manufacturer. Here are a few practical tips:

• The heat from a surface-mount device, such as a SOIC-8 MOSFET, flows almost entirely out of the drain leads. If the drain leads can be soldered down to one square inch or more, the copper will act as the heat sink for the part. This copper must be on the same layer of the board as the

MOSFET drain.

- Airflow works. Even a few LFM (linear feet per minute) of air will cool a MOSFET down substantially. If you can, position the MOSFET(s) near the inlet of a power supply's fan, or the outlet of a processor's cooling fan.
- The best test of a surface-mount MOSFET for an application (assuming the above tips show it to be a likely fit) is an empirical one. Check the MOSFETs temperature in the actual layout of the expected final circuit, at full operating current. The use of a thermocouple on the drain leads, or infrared pyrometer on the package, will then give a reasonable idea of the device's junction temperature.

5.10 MOSFET Transient Thermal Issues

Having chosen a MOSFET that will withstand the imposed voltage stresses, and the worst-case continuous I²R power dissipation that it will see, it only remains to verify the MOSFETs ability to handle short-term overload power dissipation without overheating. A MOSFET can handle a much higher pulsed power without damage than its continuous dissipation ratings would imply. The reason for this is that, like everything else, thermal devices (silicon die, lead frames, etc.) have thermal inertia.

In terms related directly to the specification and use of power MOSFETs, this is known as "transient thermal impedance," or $Z_{\theta(JA)}$. Almost all power MOSFET data sheets give a Transient Thermal Impedance Curve. For example, take the following case: $V_{IN} = 12V$, t_{OCSLOW} has been set to 100 ms, $I_{LOAD(CONTMAX)}$ is 2.5A, the slow-trip threshold is 50 mV nominal, and the fast-trip threshold is 100 mV. If the output is accidentally connected to a 3 Ω load, the output current from the MOSFET will be regulated to 2.5A for 100 ms (t_{OCSLOW}) before the part trips. During that time, the dissipation in the MOSFET is given by:

EQUATION 5-10:

$$P = E \times I$$
$$E_{MOSFET} = [12V - 2.5A \times 3\Omega] = 4.5V$$

$$P_{MOSFET} = 4.5 V \times 2.5 A = 11.25 W$$
 for 100ms

At first glance, it would appear that a really hefty MOSFET is required to withstand this sort of fault condition. This is where the transient thermal impedance curves become very useful. Figure 5-5 shows the curve for the Vishay (Siliconix) Si4410DY, a commonly used SOIC-8 power MOSFET.

Taking the simplest case first, we'll assume that once a fault event such as the one in question occurs, it will be a long time—ten minutes or more—before the fault is isolated and the channel is reset. In such a case, we can approximate this as a "single pulse" event, that is to say, there's no significant duty cycle. Then, reading up from the X-axis at the point where "Square Wave Pulse Duration" is equal to 0.1 sec (100 ms), we see that the $Z_{\theta(JA)}$ of this MOSFET to a highly infrequent event of this duration is only 8% of its continuous $R_{\theta(JA)}$.

This particular part is specified as having an $R_{\theta(JA)}$ of 50°C/W for intervals of 10 seconds or less.

Thus:

Assume $T_A = 55^{\circ}C$ maximum, 1 square inch of copper at the drain leads, no airflow.

Recalling from our previous approximation hint, the part has an R_{ON} of (0.0335/2) = 17 m Ω at 25°C.

Assume it has been carrying just about 2.5A for some time.

When performing this calculation, be sure to use the highest anticipated ambient temperature $(T_{A(MAX)})$ in which the MOSFET will be operating as the starting temperature, and find the operating junction temperature increase (ΔT_J) from that point. Then, as shown next, the final junction temperature is found by adding $T_{A(MAX)}$ and ΔT_J . Because this is not a closed-form equation, getting a close approximation may take one or two iterations, and the calculation tends to converge quickly.

Then the starting (steady-state) T_J is:

EQUATION 5-11:

$$\begin{split} T_{J} &\cong T_{A(MAX)} + \Delta T_{J} \\ T_{J} &\cong T_{A(MAX)} + [R_{ON} + (T_{A(MAX)} - T_{A})(0.005/^{\circ}C)(R_{ON})] \\ &\qquad \times I^{2} \times R_{\theta JA} \\ T_{J} &\cong 55^{\circ}C + [17m\Omega + (55^{\circ}C - 25^{\circ}C)(0.005)(17m\Omega)] \\ &\qquad \times 2.5A^{2} \times 50^{\circ}C/W \\ T_{J} &\cong 55^{\circ}C + (0.122W \times 50^{\circ}C/W) \cong 61.1^{\circ}C \end{split}$$


Iterate the calculation once to see if this value is within a few percent of the expected final value. For this iteration we will start with T_J equal to the already calculated value of 61.1°C:


EQUATION 5-12:

$$\begin{split} T_{J} &\cong T_{A} + [17m\Omega + (61.1^{\circ}C - 25^{\circ}C)(0.005)(17m\Omega)] \\ &\quad \times 2.5A^{2} \times 50^{\circ}C/W \\ T_{J} &\cong 55^{\circ}C + (0.125W \times 50^{\circ}C/W) \cong 61.27^{\circ}C \end{split}$$

So our original approximation of 61.1° C was very close to the correct value. We will use T_J = 61° C.

Finally, add the temperature increase due to the maximum power dissipation calculated from a "single event", $(11.25W)(50^{\circ}C/W)(0.08) = 45^{\circ}C$ to the steady-state T_J to get T_J(TRANSIENT MAX) = 106^{\circ}C. This is an acceptable maximum junction temperature for this part.





Transient Thermal Impedance.

5.11 PCB Layout Considerations

Because of the low values of the sense resistors used with the MIC2582/83 controllers, special attention to the layout must be used in order for the device's circuit breaker function to operate properly. Specifically, the use of a 4-wire Kelvin connection to accurately measure the voltage across R_{SENSE} is highly recommended. Kelvin sensing is simply a means of making sure that any voltage drops in the power traces connecting to the resistors does not get picked up by the traces themselves. Additionally, these Kelvin connections should be isolated from all other signal traces to avoid introducing noise onto these sensitive nodes. Figure 5-6 illustrates a recommended, single layer layout for the R_{SENSE}, power MOSFET, timer(s), and feedback network connections. The feedback network resistor values are selected for a 12V application. Many hot swap applications will require load currents of several amperes. Therefore, the power (V_{CC} and Return) trace widths (W) need to be wide enough to allow the current to flow while the rise in temperature for a given copper plate (e.g., 1 oz. or

2 oz.) is kept to a maximum of 10° C ~ 25° C. Also, these traces should be as short as possible in order to minimize the IR drops between the input and the load.

Finally, the use of plated-through vias will be needed to make circuit connections to power and ground planes when utilizing multi-layer PC boards.

5.12 MOSFET and Sense Resistor Vendors

Device types and manufacturer contact information for power MOSFETs and sense resistors are provided in Table 5-1. Some of the recommended MOSFETs include a metal heat sink on the bottom side of the package. The recommended trace for the MOSFET Gate of Figure 5-6 must be redirected when using MOSFETs packaged in this style. Contact the device manufacturer for package information.




FIGURE 5-6: Recommended PCB Layout for Sense Resistor, Power MOSFET, and Feedback Network.


MOSFET Vendor	Key MOSFET Type(s)	Applications (Note 1)			
Vishay (Siliconix)	Si4420DY (SOIC-8) package Si4442DY (SOIC-8) package Si4876DY (SOIC-8) package Si7892DY (PowerPAK [®] SOIC-8)	$\begin{split} & I_{OUT} \leq 10A \\ & I_{OUT} = 10A \text{ to } 15A, V_{CC} < 3V \\ & I_{OUT} \leq 5A, V_{CC} \leq 5V \\ & I_{OUT} \leq 15A \end{split}$			
International Rectifier	IRF7413 (SOIC-8) package IRF7457 (SOIC-8) package IRF7601 (SOIC-8) package	I _{OUT} ≤ 10A I _{OUT} = 10A to 15A I _{OUT} ≤ 5A, V _{CC} < 3V			
Fairchild Semiconductor	FDS6680A (SOIC-8) package	I _{OUT} ≤ 10A			
Philips	PH3230 (SOT669-LFPAK)	I _{OUT} ≥ 20A			
Hitachi	HAT2099H (LFPAK)	I _{OUT} ≥ 20A			
Resistor Vendor	Sens	e Resistors			
Vishay (Dale)	"WSL" Series				
IRC	"OARS" Series "LR" Series (second source to "WSL")				

TABLE 5-1: MOSFET AND SENSE RESISTOR VENDORS


Note 1: These devices are not limited to these conditions in many cases, but these conditions are provided as a helpful reference for customer applications.

6.0 PACKAGING INFORMATION


6.1 Package Marking Information



 Legend: XXX Product code or customer-specific information Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') NNN Alphanumeric traceability code (e3) Pb-free JEDEC[®] designator for Matte Tin (Sn)			
be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.	Legen	Y YY WW NNN €3 *	Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Underbar (_) and/or Overbar (¯) symbol may not be to scale.	Note:		



8-Lead SOIC Package Outline and Recommended Land Pattern



16-Lead QSOP Package Outline and Recommended Land Pattern

APPENDIX A: REVISION HISTORY

Revision A (August 2021)

- Converted Micrel document MIC2582/3 to Microchip data sheet template DS20006573A.
- Minor grammatical corrections throughout.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

Device	-X	x	xx	-XX	Examples:	
Part No.	Fast Circuit Breaker Threshold	Temperature Range	Package	Media Type	a) MIC2582-JYM:	MIC2582, 100 mV Fast Circuit Breaker Threshold, –40°C to +85°C Temp. Range, 8-Lead SOIC, 95/Tube
Device:	MIC25	582: Single-Chan 583: Single-Chan Power Good 583R: Single-Cha	inel Hot Swap (d Status Output	Controller with	b) MIC2583-KYQS:	MIC2583, 150 mV Fast Circuit Breaker Threshold, –40°C to +85°C Temp. Range, 16-Lead QSOP, 98/Tube
			od and Auto-Re		c) MIC2583R-LYQS:	MIC2583R, 200 mV Fast Circuit Breaker Threshold, –40°C to +85°C Temp. Range, 16-Lead QSOP, 98/Tube
Fast Circuit Bre Threshold:	L		C2583 & MIC2 C2583 & MIC2		d) MIC2582-MYM-TR:	MIC2582, Fast Circuit Breaker Threshold Off, –40°C to +85°C Temp. Range, 8-Lead SOIC, 2500/ Reel
Temperature Ra Package:	Ū	= -40°C to +8 = 8-Lead SOI			e) MIC2583-JYQS-TR:	MIC2583, 100 mV Fast Circuit Breaker Threshold, –40°C to +85°C Temp. Range, 16-Lead QSOP, 2500/Reel
Media Type:		= 16-Lead QS <>= 95/Tube (S0 <>= 98/Tube (Q)	OIC Option Onl		f) MIC2583R-KYQS-TR:	MIC2583R, 150 mV Fast Circuit Breaker Threshold, –40°C to +85°C Temp. Range, 16-Lead QSOP, 2500/Reel
	TR =			iiy)	g) MIC2583-LYQS:	MIC2583, 200 mV Fast Circuit Breaker Threshold, –40°C to +85°C Temp. Range, 16-Lead QSOP, 98/Tube
					h) MIC2583R-MYQS:	MIC2583R, Fast Circuit Breaker Threshold Off, –40°C to +85°C Temp. Range, 16-Lead QSOP, 98/ Tube
					Note 1: Tape and Reel identifier only appears in the catal part number description. This identifier is used fo ordering purposes and is not printed on the devic package. Check with your Microchip Sales Office package availability with the Tape and Reel optio	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
 committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
 feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
 other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-8763-0

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Tel: 82-2-554-7200

Tel: 60-3-7651-7906

Tel: 63-2-634-9065

Tel: 65-6334-8870

Taiwan - Hsin Chu

Taiwan - Kaohsiung

Tel: 886-2-2508-8600

Thailand - Bangkok

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

Italy - Milan

Italy - Padova

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Japan - Osaka Tel: 81-6-6152-7160

Japan - Tokyo

Korea - Seoul

Malaysia - Kuala Lumpur

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila

Singapore

Tel: 886-3-577-8366

Tel: 886-7-213-7830

Taiwan - Taipei

Tel: 66-2-694-1351

China - Zhuhai

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Hot Swap Voltage Controllers category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

LTC4227CUFD-4#PBF LTC4212IMS ADM1075-2ARUZ-RL7 LM5067MW-1/NOPB ADM1075-1ARUZ-RL7 MAX5969BETB+T MIC22700YML-TR LTC4224IDDB-2#TRMPBF LT1640LIS8#PBF LTC4217CDHC-12#PBF LT1640ALCS8#PBF LT4294HDD#PBF LTC4253CGN#PBF LTC4211CMS8#PBF LTC4230CGN#PBF LTC4224IMS-1#PBF LTC4216IMS#PBF LTC4212IMS#PBF LTC4260CGN#PBF LTC4227CGN-2#PBF LTC4230CGN#PBF LTC4212CMS#PBF LT4250HCN8#PBF ADM1276-3ACPZ-RL LTC4226IUD-1#PBF LT1640AHCN8 ADM1075-2ACPZ ADM1075-1ACPZ ADM1073ARUZ ADM1073ARUZ-REEL7 ADM1075-1ARUZ ADM1075-2ARUZ ADM1170-1AUJZ-RL7 ADM1171-2AUJZ-RL7 ADM1172-1AUJZ-RL7 ADM1172-2AUJZ-RL7 ADM1176-1ARMZ-R7 ADM1177-1ARMZ-R7 ADM1177-2ARMZ-R7 ADM1178-1ARMZ-R7 ADM1275-3ARQZ ADM1275-1ARQZ ADM1275-3ARQZ-R7 ADM1276-3ACPZ ADM4210-1AUJZ-RL7 ADM1275-2ARQZ ADM1070ARTZ-REEL7 LTC1645IS#PBF LTC1645CS#PBF LTC4251BIS6-1#TRMPBF