## General Description

Using BiCMOS technology, the MIC5841/5842 integrated circuits were fabricated to be used in a wide variety of peripheral power driver applications. The devices each have an eight-bit CMOS shift register, CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sink Darlington output drivers.

These two devices differ only in maximum voltage ratings. The MIC5842 offers premium performance with a minimum output breakdown voltage rating of $80 \mathrm{~V}(50 \mathrm{~V}$ sustaining). The drivers can be operated with a split supply where the negative supply is down to -20 V .
The 500 mA outputs, with integral transient-suppression diodes, are suitable for use with lamps, relays, solenoids and other inductive loads.
These devices have improved speed characteristics. With a 5 V logic supply, they will typically operate faster than 5 MHz . With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL or DTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

The MIC5840 family is available in DIP, PLCC, and SOIC packages. Because of limitations on package power dissipation, the simultaneous operation of all drivers at maximum rated current might require a reduction in duty cycle. A copper-alloy lead frame provides for maximum package power dissipation.

## Features

- 3.3 MHz Minimum Data-Input Rate
- CMOS, PMOS, NMOS, TTL Compatible
- Internal Pull-Up/Pull-Down Resistors
- Low-Power CMOS Logic and Latches
- High-Voltage Current-Sink Outputs
- Output Transient-Protection Diodes
- Single or Split Supply Operation


## Ordering Information

| Part Number |  | Temperature Range | Package |
| :--- | :--- | :---: | :---: |
| Standard | Pb-Free |  |  |
| MIC5841BN | MIC5841YN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18-Pin Plastic DIP |
| MIC5841BV | MIC5841YV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Pin PLCC |
| MIC5841BWM | MIC5841YWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18-Pin Wide SOIC |
| MIC5842BN | MIC5842YN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18-Pin Plastic DIP |
| MIC5842BV | MIC5842YV | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Pin PLCC |
| MIC5842BWM | MIC5842YWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18-Pin Wide SOIC |

## Functional Diagram



## Pin Configuration

 (20-Pin PLCC)Top View.

## Absolute Maximum Ratings ${ }^{(1,2,3)}$

At $25^{\circ} \mathrm{C}$ Free-Air Temperature and $\mathrm{V}_{\mathrm{Ss}} \ldots \ldots . . . . . . . . . . .0 \mathrm{~V}$
Output Voltage, $\mathrm{V}_{\text {CE }}$ (MIC5841) ............................. 50V
(MIC5842) ............................... 80V
Output Voltage, $\mathrm{V}_{\text {CE(SUS) }}(\text { MIC5841) })^{(1) \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~} 35 \mathrm{~V}$
(MIC5842) $\qquad$
Logic Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ 15 V
VDD with Reference to $\mathrm{V}_{\mathrm{EE}}$..................................... 25 V

## Electrical Characteristics

At $T_{A}=25^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Applicable Devices | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Unit |
| Output Leakage Current | $\mathrm{I}_{\text {CEX }}$ | MIC5841 | $\mathrm{V}_{\text {OUt }}=50 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {OUT }}=50 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
|  |  | MIC5842 | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 50 |  |
|  |  |  | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |  | 100 |  |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT) }}$ | Both | lout $=100 \mathrm{~mA}$ |  | 1.1 | V |
|  |  |  | I ${ }_{\text {OUT }}=200 \mathrm{~mA}$ |  | 1.3 |  |
|  |  |  | $\mathrm{I}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}$ |  | 1.6 |  |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SUS }}{ }^{(5)}$ | MIC5841 | lout $=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 35 |  | V |
|  |  | MIC5842 | $\mathrm{l}_{\text {OUt }}=350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 50 |  |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}(0)}$ | Both |  |  | 0.8 | V |
|  | $\mathrm{V}_{\operatorname{IN}(1)}$ | Both | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  |  | $V_{D D}=10 \mathrm{~V}$ | 8.5 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}(4)$ | 3.5 |  |  |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | Both | $V_{D D}=12 \mathrm{~V}$ | 50 |  | $k \Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 50 |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 |  |  |
| Supply Current | $\mathrm{IDD}_{(\text {ON })}$ | Both | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 16 | 1.6 |
|  |  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 14 |  |
|  |  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 8.0 |  |
|  | IDD ${ }_{\text {(OFF) }}$ | Both | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 2.9 |  |
|  |  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 2.5 |  |
|  |  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 1.6 |  |
| Clamp Diode Leakage Current | $\mathrm{I}_{\mathrm{R}}$ | MIC5841 | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  | MIC5842 | $\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}$ |  | 50 |  |
| Clamp Diode Forward Voltage | $\mathrm{V}_{\mathrm{F}}$ | Both | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 2.0 | V |

## Electrical Characteristics

At $T_{A}=-55^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Unit |
| Output Leakage Current | $\mathrm{I}_{\text {CEX }}$ | $\mathrm{V}_{\text {OUT }}=80 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT) }}$ | lout $=100 \mathrm{~mA}$ |  | 1.3 | V |
|  |  | $\mathrm{l}_{\text {OUT }}=200 \mathrm{~mA}$ |  | 1.5 |  |
|  |  | $\mathrm{l}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=7.0 \mathrm{~V}$ |  | 1.8 |  |
| Input Voltage | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{IN}(0)} \\ & \hline \mathrm{V}_{\mathrm{IN}(1)} \end{aligned}$ |  |  | 0.8 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  | $V_{D D}=5.0 \mathrm{~V}$ | 3.5 |  |  |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 35 |  | k $\Omega$ |
|  |  | $V_{D D}=10 \mathrm{~V}$ | 35 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 35 |  |  |
| Supply Current | $\mathrm{I}_{\mathrm{DD}(\mathrm{ON})}$ | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 16 | mA |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 14 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 10 |  |
|  | $\mathrm{I}_{\mathrm{DD} \text { (OFF) }}$ | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 3.5 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 2.0 |  |

## Electrical Characteristics

At $T_{A}=+125^{\circ} \mathrm{C} V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (unless otherwise noted)

| Characteristic | Symbol | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Unit |
| Output Leakage Current | $\mathrm{I}_{\text {CEX }}$ | $\mathrm{V}_{\text {OUt }}=80 \mathrm{~V}$ |  | 500 | $\mu \mathrm{A}$ |
| Collector-Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT) }}$ | $\mathrm{l}_{\text {OUT }}=100 \mathrm{~mA}$ |  | 1.3 | V |
|  |  | $\mathrm{l}_{\text {OUT }}=200 \mathrm{~mA}$ |  | 1.5 |  |
|  |  | $\mathrm{l}_{\text {OUT }}=350 \mathrm{~mA}, \mathrm{~V}_{\text {DD }}=7.0 \mathrm{~V}$ |  | 1.8 |  |
| Input Voltage | $\frac{\mathrm{V}_{\operatorname{IN}(0)}}{\operatorname{ViN}(1)^{(N)}}$ |  |  | 0.8 | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 |  |  |
| Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 |  | k $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ | 50 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 |  |  |
| Supply Current | $\mathrm{I}_{\mathrm{DD}(\mathrm{ON})}$ | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 16 | mA |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |  | 14 |  |
|  |  | All Drivers ON, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 8 |  |
|  | I DD(OFF) | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 2.9 |  |
|  |  | All Drivers OFF, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 2.1 .6 |  |
| Clamp Diode Leakage Current | $\mathrm{I}_{\mathrm{R}}$ | MIC5841A $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}$ |  | 1.6 | $\mu \mathrm{A}$ |
|  |  | MIC5842A $\mathrm{V}_{\mathrm{R}}=80 \mathrm{~V}$ |  | 100 |  |

## Notes:

1. For Inductive load applications.
2. Derate at the rate of $18.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{TA}=25^{\circ} \mathrm{C}$ (Plastic DIP)
3. CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.
4. Operation of these devices with standard TTL may require the use of appropriate pull-up resistors to insure an input logic HIGH.
5. Not $100 \%$ tested. Guaranteed by design.


## Timing Conditions

( $\mathrm{TA}=25^{\circ} \mathrm{C}$ Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ )

$$
\underline{V}_{\underline{D D}}=5 \mathrm{~V}
$$

A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time).................................................................. 75 ns
B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ......................................................................... 75 ns
C. Minimum Data Pulse Width ............................................................................................................................. 150 ns
D. Minimum Clock Pulse Width............................................................................................................................. 150 ns
E. Minimum Time Between Clock Activation and Strobe ........................................................................................ 300 ns
F. Minimum Strobe Pulse Width............................................................................................................................ 100 ns
G. Typical Time Between Strobe Activation and Output Transition......................................................................... 500 ns

SERIAL DATA present at the input is transferred to the shift register on the logic "0" to logic " 1 " transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.
Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

## MIC5840 Family Truth Table

| Serial Data Input | Clock Input | Shift Register Contents |  |  |  |  | SerialDataOutput | Strobe Input | Latch Contents |  |  |  |  | Output Enable | Output Contents |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | $\ldots$ | $\mathrm{I}_{8}$ |  |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | $\ldots$ | $\mathrm{I}_{8}$ |  | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | ... | $\mathrm{I}_{8}$ |
| H |  | H | R1 | R2 | $\ldots$ | R7 | R7 |  |  |  |  |  |  |  |  |  |  |  |  |
| L |  | L | R1 | R2 | $\ldots$ | R7 | R7 |  |  |  |  |  |  |  |  |  |  |  |  |
| X |  | R1 | R2 | R3 | $\ldots$ | R8 | R8 |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | X | X | X | $\ldots$ | X | X | L | R1 | R2 | R3 | $\ldots$ | R8 |  |  |  |  |  |  |
|  |  | P1 | P2 | P3 | $\ldots$ | P8 | P8 | H | P1 | P2 | P3 | $\ldots$ | P8 | L | P1 | P2 | P3 | ... | P8 |
|  |  |  |  |  |  |  |  |  | X | X | X | $\ldots$ | X | H | H | H | H | ... | H |

L = Low Logic Level
$\mathrm{H}=$ High Logic Level
X = Irrelevant
$\mathrm{P}=$ Present State
$R=$ Previous State

## Typical Output Driver



## Typical Input Circuits



Maximum Allowable Duty Cycle (Plastic DIP)
$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$

| $\begin{gathered} \text { Number of Outputs ON } \\ \text { (lout }=200 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \text { ) } \end{gathered}$ | Max. Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $40^{\circ} \mathrm{C}$ | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 8 | 85\% | 72\% | 64\% | 55\% | 46\% |
| 7 | 97\% | 82\% | 73\% | 63\% | 53\% |
| 6 | 100\% | 96\% | 85\% | 73\% | 62\% |
| 5 | 100\% | 100\% | 100\% | 88\% | 75\% |
| 4 | 100\% | 100\% | 100\% | 100\% | 93\% |
| 3 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 2 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 1 | 100\% | 100\% | 100\% | 100\% | 100\% |

$V_{D D}=12 \mathrm{~V}$

| $\begin{gathered} \text { Number of Outputs ON } \\ \text { (lout }=200 \mathrm{~mA} \\ \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \text { ) } \end{gathered}$ | Max. Allowable Duty Cycle at Ambient Temperature of |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $40^{\circ} \mathrm{C}$ | $50^{\circ} \mathrm{C}$ | $60^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ |
| 8 | 80\% | 68\% | 60\% | 52\% | 44\% |
| 7 | 91\% | 77\% | 68\% | 59\% | 50\% |
| 6 | 100\% | 90\% | 79\% | 69\% | 58\% |
| 5 | 100\% | 100\% | 95\% | 82\% | 69\% |
| 4 | 100\% | 100\% | 100\% | 100\% | 86\% |
| 3 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 2 | 100\% | 100\% | 100\% | 100\% | 100\% |
| 1 | 100\% | 100\% | 100\% | 100\% | 100\% |

## Typical Applications



Relay/Solenoid Driver MIC5842


MIC5841 Solenoid Driver with Output Enable


MIC5841 Hammer Driver


MIC5841 Level Shifting Lamp Driver with Darlington Emitters Tied to a Negative Supply

## Typical Applications, Continued



MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http:/www.micrel.com
The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.
© 1998 Micrel, Incorporated.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Latches category:
Click to view products by Microchip manufacturer:

Other Similar products are found below :
ML4875CS-5 401639B 716165RB 74F373DW 74LVC373ADTR2G 74LVC573ADTR2G NL17SG373DFT2G NLV14044BDG 59628863901RA 5962-88639012A M22W-1333-21/3/45-90-02 (NI 2.L18.001-21 2.PM18.002-18 2.PM18.006-18 2.T18.001-21 2.T18.002-18 2.T18.006-18 CQ/AA-KEY CQ/A-M22X1,5-45-28 CQ/A-M22X1,5-45-32 M22-2-D5-2-21-01-P CY74FCT2373CTSOC 421283 MM74HC373WM MM74HC573WM 74LCX373MTC 74LVT16373MTDX 74VHC373MX KLD5.001-02 KLT9.001-02 Z-0233-827-15 MIC58P01YV 74AHCT573D.112 74LCX16373MTDX CQ/A-M22X1,5-45-16 CQ/A-M22X1,5-45-18 CQ/A-M22X1,5-45-20 CQ/A-M22X1,5-45-24 CQ/A-M22X1,5-45-30 CQT/A-32-18 AE-V0 CQT/A-32 20-AE-V0 CY54FCT841ATDMB TPIC6B273DWRG4 Z-2106-25001-22 2.904.005 2.904.006 $\underline{2.904 .008}$ 74HC373DB. 112 74HCT373D. 652 HEF4043BT. 652

