## 8-Bit Serial-Input Latched Source Driver

## General Description

The MIC5891 latched driver is a high-voltage, high current integrated circuit comprised of eight CMOS data latches, CMOS control circuitry for the common STROBE and OUTPUT ENABLE, and bipolar Darlington transistor drivers for each latch.

Bipolar/MOS construction provides extremely low power latches with maximum interface flexibility.

The MIC5891 will typically operate at 5 MHz with a 5 V logic supply.
The CMOS inputs are compatible with standard CMOS, PMOS, and NMOS logic levels. TTL circuits may be used with appropriate pull-up resistors to ensure a proper logichigh input.

A CMOS serial data output allows additional drivers to be cascaded when more than 8 bits are required.

The MIC5891 has open-emitter outputs with suppression diodes for protection against inductive load transients. The output transistors are capable of sourcing 500 mA and will sustain at least 35 V in the on-state.

Simultaneous operation of all drivers at maximum rated current requires a reduction in duty cycle due to package power limitations. Outputs may be paralleled for higher load current capability.
The MIC5891 is available in a 16-pin plastic DIP package $(\mathrm{N})$ and 16 -pin wide SOIC package (WM).

## Features

- High-voltage, high-current outputs
- Output transient protection diodes
- CMOS-, PMOS-, NMOS-, and TTL-compatible inputs
- 5 MHz typical data input rate
- Low-power CMOS latches


## Applications

- Alphanumeric and bar graph displays
- LED and incandescent displays
- Relay and solenoid drivers
- Other high-power loads


## Functional Diagram



Micrel, Inc. • 2180 Fortune Drive • San Jose, CA 95131•USA•tel + 1 (408) 944-0800•fax + 1 (408) 474-1000•http://www.micrel.com

## Ordering Information

| Part Number |  | Temperature Range | Package |
| :--- | :--- | :---: | :---: |
| Standard | Pb-Free |  |  |
| MIC5891BN | MIC5891YN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 -Pin Plastic DIP |
| MIC5891BWM | MIC5891YWM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Pin Wide SOIC |

## Pin Configuration



## Typical Circuits



Typical Input Circuit


Typical Output Circuit


## Absolute Maximum Ratings (Notes 1, 2, 3)

Output Voltage ( $\mathrm{V}_{\text {out }}$ )
Logic Supply Voltage Range ( $\mathrm{V}_{\mathrm{DD}}$ ) 4.5 V to 15 V

Load Supply Voltage Range ( $\mathrm{V}_{\mathrm{BB}}$ ) 5.0 V to 50 V

Input Voltage Range ( $\mathrm{V}_{1 \mathbb{N}}$ ) -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Continuous Collector Current ( $\mathrm{I}_{\mathrm{C}}$ ) .500 mA
Package Power Dissipation............................. see graph
Operating Temperature Range $\left(T_{A}\right) \ldots . . . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range $\left(\mathrm{T}_{\mathrm{s}}\right) \ldots . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Note 1: $\quad T_{A}=25^{\circ} \mathrm{C}$
Note 2: Derate at the rate of $20 \mathrm{~mW} / /^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: Micrel CMOS devices have input-static protection but are susceptible to damage when exposed to extremely high static electrical charges.

Allowable Duty Cycles

| Number of <br> Outputs ON at <br> $\mathrm{I}_{\text {out }}=\mathbf{- 2 0 0} \mathbf{~ m A}$ | Max. Allowable Duty Cycles <br> at $\mathrm{T}_{\mathrm{A}}$ of: |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{5 0}{ }^{\circ} \mathrm{C}$ | $\mathbf{6 0}{ }^{\circ} \mathbf{C}$ | $\mathbf{7 0}^{\circ} \mathbf{C}$ |
| 8 | $53 \%$ | $47 \%$ | $41 \%$ |
| 7 | $60 \%$ | $54 \%$ | $48 \%$ |
| 6 | $70 \%$ | $64 \%$ | $56 \%$ |
| 5 | $83 \%$ | $75 \%$ | $67 \%$ |
| 4 | $100 \%$ | $94 \%$ | $84 \%$ |
| 3 | $100 \%$ | $100 \%$ | $100 \%$ |
| 2 | $100 \%$ | $100 \%$ | $100 \%$ |
| 1 | $100 \%$ | $100 \%$ | $100 \%$ |

## Electrical Characteristics

$V_{B B}=50 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ to $12 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$; unless noted.

| Characteristic | Symbol | $\mathrm{V}_{\text {BB }}$ | Test Conditions | Limits |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Units |
| Output Leakage Current | TEEx | 50V | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | -100 | $\mu \mathrm{A}$ |
| Output Saturation Voltage | $\mathrm{V}_{\text {CE(SAT) }}$ | 50V | $\mathrm{I}_{\text {OUT }}=-100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 1.8 | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=-225 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 1.9 | V |
|  |  |  | $\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 2.0 | V |
| Output Sustaining Voltage | $\mathrm{V}_{\text {CE(SUS) }}$ | 50V | $\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}, \mathrm{~L}=2 \mathrm{mH}$ | 35 |  | V |
| Input Voltage | $\begin{aligned} & \mathrm{V}_{\operatorname{IN}(1)} \\ & \mathrm{V}_{\operatorname{IN}(0)} \end{aligned}$ | $\begin{aligned} & 50 \mathrm{~V} \\ & 50 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 3.5 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 10.5 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ to 12 V | $\mathrm{V}_{\mathrm{ss}}-0.3$ | 0.8 | V |
| Input Current | $\mathrm{I}_{\text {IN(1) }}$ | 50V | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {IN }}=5.0 \mathrm{~V}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 240 | $\mu \mathrm{A}$ |
| Input Impedance | $\mathrm{Z}_{\text {IN }}$ | 50V | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 100 |  | $\mathrm{k} \Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ | 50 |  | k $\Omega$ |
| Maximum Clock Frequency | $\mathrm{f}_{\mathrm{c}}$ | 50 V |  | 3.3 |  | MHz |
| Serial Data Output Resistance | $\mathrm{R}_{\text {OUT }}$ | 50V | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 20 | k $\Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$ |  | 6.0 | k $\Omega$ |
| Turn-On Delay | $\mathrm{t}_{\text {PLH }}$ | 50 V | Output Enable to Output, $\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}$ |  | 2.0 | $\mu \mathrm{s}$ |
| Turnoff Delay | $\mathrm{t}_{\text {PHL }}$ | 50 V | Output Enable to Output, $\mathrm{I}_{\text {OUT }}=-350 \mathrm{~mA}$ |  | 10 | $\mu \mathrm{s}$ |
| Supply Current | $\mathrm{I}_{\text {BB }}$ | 50V | all outputs on, all outputs open |  | 10 | mA |
|  |  |  | all outputs off |  | 200 | $\mu \mathrm{A}$ |
|  | $I_{D D}$ | 50V | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, all outputs off, inputs $=0 \mathrm{~V}$ |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, all outputs off, inputs $=0 \mathrm{~V}$ |  | 200 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$, one output on, all inputs $=0 \mathrm{~V}$ |  | 1.0 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, one output on, all inputs $=0 \mathrm{~V}$ |  | 3.0 | mA |
| Diode Leakage Current | $I_{H}$ | Max | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 50 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 100 | $\mu \mathrm{A}$ |
| Diode Forward Voltage | $V_{F}$ | Open | $\mathrm{I}_{\mathrm{F}}=350 \mathrm{~mA}$ |  | 2.0 | V |

Note 4: Positive (negative) current is defined as going into (coming out of) the specified device pin.
Note 5: Operation of these devices with standard TTL may require the use of appropriate pull-up resistors.

## Timing Conditions

$\left(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}\right.$, Logic Levels are $\mathrm{V}_{\mathrm{DD}}$ and Ground)
A. Minimum data active time before clock pulse (data set-up time)....................................................................... 75 ns
B. Minimum data active time after clock pulse (data hold time).............................................................................. 75 ns
C. Minimum data pulse width ................................................................................................................................. 150ns
D. Minimum clock pulse width.................................................................................................................................. 150ns
E. Minimum time between clock activation and strobe ........................................................................................... 300 ns
F. Minimum strobe pulse width ............................................................................................................................... 100ns
G. Typical time between strobe activation and output transition ............................................................................ $1.0 \mu \mathrm{~s}$
H. Turnoff delay see Electrical Characteristics
I. Turn-on delay............................................................................................................. see Electrical Characteristics


Timing Conditions

## Truth Table



L = Low Logic Level
H = High Logic Level
X = Irrelevant
$P=$ Present State
R = Previous State

## Applications Information

Serial data present at the input is transferred into the shift register on the rising edge of the CLOCK inputpulse.Additional CLOCK pulses shift data information towards the SERIAL DATA OUTPUT. The serial data must appear at the input prior to the rising edge of the CLOCK input waveform.

The 8 bits present in the shift register are transferred to the respective latches when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as
long as the STROBE is held high. Most applications where the latching feature is not used (STROBE tied high) require the OUTPUT ENABLE input to be high during serial data entry.

Outputs are active (controlled by the latch state) when the OUTPUT ENABLE is low. All Outputs are low (disabled) when the OUTPUT ENABLE is high. OUTPUT ENABLE does not affect the data in the shift register or latch.

## Package Information



## 16-Pin Plastic DIP (N)



TIP VIEW


DETAIL "A"

## NDTES:

1. DIMENSIDNS ARE IN INCHES[MM].

CONTRILLING DIMENSION: INCHES.
DIMENSIUN DOES NUT INCLUDE MILD FLASH DR PROTRUSIDNS, EITHER DF WHICH SHALL NDT
EXCEED 0.006[0.15] PER SIDE.
16-Pin Wide SOIC (WM)

## MICREL INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 wEB http://www.micrel.com

This information furnished by Micrel in this data sheet is believed to be accurate and reliable. However no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.
Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.
© 1997 Micrel, Inc.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Latches category:
Click to view products by Microchip manufacturer:

Other Similar products are found below :
ML4875CS-5 401639B 716165RB 74F373DW 74LVC373ADTR2G 74LVC573ADTR2G NL17SG373DFT2G NLV14044BDG 59628863901RA 5962-88639012A M22W-1333-21/3/45-90-02 (NI 2.L18.001-21 2.PM18.002-18 2.PM18.006-18 2.T18.001-21 2.T18.002-18 2.T18.006-18 CQ/AA-KEY CQ/A-M22X1,5-45-28 CQ/A-M22X1,5-45-32 M22-2-D5-2-21-01-P CY74FCT2373CTSOC 421283 MM74HC373WM MM74HC573WM 74LCX373MTC 74LVT16373MTDX 74VHC373MX KLD5.001-02 KLT9.001-02 Z-0233-827-15 MIC58P01YV 74AHCT573D.112 74LCX16373MTDX CQ/A-M22X1,5-45-16 CQ/A-M22X1,5-45-18 CQ/A-M22X1,5-45-20 CQ/A-M22X1,5-45-24 CQ/A-M22X1,5-45-30 CQT/A-32-18 AE-V0 CQT/A-32 20-AE-V0 CY54FCT841ATDMB TPIC6B273DWRG4 Z-2106-25001-22 2.904.005 2.904.006 $\underline{2.904 .008}$ 74HC373DB. 112 74HCT373D. 652 HEF4043BT. 652

