PD69208T4 and PD69200

Datasheet

8-Port PSE PoE Manager and PSE PoE Controller

September 2019





Contents

1	Revis	sion History	. 1
	1.1	Revision 6.0	. 1
	1.2	Revision 5.0	. 1
	1.3	Revision 4.0	. 1
	1.4	Revision 3.0	. 1
	1.5	Revision 2.0	. 2
	1.6	Revision 1.0	. 2
	1.7	Revision 0.21	. 2
	1.8	Revision 0.12	. 2
	1.9	Revision 0.1	. 2
2	Prod	uct Overview	. 3
		Features	
	2.2	Applications	. 4
	2.3	Typical PoE Application	. 5
3	Func	tional Descriptions	. 6
	3.1	Digital Block Module	
	3.2	PD Detection Generator	. 6
	3.3	Classification Generator	. 6
	3.4	Current Limiter	. 7
	3.5	Main Power MOSFET	. 7
	3.6	Analog to Digital Converter	. 7
	3.7	Power on Reset	
	3.8	Voltage Regulator	
	3.9	Clock	
	3.10	SPI Communication	
		B.10.1 PD69208T4 SPI Addressing	
	3	10.2 Broadcast	8
	3	PD69200 I2C Address Selection	10
4	Elect	rical Specifications	11
	4.1	PD69200 Electrical Characteristics	
	4.2	PD69200 Features Description	11
	4.3	PD69208T4 Electrical Characteristics	12
	4	.3.1 Detection	13
	4	I.3.2 Classification	13
	4	I.3.3 Port Real Time Protection	14
	4	I.3.4 Port Current Monitoring	15



	4.3.5	Port Voltage Monitoring	15
	4.3.6	Main Voltage Monitoring	15
	4.3.7	Temperature Monitoring	16
	4.3.8	Digital Interface	16
	4.3.9	Immunity	16
	4.4 Abso	plute Maximum Ratings	17
5	Pin Descr	iptions	18
5		Diagrams	
	5.1.1	PD69200 Pin Description	
	5.1.2	PD69208T4 Pin Description	22
	5.2 PD6	9200 Recommended PCB Layout for 32-Pin QFN 5 mm x 5 mm	24
	5.3 PD6	9208T4 Recommended PCB Layout for 56-Pin QFN 8 mm x 8 mm	25
6	Package I	nformation	30
Ŭ	-	9200 Package Outline Drawing	
	6.2 PD6	9208T4 Package Outline Drawing	31
	6.3 PD6	9208T4 Thermal Specifications	32
	6.4 Reco	ommended Solder Reflow Information	33
	6.5 Tape	e and Reel—Packaging Information	35
	6.6 Refe	rence Documents	38
7	Applicatio	on Information	20
'		nection Check	
		Detection	
		cy Detection	
	-	, sification	
	7.5 Port	Start Up	40
		r-Load Detection and Port Shutdown	
	7.7 Disc	onnect Detection	40
		nermal Monitoring	
	7.9 Over	r-Temperature Protection	41
	7.10 VN	IAIN Out of Range Protection	41
	7.11 2-P	air and 4-Pair Ports	41
	7.12 Pov	wer Management	41
	7.13 Por	rt Power Limit	41
	7.14 Res	set Pin	41
	7.15 Sys	tem OK Indication	41
	7.16 Inte	errupt Pin	42
	7.17 Por	rt Matrix Control	42
	7.18 Pov	wer Good Interrupt	42
	7.19 LEC	D Stream	42



	7.20 Power Sequencing	43
8	Ordering Information	44



1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 6.0

Revision 6.0 of this document was published in September 2019. The following is a summary of the changes.

- Features (see page 4) section was updated.
- Typical PoE Application (see page 5) figure and note were updated.
- Fast PoE and Perpetual PoE were added to PD69200 Features Description (see page 11) table.
- Max accuracy value was updated in PD69208T4 Main Voltage Monitoring (see page 15) table.
- PD69208T4 Pin Diagram (see page 19), PD69200 Top-Layer Copper PCB Layout (see page 24), PD69200 Top-Layer Solder Paste and Vias PCB Layout for Thermal Pad Array (see page 24), and Typical IEEE802.3at Port PoE Voltage Diagram (see page 40) figures were updated.
- The PD69208T4 Thermal Specifications (see page 32) table was updated.
- The Ordering Information (see page 44) section was updated.

1.2 Revision 5.0

Revision 5.0 of this document was published in December 2018. The following was a summary of the changes made in this revision.

- Port real time protection details are updated for IPORT, ILIM, ICUT, IUDL, PPWR, and TMPS. For more information, see the PD69208T4 Port Real Time Protection (see page 14) table.
- The Main Voltage Monitoring (see page 15) table was updated.
- The PD69200 Pin Diagram (see page 18) figure was updated.
- The Top-Layer Pin Geometry (see page 29) figure was updated.
- The PD69208T4 Thermal Specifications (see page 32) table is added.
- The company name Freescale is replaced with NXP across the document.
- Updated Figures 8-12. For more information, see the Pin Descriptions (see page 18) section.
- Added table footnotes for D and VVVV. For more information, see the Ordering Information (see page 44) section.

1.3 Revision 4.0

Revision 4.0 of this document was published in February 2018. The following was a summary of the changes.

- Preliminary designation was removed.
- The PD69208T4 Thermal Specifications (see page 32) table was updated.
- The PD69208T4 Tape Specifications (see page 37) figure was updated.
- The PD69208T4 Tape Mechanical Data (see page 37) table
- Ordering part numbers were updated. For more information, see the Ordering Information (see page 44) section.

1.4 Revision 3.0

Revision 3.0 of this document was published in November 2017. The following was a summary of the changes:

• Maximum storage temperature value is no longer preliminary.



- The link to stencil and via plug recommendations was updated.
- Application information was updated.
- Maximum slew rate requirement of 100 mS was updated.
- Manufacturing and ordering part number information was updated.

1.5 Revision 2.0

Revision 2.0 of this document was published in September 2017. The following was a summary of the changes.

- Updated the recommended PCB layout for better manufacturability.
- Redefined quiescent current in terms of port threshold.
- Added the PD69208T4 Manufacturing and Ordering Part Numbers table.
- Added a note about I2C communication configuration.
- Added table footnotes for ESD (HBM and CDM).
- Updated the main voltage monitoring table for accuracy data.
- Updated the Peak Classification Temperature (TP).
- Updated the descriptions for pin 24 for PD69200 and pin 19 for PD69208T4.
- Updated the thermal specifications table.
- Changed the notation from VPORT_NEGX to VPORT.
- Added the PD69208T4ILQ-TR-LE part number details in the ordering table.
- Updated the maximum value of Storage Temperature and added a table footnote for the same.

1.6 Revision 1.0

Revision 1.0 of this document was published in April 2017. The following was a summary of the changes:

- Updated the Absolute Maximum Ratings section.
- Updated Main Voltage measurement accuracy.
- Updated PoH description.
- Updated power sequencing.
- Updated top marking.

1.7 Revision 0.21

Revision 0.21 was published in November 2016. The following was a summary of changes made in this revision:

Removed 2nd ordering information data and corrected typos.

1.8 Revision 0.12

Revision 0.12 was published in October 2016. The following was a summary of changes made in this revision:

- Updated Iport and Vmain accuracy details.
- Updated the Absolute Maximum ratings and storage temperature.

1.9 **Revision 0.1**

Revision 0.1 of this document was published in September 2016. This was the preliminary release.



2 Product Overview

Microsemi's PD69208T4 Power over Ethernet (PoE) manager IC integrates power, analog, and state-ofthe-art logic into a single 56-pin, plastic QFN package. The device is used in Ethernet switches and midspans to allow network devices to share power and data over the same cable. The PD69208T4 device is an 8-port, mixed-signal, and high-voltage PoE driver. Together with the PD69200 external MCU, it performs as a PSE system. Microsemi's PoE controller, PD69200, is a cost-effective, pre-programmed MCU designed to implement enhanced mode.

PD69208T4/PD69200 chip-set supports PoE Powered Device (PD) detection, power-up, and protection according to IEEE standards, as well as legacy/pre-standard PD detection. It provides PD real-time protection through the following mechanisms: overload, under-load, over-voltage, over-temperature, and short-circuit, and enables operation in a standalone mode. It also executes all real-time functions as specified in IEEE802.3at/bt high-power and Power Over HDbaseT (PoH) standards, including PD detection, and classification, all using Multiple Classification Attempts (MCA).

Note: The chip-set support typical power level of 95 W.

PD69208T4 supports supply voltages between 32 V and 57 V without additional power supply sources. A system that powers over four pairs can be implemented by combining two ports of PD69208T4, enabling an extra feature for a simple and low-cost, high-power PD device. An on-going monitoring of system parameters for the host software is available via communication. Internal thermal protection is implemented in the chip. PD69208T4 is a low-power dissipation device that uses internal MOSFETs and internal 0.1 W sense resistors.

PD69200 features an ESPI bus for all PD69208T4. It is developed based on NXP Kinetis_L family, MKL15Z128VFM4, that is embedded with the ARM Cortex[™]-M0+ core. It also uses I2C or UART interface to the host CPU, and is designed to support software field upgradable through the communication interface.

PD69208T4 is available in a 56-pin, 8 mm x 8 mm QFN package. PD69200 is available in a 3- pin, 5 mm x 5 mm QFN package.



2.1 Features

- 8 independent channels
- Complies with IEEE802.3af-2003, IEEE802.3at-2009 (including two-event classification), and IEEE802.3bt
- Supports Fast PoE
- Supports Perpetual PoE
- Supports Three and Six Event Classification based on PoH
- Drives 2-pair power ports or 4-pair ports
- Supports pre-standard PD detection
- Single DC voltage input (32 V to 57 V)
- Built-in 3.3 V and 5 V regulators
- Input voltage out of range protection
- Wide ambient temperature range: -40 °C to 85 °C
- On-chip over-temperature thermal protection and monitoring
- Low-power dissipation (0.1 Ω sense resistor and 0.2 Ω MOSFET Rdson per channel)
- Includes Reset command pin
- 4× direct address configuration pins
- Continuous port monitoring and system data
- Configurable load current setting
- Configurable PSE PSE Type AT/AF configurable PSE IEEE AF/AT/BT and PoH modes
- Power soft start mechanism
- Voltage monitoring/protection
- Internal power on reset
- Emergency power management supporting four configurable power bank I/Os
- Advance System Power Management algorithm supports up to 96 physical ports
- Can be cascaded to up to 12 PoE devices (96 ports)
- Easy system implementation of PD69208T4 and PD69204T4 for multiplications of 4 ports systems. That is, 12-port system consists of 1×PD69208T4 and 1×PD69204T4.
- Supports both UART and I²C interfaces to host CPU
- Backwards compatible with Microsemi communication protocol used at prior generations
- LED stream support
- System OK indication
- Disable ports input pin
- Software download via I²C or UART
- Detailed port status
- Programmable threshold temperature alarm limit
- Interrupt out pin for system and port events
- Forced port power ON function
- Port power limit setting
- Port matrix and priority
- Automatic PoE device type detection
- MSL3, RoHS compliant

2.2 Applications


- Power over Ethernet (all IEEE compliant 2-pair modes)
- Supports 4-pair and IEEE802.3bt, and POH
- PSE switches/routers/midspans
- Industrial automation
- PoE for LED lighting



2.3 Typical PoE Application

The following illustration shows the typical PoE application of PD69208T4 and PD69200 devices.





Note: For complete reference design, consult Microsemi AN211 Designing an IEEE 802.3af/802.3at/802. 3bt-Compliant PD69208 48-Port PoE System (Document Number: PD-000300282).

Fuses per port are not required for use in circuits with a total power level of up to 3 kW. This is because PD69208 is a UL 2367 (category QVRQ2)-recognized component and fulfills limited power source (LPS) requirements of the latest editions of IEC60950-1 and EN60950-1. However, IEC62368-1 Ed3 which was released in October 2018 and becomes effective December 2020 requires per port fuses for a system power supply greater than 250 W.



3 Functional Descriptions

The following illustration shows the functional blocks of PD69208T4.




Figure 2 • PD69208T4 Block Diagram

The following sections describe the functional blocks of PD69208T4.

3.1 Digital Block Module

The logic main control block includes digital timing mechanisms and state machines synchronizing and activating PoE functions according to PD69200 control commands, such as the following.

- Real-Time Protection (RTP)
- Start-Up Macro (DVDT)
- Load Signature Detection (RES DET)
- Classification Macro (CLASS)
- Voltage and Current Monitoring (VCM)
- ADC Interfacing
- Direct Digital Signals with Analog Block
- SPI Communication Block
- Registers

3.2 PD Detection Generator

On request from PD69200 to the main control module, the PD detection generator generates four different voltage levels to ensure a robust AF/AT/BT PD detection functionality.

3.3 Classification Generator

On request from PD69200 to the main control module, state machine applies a regulated class event and mark event voltage to ports, as required by IEEE standards.



3.4 Current Limiter

This circuit continuously monitors the current of powered ports and limits the current to a pre-defined value set by AF/AT/BT/PoH. When the current value exceeds this specific value, the system starts measuring the elapsed timing. If this interval is greater than a preset threshold, the port is disconnected.

3.5 Main Power MOSFET

The main power switching FET is used to control PoE current into the load.

3.6 Analog to Digital Converter

A 10-bit analog to digital converter (ADC) is used to convert analog signals into digital registers for the logic control module.

3.7 Power on Reset

Power on Reset (PoR) monitors the internal 3.3 V and 5 V DC levels. If this voltage drops below the specific thresholds, a reset signal is generated, and PD69208T4 is reset.

3.8 Voltage Regulator

The voltage regulator generates 3.3 V and 5 V for internal circuitry. These voltages are derived from V_{MAIN} supply. To use the internal voltage regulator connect,

- VAUX5 to DRV_VAUX5
- VAUX3P3 to VAUX3P3_INT

There are three options to reduce PD69208T4 power dissipation by regulating voltage outside the chip.

- Use an external NPN transistor to regulate the 5 V. In this setup, the configuration of regulators pins should be as follows.
 - DRV VAUX5 is connected to NPN BASE
 - VAUX5 is connected to NPN EMITTER (Connect Collector to VMAIN)
 - VAUX3P3 is connected to VAUX3P3_INT
- Supply PD69208T4 with an external 5 V voltage regulator. In this setup, regulators pins configuration should be as follows.
 - VAUX3P3 is connected to VAUX3P3_INT
 - DRV_VAUX5 is not connected (left open)
 - V_{AUX5} is connected to external 5 V
- Supply PD69208T4 with an external 3.3 V voltage regulator. In this setup, regulators pins configuration should be as follows.
 - VAUX5 is connected to DRV_VAUX5
 - VAUX3P3_INT is not connected (left open)
 - VAUX3P3 is connected to external 3.3 V

These options can be implemented simultaneously to reduce power dissipation.

3.9 Clock

PD69208T4 clock (CLK) is an internal 8 MHz clock oscillator.



3.10 SPI Communication

PD69208T4 uses SPI communication in SPI slave mode to communicate with the PD69200 MCU. Each PD69208T4 has an address determined by ADDR0-ADDR3 pins. The PD69200 can support up to 12 ICs at addresses 0–11. The actual frequency between PD69200 and PD69208T4 ICs is 1 MHz.

The following table lists the SPI communication packet structure.

Table 1 • SPI Communication–Packet Structure

Control Byte Selects	R/W Bit	Internal	Number of Words	Data Written to IC	
PD69208T4 According to the	e	Register	(Read Access	(Write Access Only)	
Address		Address	Only)	Read from IC	
				(Read Access Only)	
8 bits	R(0)/W(1)	8 bits	8 bits	16 bits	

3.10.1 PD69208T4 SPI Addressing

PD69208T4 operates in the 8-bit address and 16-bit data. It responds to SPI transaction if the first SPI byte (IC address byte bits[7:1]) complies with the following.

Table 2 • PD69208T4 SPI Addressing

3 Bits (bit 7:5)	4 Bits (bit 4:1)	1 Bit (bit 0)
000	Address Input Pin	Read/Write

3.10.2 Broadcast


- A broadcast command is intended to instruct all connected PD69208T4 ICs to perform a specific operation.
- The broadcast command is a write command with the standard packet structure. In a broadcast read operation, the read data is not valid and the read operation has no impact.

Table 3 • PD69208T4 Broadcast

3 Bits (bit 7:5)	4 Bits (bit 4:1)	1 Bit (bit 0)
001	0000	Write



Figure 3 • SPI Detailed Timing Diagram



The following table describes the SPI timing diagram.

Table 4 • SPI Timing Diagram Description

Name	Min Delay	Max Delay	Description
D1	910 ns		SPI clock period
D2	45%	55%	SPI duty cycle
D3	340 ns		SPI_CS setup to SPI clock positive edge (delay after SPI_CS active signal)
D4	340 ns		SPI_CS hold to SPI clock positive edge (delay before SPI_CS inactive signal)
D5	2 SPI clock cycles		Delay between last SCK in SPI1 frame and first SCK at adjacent SPI1 frame
D6	1 SPI clock cycle		Between byte 0 (IC address) and byte 1 (address)
D7	1 SPI clock cycle		Between byte 1 (address) and byte 2 (data)
D8	1 SPI clock cycle		Between byte 2 (MS data byte) and byte 3 (LS data byte)
D9	340 ns		MOSI setup time
D10	340 ns		MOSI hold time
D11		700 ns	MISO tri-state to valid data from clock positive edge
D12		700 ns	MISO valid data to tri-state from SPI_CS positive edge
D13	1 SPI clock cycle		SPI_CS width (Delay SPI1 frame to adjacent SPI1 frame)
D14		60 ns	Filtered glitch width
D15		D3 + D11 + 24 SPI clock cycles	MISO tri-state from SPI_CS negative edge to valid data
D16	200 ns		MISO setup to SCK positive edge
D17	200 ns		MISO hold to SCK positive edge

-



3.10.3 PD69200 I2C Address Selection

The I²C interface between the host CPU and a specific PD69200 requires setting the PD69200 address. This is done by applying a specific voltage level to pin 22 (I2C_ADDR_MEAS), as listed in the following table.

Table 5 • I2C Address Selection

I2C_ADDR Voltage Level (V)	I ² C Address (Hexadecimal)
0.00 to 0.21 VDC	UART
0.21 to 0.41 VDC	0x4
0.41 to 0.62 VDC	0x8
0.62 to 0.83 VDC	0xC
0.83 to 1.03 VDC	0x10
1.03 to 1.24 VDC	0x14
1.24 to 1.44 VDC	0x18
1.44 to 1.65 VDC	0x1C
1.65 to 1.86 VDC	0x20
1.86 to 2.06 VDC	0x24
2.06 to 2.27 VDC	0x28
2.27 to 2.48 VDC	0x2C
2.48 to 2.68 VDC	0x30
2.68 to 2.89 VDC	0x34
2.89 to 3.09 VDC	0x38
3.09 to 3.30 VDC	0x3C

UART communications configuration:

- Bits per second: 19,200 bps
- Data bits: 8
- Parity: None
- Stop bits: 1
- Flow control: None

I²C communication configuration:

- Address: 7 bits
- Clock stretch: Host should support
- Transaction: 15 bytes or 1 byte



4 Electrical Specifications

The following sections describes the electrical characteristics of PD69200 and PD69208T4 devices.

4.1 PD69200 Electrical Characteristics

In this application, PD69200 consumption is approximately 20 mA.

- Manufacturer: NXP
- Manufacturer part number: MKL15Z128VFM4
- Maximum pull-ups consumption based on PD69200 application is 2 mA. See the hardware application note (Catalog Number PD69208_AN_211).

4.2 PD69200 Features Description

The following table lists the main features of the PD69200 device.

Features	Description
Supports up to 12 PoE devices, 96 physical ports (48 logical)	Up to 12 PoE devices can be cascaded, fitting into a 96-physical-port PoE system that uses one PoE controller (PD69200). PD69200 can support up to 48 logical ports. A logical port can be built from 2×physical ports or 1×physical port.
Power Management	The system supports three power management modes: Class (LLDP), Dynamic, and Static.
Threshold Configuration	Over-voltage and under-voltage thresholds can be configured for disconnection purposes.
Fast PoE	Ability of a system to quickly boot and power up ports without loading EEPROM firmware.
Perpetual PoE	Ability of a PoE system to maintain PoE power while switch host firmware is loaded.
High-Power Ports (2 or 4 pairs)	PoE devices can be configured (both hardware and software) to enable higher current through ports (up to approximately 948 mA) or double power at the RJ in case of four pairs.
Communication	Supports both I ² C and UART interfaces with the host CPU.
Legacy (reduced capacitance) Detection	Enables detection and powering of pre-standard devices (PDs) up to 30 $\mu\text{F}.$
LED Stream	Provides a direct SPI interface to an external LED stream circuitry. Enables designers to implement a simple LED circuit that does not require a software code. (LED stream clock frequency is 1 MHz).
System OK Indication	Provides a digital output pin to host. System validity indication, when the system OK pin state is low. The output behavior is controlled by software mask register settings (Mask 0×28). The mask default settings is 0, meaning that this pin indicates valid software and V_{MAIN} is within the range. This pin is active low.
	For more information, see the Serial Communication Protocol User Guide (Catalog Number: PD69200_UG_COMM_PROT).
System and Port Measurements	Measurements of the following parameters: Current (mA), Power Consumption (W), V _{MAIN} (V), Port Voltage (V), and PD Class (0 to 4).
Detailed Port Status	Port statuses are received from PoE managers. Statuses such as a port on and port off due to disconnection or overload.

Table 6 • PD69200 Features Description



Features	Description
Interrupt Pin	Interrupt out from PoE controller, PD69200, indicating events such as port on, port off, port fault, PoE device fault, voltage out of range, and more. For a full list of interrupt events, see the Serial Communication Protocol User Guide (Catalog Number: PD69200_UG_COMM_PROT).
Port Power Limit	Configurable port power limit; when a port exceeds the limit, it is automatically disconnected.
Port Matrix Control	Enables layout designers to connect any physical port to any logical port as required.
'Power Good' Interrupt from Power Supply to PoE Drivers	For systems comprising more than a single power supply, when one power supply fails, a fast port disconnection mechanism is executed to maintain operation and prevent the collapse of other power supplies.

4.3 PD69208T4 Electrical Characteristics

If not specified under conditions, the Min and Max ratings stated in the following table apply to the entire specified operating ratings of the device. Typ values stated are either by design or by production testing at 25 °C ambient.

Table 7 • PD69208T4 Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VMAIN	Main supply voltage	Supports Full IEEE802.3af/at/bt	32		57	V
		functionality				
VPORT	Port output	VMAIN-VPORT_NEGX	0		57	V
Vth	POR threshold	Internal or external 3.3 V supply		8		V
IMAIN		Main power supply current at		14		mA
		operating mode. $V_{MAIN} = 55 V$				
V _{AUX5}	5 V output voltage	Vaux5-AGND	4.5	5	5.5	V
VAUX3P3	3.3 V output voltage	VAUX3P3-AGND	3	3.3	3.6	V
Iaux3p3	3.3 V output current for	Without external NPN			5	mA
	application use	With external NPN transistor on VAUX5			30	mA
VAUX3P3_IN	3.3 V input voltage	VAUX3P3-AGND	3	3.3	3.6	V
DVDD	Digital 3.3 V input voltage	DV _{DD} -DGND	3	3.3	3.6	V
PORtp	Power-on reset DV ^{DD} trip point	DV _{DD} -DGND	2.575	2.775	2.975	V
PORHYS	Power-on reset DVDD hysteresis	PORTP-DGND	0.2	0.25	0.3	V
Rch on	Total channel resistance	Rds_on + Rsense + Rbonding		0.34		Ω



4.3.1 Detection

Table 8 • PD69208T4 Detection

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Voc	Pre-detection voltage, open- circuit voltage	Vmain–Vport_negx, open port			7.8	V
Vvalid	Detection voltage	V _{MAIN} –V _{PORT_NEGK} , for IEEE802.3 compliant signature resistance (R _{SIG} <33 K)			9.3	V
lsc	Short circuit current	Vmain-Vport_negx = 0 V		388	408	μΑ
Rsig_low	Minimum valid detection resistance		15		19	ΚΩ
Rsig_high	Maximum valid detection resistance		26.5		33	ΚΩ

4.3.2 Classification

Table 9 • PD69208T4 Classification

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VCLASS	Class event output voltage	$V_{MAIN} - V_{PORT_NEGx}$; 0 mA \leq Iport \leq 50 mA	15.5	18	20.5	V
Vmark	Mark event output voltage	$V_{MAIN}-V_{PORT_NEGx}$; 0.1 mA \leq Iport \leq 5 mA	7	8.5	10	V
Iclass_lim	Class event current limitation	Vmain-Vport_negx = 0 V	51	70	100	mA
Imark_lim	Mark event current limitation	$V_{MAIN} - V_{PORT_NEGx} = 0 V$	51	70	100	mA
Classification	Classification current	Class 0	0		5	mA
	thresholds	Class 1	8		13	mA
		Class 2	16		21	mA
		Class 3	25		31	mA
		Class 4	35		45	mA
		Class Error	51		100	mA



4.3.3 Port Real Time Protection

Table 10 • PD69208T4 Port Real Time Protection

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Trise	Turn-on rise time	From 10% to 90% of the voltage difference at the VPORT_NEGX in POWER_ON state from the beginning of POWER_UP	15			μs
linrush	Output current in POWER_UP state	Cload ≤180 μF ¹	400	425	450	mA
Tinrush	Inrush time				65	mS
PORT	Output operating	802.3af	10		360	mA
	current	802.3at	10		620	mA
		802.3bt class 5	10		560	mA
		802.3bt class 6	10		692	mA
		802.3bt class 7	10		794	mA
		802.3bt class 8	10		948	mA
Ісит	Overload current	802.3af		375		mA
		802.3at		645		mA
		802.3bt class 5		589		mA
		802.3bt class 6		709		mA
		802.3bt class 7		825		mA
		802.3bt class 8/PoH ²		980		mA
Тсит	Overload time limit		62	64	66	mS
Ішм	Port Current Limit	802.3af	400	425	450	mA
		802.3bt class 1–3	670	720	770	mA
		802.3at, 802.3bt class 4-6	790	850	892	mA
		802.3bt class 7–8/PoH	1020	1150	1300	mA
Тим	Port current limit time	Vmain-Vport_negx <30 V	1	2	3	mS
P _{PWR}	Port power accuracy	>90 W			2	%
Iudl	DC disconnect	2 pairs	6	7.5	9	mA
	under-load current	4 pairs (for each pair-set)	2	2.5	3	mA
Tmpdo	PD maintain power signature dropout time limit	322		324	326	mS
Tmps	PD maintain power	802.3bt PSE Type 1, 2	46	48	50	mS
	signature time for validity	802.3bt PSE Type 3, 4	3	4	5	mS
TOFF	Turn off time	From V _{MAIN} to 2.8 V			500	mS

1. Can be overridden by communication command.

^{2.} The power port is limited to the maximum of 100 W according to UL's LPS requirements (Port Power = I_{PORT} × V_{MAIN}).



4.3.4 **Port Current Monitoring**

Table 11 • PD69208T4 Port Current Monitoring

Symbol Conditions		Тур	Max	Units
Resolution	Reported as 14 bits	10		Bits
LSB		122.07		μA
Measurement period		16		mS
Accuracy	50 mA < Iport < 150 mA		9	%
	150 mA < Iport < 350 mA		4.5	%
	350 mA < Iport < 600 mA		3.5	%
	600 mA < Iport < 800 mA		3.0	%
	IPORT > 800 mA		1.5	%

Port Voltage Monitoring 4.3.5

Table 12 • PD69208T4 Port Voltage Monitoring

Symbol	Тур	Max	Units
Resolution	10		Bits
LSB	58.6		mV
Measurement period	3		mS
Accuracy		3.3	%

4.3.6 Main Voltage Monitoring

_

_

Table 13 • PD69208T4 Main Voltage Monitoring

Symbol	Conditions	Тур	Max	Units
Resolution		10		Bits
LSB		58.6		mV
Measurement period		3		mS
Accuracy	42 V < V _{MAIN} < 50 V		2.1	%
	50 V < V _{MAIN} < 57 V		1.5	%
	50 V < V _{MAIN} < 57 V ¹		0.6	%

1. 0 °C-70 °C



4.3.7 Temperature Monitoring

Table 14 • PD69208T4 Main Voltage Monitoring

Symbol	Conditions	Min	Тур	Max	Units
Resolution			8		Bits
LSB	Temperature = (DATA x 1.9384)-277		1.9384		°C
Measurement period			3		mS
Accuracy		-3		3	°C

4.3.8 Digital Interface

Table 15 • PD69208T4 Digital Interface

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Vih	Input logic high voltage	RESET_N, MOSI, MISO, SCK, CS_N, PGD[03], ADDR[03]	2.2			V
VIL	Input logic low voltage	RESET_N, MOSI, MISO, SCK, CS_N, PGD[03], ADDR[03]		0.8	V	
Hyst	Input logic hysteresis voltage	RESET_N, MOSI, MISO, SCK, CS_N, PGD[03], ADDR[03]	0.4 0.6 0.4		0.8	V
Ін	Input logic high current	RESET_N, MOSI, MISO, SCK, CS_N, PGD[03], ADDR[03]	-10 10		10	μA
lı.	Input logic low current	RESET_N, MOSI, MISO, SCK, CS_N, PGD[03], ADDR[03]	-10		10	μA
Vон	Output logic high voltage	RESET_N, MOSI, MISO, SCK, CS_N, PGD[03], ADDR[03]	2.4			V
Vol	Output logic low voltage	RESET_N, MOSI, MISO, SCK, CS_N, PGD[03], ADDR[03]			0.4	V
		Іон = 1 mA				

4.3.9 Immunity

Table 16 • PD69208T4 Immunity

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ESD	ESD rating	HBM ¹				
		CDM ²				
Surge	Lightning surge ³	EN61000 4-5	-1		1	KV

1. ESD HBM complies with JESD22 Class 2 standard.

- 2. ESD CDM complies with JESD22 Class 1 standard.
- 3. System-level common mode 10/700 μs according to IEC61000-4-5.



4.4 Absolute Maximum Ratings

PoE performance is not guaranteed when exceeding the recommended rating. Exposure to any stress in the range between the recommended rating, as listed in the following table, and the absolute maximum rating should be limited to a short time. Exceeding these ratings may impact long-term operating reliability.

Table 17 • Absolute Maximum Ratings

Parameters	Min	Max	Units
Supply input voltage (V _{MAIN}) ^{1, 2}	-0.3	72	V
PORT_NEG[0.7] pins	-0.3	V _{MAIN} + 0.5	V
VAUX5	-0.3	6	V
Vaux3p3, DVdd	-0.3	4	V
Digital pins: MISO, MOSI, SCK, CS_N, ADDR[3:0], PGD[3:0], RESET_N, TRIM	-0.3	DV_{DD} + 0.3 and < 4.0	V
Junction temperature		150	°C
Lead soldering temperature (40 s, reflow)		260	°C
Storage temperature	-65	150	°C

1. Power sequence requirement: VMAIN > VAUX5 > VAUX3P3 = TRIM, DVDD.

2. PD69208T4 EPAD is connected by copper plane on PCB to AGND. AGND is ground for IC.

Note: DRV_VAUX5 and IREF are output pins and should not apply voltage or current. DRV_VAUX5 can be left open when not used.




5 Pin Descriptions

The PD69200 device has 32 pins and PD69208T4 device has 56 pins, which are described in this section.

5.1 Pin Diagrams

The following diagrams show the top and bottom view of PD69200 and PD69208T4 devices.


Figure 4 • PD69200 Pin Diagram



The marking position of PD69200 may change subject to NXP practice. For definitions about markings in the PD69200 pinout diagram, see the Ordering Information (see page 44) table.



Figure 5 • PD69208T4 Pin Diagram



For definitions about markings in the PD69208T4 pinout diagram, see the Ordering Information (see page 44) table

5.1.1 PD69200 Pin Description

The following table lists the functional pin descriptions of the PD69200 device.

Table 18 • PD69200 Pin Description

Number	Designatior	Туре	Description
	EPAD	Thermal	Isolated Thermal PAD, recommended to tie to GND.
1	UART1_TX1	OUT	Reserved UART leave floating.
2	UART1_RX ¹	IN	Reserved UART.
3	ESPI_xCS	OUT	ESPI Bus to PoE Manager. SPI chip select (Active Low). CS is asserted during all SPI frame.
4	ESPI_SCK	OUT	ESPI Bus to PoE Manager. SPI clock output to PD6920x, and LED stream clock output, set to 1 MHz.
5	ESPI_MOSI	OUT	SPI packets are transmitted on this line.
6	ESPI_MISO	IN	ESPI Bus to PoE Manager. SPI Master In Slave Out. SPI packets are received on this line.
7	VDDA	Supply	Main Supply 3.3 V.
8	VSSA	GND	Analog Ground.
9	Analog_IN	Analog_IN	Analog input. Should be connected to 3.3 V.
10	SWD_CLK	DEBUG	Serial Debug Data Bus Clock.



Number	Designatior	Туре	Description
11	UART0_RX ¹	IN	UART receive from a host. 15-byte protocol commands are received on this line. The baud rate is set to 19,200 bps.
			For more information, see the Serial Communication Protocol User Guide (Catalog Number: PD69200_UG_COMM_PROT).
12	UART0_TX1	OUT	UART transmit to host. 15-byte protocol reply/telemetry is transmitted on this line. The baud rate is set to 19,200 bps.
			For more information, see the Serial Communication Protocol User Guide (Catalog Number: PD69200_UG_COMM_PROT).
13	SWD_DIO	DEBUG	Serial Debug Data Bus.
14	Reserved (NMI_b)	IRQ_Input	Spare, an external pull-up must be connected.
15	VDD	Supply	Main Supply 3.3 V.
16	VSS	GND	Digital ground.
17	EXTAL0 (OSC_IN) ²	Oscillator	Oscillator input-Reserved.
18	XTAL0 (OSC_OUT) ²	Oscillator	Oscillator input-Reserved.
19	xRESET ^(3, 4)	IN/OUT	Host Reset input (Active Low). The shortest reset pulse from the host that is required for the PD69200 application is 150 μ s. PD69200 can generate self-reset. In this case, the xRESET pin is driven low by the PD69200 for about 100 μ s. It is recommended to connect this pin to a host open drain output with 10 K Ω pull-up. An 47 nF filter capacitor should be connected between this pin to GND, close to the PD69200 device. If this pin is connected to a push/pull driver, a serial resistor of 1.5 K Ω must be connected instead of the pull-up. The required shortest reset pulse in this case is 300 μ s.
			For more information about this pin connectivity, see the Hardware Application Note, Catalog Number: PD69208_AN_211.
20	I2C0_SCL ⁴	IN/OUT	I ² C clock from the host master. Speed is limited to 400 KHz and clock stretching functionality must be implemented in the host master. If PD69200 is busy, it holds the clock line.
21	I2C0_SDA ⁴	IN/OUT	I ² C bidirectional data. 15 byte protocol messages are transmitted on this line.
			For more information, see the Serial Communication Protocol User Guide document - Catalog Number: PD69200_UG_COMM_PROT.
22	I2C_ADDR_MEAS	Analog_IN	I ² C address of PD69200. Analog input to determine I ² C address or UART operation. See the I2C Address Selection (see page 10) table.
23	Analog_IN	Analog_IN	Reserved analog input. Connect to GND.
24	xI2C_MESSAGE_READY ³	OUT	I ² C message ready for reading by the host. PD69200 asserts this line low when it has an answer to the host. Therefore, the host can poll this line and initiate I ² C read cycle only when the message is ready. This pin is active low. After the host reads the data from PD69200, this pin is asserted to high.
25	xINT_OUT ^(3, 4)	OUT	Interrupt output indication. This line is asserted low when a pre- configured event is in progress. The host configures the event that should generate an interrupt through 15 bytes protocol. When this event occurs, the xINT_OUT pin is asserted. This pin is active low.
	xLED_CS ³		



Number	Designatior	Туре	Description
27	xLED_LATCH ³	OUT	Latch signal for LED stream. This pin is active low.
28	xLED_OE ³	OUT	The output enable signal for LED stream. This pin is active low.
29	Reserved	IN	Reserved for MPRPD counter for future support. If not used, connect to VDD.
30	FAN_CONTROL	OUT	Optional. Fan control operates a fan when the PD69208T4 device temperature is above the temperature alarm threshold. This pin is active high.
31	xDISABLE_PORTS ³	IN	Disable all PoE ports. When this input is asserted low, the PD69200 device shuts down all of the PoE ports in the system. This pin contains a software filter of 480 ms to reject noise and false disable scenarios.
32	xSys_OK/LED System OK3	OUT	System validity indication. When the system is in OK state, the pin state is low. The behavior of this output is controlled by software mask register settings (Mask 0x28). The mask default settings is 0, meaning that this pin indicates valid software, and V _{main} is in range. This pin is active low.
			For more information, see the Serial Communication Protocol User Guide document - Catalog Number: PD69200_UG_COMM_PROT.

1. Weak pull-up is recommended. See the PD69208_AN_211 document.

- 2. The oscillator pins are reserved and unused. The MCU uses internal clock source set to 47.972MHz ±1.5% (max).
- 3. The initial x indicates that the pin is active low.
- 4. Open drain output requires an external pull-up. See the Hardware Application Note: PD69208_AN_211 document.

Note: All I/Os in this application can sink or source 3 mA maximum.



5.1.2 PD69208T4 Pin Description

The following table lists the functional pin descriptions for the PD69208T4 device.

Table 19 • PD69208T4 Pin Description

Number	Designator	Туре	Description
	EPAD		Exposed PAD: Connect to analog ground. A decent ground plane should be deployed around this pin whenever possible.
			See the PD69208 Layout Design Guidelines in the hardware application note (Catalog Number: PD69208_AN_211).
1	N.C.	N/A	Not connected. Do not connect externally (leave floating).
2	TST	Digital Input	Test pin for production use only. Keep connected to DGND.
3	VPORT_NEG0	Analog I/O	Negative port 0 output.
4	VPORT_NEG0	Analog I/O	Negative port 0 output.
5	RESERVED	N/A	Reserved pin. Do not connect externally.
6	VPORT_NEG1	Analog I/O	Negative port 1 output.
7	VPORT_NEG1	Analog I/O	Negative port 1 output.
8	RESERVED	N/A	Reserved pin. Do not connect externally.
9	VPORT_NEG2	Analog I/O	Negative port 2 output.
10	VPORT_NEG2	Analog I/O	Negative port 2 output.
11	RESERVED	N/A	Reserved pin. Do not connect externally.
12	VPORT_NEG3	Analog I/O	Negative port 3 output.
13	VPORT_NEG3	Analog I/O	Negative port 3 output.
14	RESERVED	N/A	Reserved pin. Do not connect externally.
15	AGND	Power	Analog ground.
16	RESERVED	N/A	Reserved pin. Do not connect externally.
17	VMAIN	Power	Main high voltage supply voltage. A low ESR 1 μ F (or higher) bypass capacitor, connected to AGND, should be placed as close as possible to this pin through low resistance traces.
18	N.C.	N/A	Not connected. Do not connect externally.
19	DRV_VAUX5	Power	Driven outputs for 5 V external regulation; if internal regulation is used, connect to pin 20. If an external NPN is used to regulate the voltage, connect this pin to Base. If an NPN is used, a 4.7 μ F capacitor should be connected between this pin and AGND.
20	VAUX5	Power	Regulated 5 V output voltage source; A 4.7 μ F or higher filtering capacitor should be connected between this pin and AGND. If an external NPN is used to regulate the voltage, connect this pin to the emitter. The collector should be connected to V _{MAIN} .
21	AGND	Power	Analog ground.
22	VAUX3P3	Power	Regulated 3.3 V output voltage source. A 4.7 μF or higher filtering capacitor should be connected between this pin and AGND. When an external 3.3 V regulator is used, connect it to this pin to supply the chip
23	VAUX3P3_INT	Power	Connected to VAUX3P3 (pin 22) if internal 3.3 V regulator is used. Leave unconnected (Floating) if external 3.3 V regulator is used.



24 IREF Analog Input Reference resistor pin. Connect a 28.7 kG 1% resistor to AGND. Use 0.1% resistor in BT/POH applications. 25 TRIM Test Input Test Input pin. Keep connected to Vauxen. 26 RESERVED N/A Reserved pin. Do not connect externally. 27 RESERVED N/A Reserved pin. Do not connect externally. 28 AGND Power Analog ground. 29 RESERVED N/A Reserved pin. Do not connect externally. 30 VPORT_NEG4 Analog I/O Negative port 4 output. 31 VPORT_NEG5 Analog I/O Negative port 3 output. 32 RESERVED N/A Reserved pin. Do not connect externally. 33 VPORT_NEG5 Analog I/O Negative port 5 output. 34 VPORT_NEG6 Analog I/O Negative port 6 output. 35 RESERVED N/A Reserved pin. Do not connect externally. 36 VPORT_NEG6 Analog I/O Negative port 6 output. 37 VPORT_NEG6 Analog I/O Negative port 7 output. 40	Number	Designator	Туре	Description	
26RESERVEDN/AReserved pin. Do not connect externally.27RESERVEDN/AReserved pin. Do not connect externally.28AGNDPowerAnalog ground.29RESERVEDN/AReserved pin. Do not connect externally.30VPORT_NEG4Analog I/ONegative port 4 output.31VPORT_NEG4Analog I/ONegative port 4 output.32RESERVEDN/AReserved pin. Do not connect externally.33VPORT_NEG5Analog I/ONegative port 5 output.34VPORT_NEG6Analog I/ONegative port 5 output.35RESERVEDN/AReserved pin. Do not connect externally.36VPORT_NEG6Analog I/ONegative port 5 output.37VPORT_NEG6Analog I/ONegative port 6 output.38RESERVEDN/AReserved pin. Do not connect externally.39VPORT_NEG6Analog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin Vausar or from external power supply source if used. A 1 µ or higher filtering capacitor should be connected between this pin and DKoo.44RESET_NDigital InputReset input—active low (0 = reset). An external I 0 K pull-up resistor should be connected between this pin and DKoo.45N.C	24	IREF	Analog Input		
27RESERVEDN/AReserved pin. Do not connect externally.28AGNDPowerAnalog ground.29RESERVEDN/AReserved pin. Do not connect externally.30VPORT_NEG4Analog I/ONegative port 4 output.31VPORT_NEG4Analog I/ONegative port 4 output.32RESERVEDN/AReserved pin. Do not connect externally.33VPORT_NEG5Analog I/ONegative port 5 output.34VPORT_NEG6Analog I/ONegative port 5 output.35RESERVEDN/AReserved pin. Do not connect externally.36VPORT_NEG6Analog I/ONegative port 6 output.37VPORT_NEG6Analog I/ONegative port 6 output.38RESERVEDN/AReserved pin. Do not connect externally.39VPORT_NEG7Analog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 Vf or digital circuitry. Connect voltage from pin Vausen or more supply source if used. A 1 µF o higher filtering capatior should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external I/O K pull-up resistor should be connected between this pin and DGND.45N.CN/ANot connected. Det ween supply.46PGD2Digital InputSPI address bit	25	TRIM	Test Input	Test Input pin. Keep connected to VAUX3P3.	
28AGNDPowerAnalog ground.29RESERVEDN/AReserved pin. Do not connect externally.30VPORT_NEG4Analog I/ONegative port 4 output.31VPORT_NEG4Analog I/ONegative port 4 output.32RESERVEDN/AReserved pin. Do not connect externally.33VPORT_NEG5Analog I/ONegative port 5 output.34VPORT_NEG5Analog I/ONegative port 5 output.35RESERVEDN/AReserved pin. Do not connect externally.36VPORT_NEG6Analog I/ONegative port 6 output.37VPORT_NEG6Analog I/ONegative port 6 output.38RESERVEDN/AReserved pin. Do not connect externally.39VPORT_NEG6Analog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin Vaureso or from external power supply source if used. A 1 µ or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input-active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DGND.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputSPI address bit 0 to set chip address.50ADDR1 <td>26</td> <td>RESERVED</td> <td>N/A</td> <td>Reserved pin. Do not connect externally.</td>	26	RESERVED	N/A	Reserved pin. Do not connect externally.	
29RESERVEDN/AReserved pin. Do not connect externally.30VPORT_NEG4Analog I/ONegative port 4 output.31VPORT_NEG4Analog I/ONegative port 4 output.32RESERVEDN/AReserved pin. Do not connect externally.33VPORT_NEG5Analog I/ONegative port 5 output.34VPORT_NEG5Analog I/ONegative port 5 output.35RESERVEDN/AReserved pin. Do not connect externally.36VPORT_NEG6Analog I/ONegative port 6 output.37VPORT_NEG6Analog I/ONegative port 6 output.38RESERVEDN/AReserved pin. Do not connect externally.39VPORT_NEG6Analog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin Vauser or from external power supply source if used. A 1 µF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DGND.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputSPI address bit 0 to set chip address.50ADDR1Digital InputSPI address bit 1 to set chip address. <td>27</td> <td>RESERVED</td> <td>N/A</td> <td>Reserved pin. Do not connect externally.</td>	27	RESERVED	N/A	Reserved pin. Do not connect externally.	
30 VPORT_NEG4 Analog I/O Negative port 4 output. 31 VPORT_NEG4 Analog I/O Negative port 4 output. 32 RESERVED N/A Reserved pin. Do not connect externally. 33 VPORT_NEG5 Analog I/O Negative port 5 output. 34 VPORT_NEG5 Analog I/O Negative port 5 output. 35 RESERVED N/A Reserved pin. Do not connect externally. 36 VPORT_NEG6 Analog I/O Negative port 6 output. 37 VPORT_NEG6 Analog I/O Negative port 6 output. 38 RESERVED N/A Reserved pin. Do not connect externally. 39 VPORT_NEG7 Analog I/O Negative port 7 output. 40 VPORT_NEG7 Analog I/O Negative port 7 output. 41 PGD1 Digital I/O Power good input from the system power supply. 42 DGND Power Digital ground. 43 DVDD Power In Regulated 3.3 V for digital circuitry. Connect voltage from pin VAuxers or from external 10 K pull-up resistor should be connected between this pin and DGND. 44 RESET_N Digital Input Rese	28	AGND	Power	Analog ground.	
31VPORT_NEG4Analog I/ONegative port 4 output.32RESERVEDN/AReserved pin. Do not connect externally.33VPORT_NEGSAnalog I/ONegative port 5 output.34VPORT_NEGSAnalog I/ONegative port 5 output.35RESERVEDN/AReserved pin. Do not connect externally.36VPORT_NEG6Analog I/ONegative port 6 output.37VPORT_NEG6Analog I/ONegative port 6 output.38RESERVEDN/AReserved pin. Do not connect externally.39VPORT_NEG7Analog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin Vaucers or from external power supply source if used. A 1 µF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DGND.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputSPI address bit 1 to set chip address.50ADDR1Digital InputSPI address bit 1 to set chip address.51ADDR3Digital InputSPI address bit	29	RESERVED	N/A	Reserved pin. Do not connect externally.	
32RESERVEDN/AReserved pin. Do not connect externally.33VPORT_NEGSAnalog I/ONegative port 5 output.34VPORT_NEGSAnalog I/ONegative port 5 output.35RESERVEDN/AReserved pin. Do not connect externally.36VPORT_NEGGAnalog I/ONegative port 6 output.37VPORT_NEGGAnalog I/ONegative port 6 output.38RESERVEDN/AReserved pin. Do not connect externally.39VPORT_NEGGAnalog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin Vauors or from external power supply source if used. A 1 µF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 k pull-up resistor should be connected between this pin and DVoo.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputSPI address bit 0 to set chip address.50ADDR1Digital InputSPI address bit 1 to set chip address.51ADDR3Digital InputSPI address bit 1 to set chip address.52CS_NDigital InputSPI a	30	VPORT_NEG4	Analog I/O	Negative port 4 output.	
33VPORT_NEGSAnalog I/ONegative port S output.34VPORT_NEGSAnalog I/ONegative port S output.35RESERVEDN/AReserved pin. Do not connect externally.36VPORT_NEG6Analog I/ONegative port 6 output.37VPORT_NEG6Analog I/ONegative port 6 output.38RESERVEDN/AReserved pin. Do not connect externally.39VPORT_NEG7Analog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin Vaucers or from external power supply source if used. A 1 µE or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DVoo.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.48ADDR0Digital InputSPI address bit 0 to set chip address.50ADDR1Digital InputSPI address bit 2 to set chip address.51ADDR3Digital InputSPI address bit 2 to set chip address.52CS_NDigital InputSPI address bit 3 to set chip address.53SCKDigital Input	31	VPORT_NEG4	Analog I/O	Negative port 4 output.	
34VPORT_NEGSAnalog I/ONegative port 5 output.35RESERVEDN/AReserved pin. Do not connect externally.36VPORT_NEG6Analog I/ONegative port 6 output.37VPORT_NEG6Analog I/ONegative port 6 output.38RESERVEDN/AReserved pin. Do not connect externally.39VPORT_NEG7Analog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPowerDigital ground.44RESET_NDigital InputRegulated 3.3 V for digital circuitry. Connect voltage from pin Vaxoes or from external power supply source if used. A 1 µE or higher filtering capacitor should be connected between this pin and DKDD.44RESET_NDigital InputReset input-active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DKDN.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputSPI address bit 1 to set chip address.50ADDR3Digital InputSPI address bit 2 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI address bit 3 to set chip address.53SCKDigital InputSPI bus, chip select. <td>32</td> <td>RESERVED</td> <td>N/A</td> <td>Reserved pin. Do not connect externally.</td>	32	RESERVED	N/A	Reserved pin. Do not connect externally.	
35RESERVEDN/AReserved pin. Do not connect externally.36VPORT_NEG6Analog I/ONegative port 6 output.37VPORT_NEG6Analog I/ONegative port 6 output.38RESERVEDN/AReserved pin. Do not connect externally.39VPORT_NEG7Analog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin VAuxers or from external power supply source if used. A 1 µF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DVoo.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputSPI address bit 1 to set chip address.49ADDR0Digital InputSPI address bit 1 to set chip address.50ADDR2Digital InputSPI address bit 1 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI address bit 3 to set chip address.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital	33	VPORT_NEG5	Analog I/O	Negative port 5 output.	
36VPORT_NEG6Analog I/ONegative port 6 output.37VPORT_NEG6Analog I/ONegative port 6 output.38RESERVEDN/AReserved pin. Do not connect externally.39VPORT_NEG7Analog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin VALASERS OF from external power supply source if used. A 1 µF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DCND.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputSPI address bit 0 to set chip address.50ADDR1Digital InputSPI address bit 1 to set chip address.51ADDR3Digital InputSPI bus, chip select.53SCKDigital InputSPI bus, chip select.54MOSIDigital InputSPI bus, sater Data out/slave in.55MISODigital OutputSPI bus, sater Data out/slave in.	34	VPORT_NEG5	Analog I/O	Negative port 5 output.	
37VPORT_NEG6Analog I/ONegative port 6 output.38RESERVEDN/AReserved pin. Do not connect externally.39VPORT_NEG7Analog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin Vaucars or from external power supply source if used. A 1 µF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DGND.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputSPI address bit 0 to set chip address.49ADDR0Digital InputSPI address bit 1 to set chip address.50ADDR2Digital InputSPI address bit 3 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI address bit 3 to set chip address.53SCKDigital InputSPI bus, chip select.54MOSIDigital InputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data out/slave out.	35	RESERVED	N/A	Reserved pin. Do not connect externally.	
38RESERVEDN/AReserved pin. Do not connect externally.39VPORT_NEG7Analog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin VAuxera or from external power supply source if used. A 1 μF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DGND.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputSPI address bit 0 to set chip address.48ADDR0Digital InputSPI address bit 1 to set chip address.50ADDR3Digital InputSPI address bit 3 to set chip address.51ADDR3Digital InputSPI bus, chip select.53SCKDigital InputSPI bus, Master Data out/slave in.54MOSIDigital InputSPI bus, Master Data out/slave out.	36	VPORT_NEG6	Analog I/O	Negative port 6 output.	
39VPORT_NEG7Analog I/ONegative port 7 output.40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin VAuxapa or from external power supply source if used. A 1 µF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DKno.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputSPI address bit 0 to set chip address.49ADDR0Digital InputSPI address bit 1 to set chip address.50ADDR2Digital InputSPI address bit 3 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI bus, chip select.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital InputSPI bus, Serial clock Input.55MISODigital OutputSPI bus, Master Data out/slave in.	37	VPORT_NEG6	Analog I/O	Negative port 6 output.	
40VPORT_NEG7Analog I/ONegative port 7 output.41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin Vauxaes or from external power supply source if used. A 1 µF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DVoo.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputSPI address bit 0 to set chip address.49ADDR0Digital InputSPI address bit 1 to set chip address.50ADDR3Digital InputSPI address bit 3 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI bus, chip select.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital InputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data in/slave out.	38	RESERVED	N/A	Reserved pin. Do not connect externally.	
41PGD1Digital I/OPower good input from the system power supply.42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin VAUXBP3 or from external power supply source if used. A 1 µF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DVoo.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputSPI address bit 0 to set chip address.49ADDR0Digital InputSPI address bit 1 to set chip address.50ADDR2Digital InputSPI address bit 2 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI bus, chip select.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital InputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data out/slave out.	39	VPORT_NEG7	Analog I/O	Negative port 7 output.	
42DGNDPowerDigital ground.43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin VAuxaes or from external power supply source if used. A 1 µF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DVoo.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputSPI address bit 0 to set chip address.49ADDR1Digital InputSPI address bit 1 to set chip address.50ADDR2Digital InputSPI address bit 3 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI address bit 3 to set chip address.53SCKDigital InputSPI bus, chip select.54MOSIDigital InputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data in/slave out.	40	VPORT_NEG7	Analog I/O	Negative port 7 output.	
43DVDDPower InRegulated 3.3 V for digital circuitry. Connect voltage from pin VAUXA93 or from external power supply source if used. A 1 µF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DVoo.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputPower good input from the system power supply.48ADDR0Digital InputSPI address bit 0 to set chip address.50ADDR1Digital InputSPI address bit 1 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI address bit 3 to set chip address.53SCKDigital InputSPI bus, chip select.54MOSIDigital InputSPI bus, Serial clock Input.55MISODigital OutputSPI bus, Master Data out/slave out.	41	PGD1	Digital I/O	Power good input from the system power supply.	
from external power supply source if used. A 1 µF or higher filtering capacitor should be connected between this pin and DGND.44RESET_NDigital InputReset input—active low (0 = reset). An external 10 K pull-up resistor should be connected between this pin and DVoo.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputPower good input from the system power supply.48ADDR0Digital InputSPI address bit 0 to set chip address.49ADDR1Digital InputSPI address bit 2 to set chip address.50ADDR2Digital InputSPI address bit 3 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI bus, chip select.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital InputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data in/slave out.	42	DGND	Power	Digital ground.	
45N.CN/ANot connected between this pin and DVoo.45N.CN/ANot connected. Do not connect externally.46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputPower good input from the system power supply.48ADDR0Digital InputSPI address bit 0 to set chip address.49ADDR1Digital InputSPI address bit 1 to set chip address.50ADDR2Digital InputSPI address bit 2 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI bus, chip select.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital InputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data in/slave out.	43	DVDD	Power In	from external power supply source if used. A 1 μF or higher filtering	
46PGD2Digital InputPower good input from the system power supply.47PGD3Digital InputPower good input from the system power supply.48ADDR0Digital InputSPI address bit 0 to set chip address.49ADDR1Digital InputSPI address bit 1 to set chip address.50ADDR2Digital InputSPI address bit 2 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI bus, chip select.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital OutputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data in/slave out.	44	RESET_N	Digital Input		
47PGD3Digital InputPower good input from the system power supply.48ADDR0Digital InputSPI address bit 0 to set chip address.49ADDR1Digital InputSPI address bit 1 to set chip address.50ADDR2Digital InputSPI address bit 2 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI bus, chip select.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital OutputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data in/slave out.	45	N.C	N/A	Not connected. Do not connect externally.	
48ADDR0Digital InputSPI address bit 0 to set chip address.49ADDR1Digital InputSPI address bit 1 to set chip address.50ADDR2Digital InputSPI address bit 2 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI bus, chip select.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital InputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data in/slave out.	46	PGD2	Digital Input	Power good input from the system power supply.	
49ADDR1Digital InputSPI address bit 1 to set chip address.50ADDR2Digital InputSPI address bit 2 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI bus, chip select.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital InputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data in/slave out.	47	PGD3	Digital Input	Power good input from the system power supply.	
50ADDR2Digital InputSPI address bit 2 to set chip address.51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI bus, chip select.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital InputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data in/slave out.	48	ADDR0	Digital Input	SPI address bit 0 to set chip address.	
51ADDR3Digital InputSPI address bit 3 to set chip address.52CS_NDigital InputSPI bus, chip select.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital InputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data in/slave out.	49	ADDR1	Digital Input	SPI address bit 1 to set chip address.	
52CS_NDigital InputSPI bus, chip select.53SCKDigital InputSPI bus, serial clock Input.54MOSIDigital InputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data in/slave out.	50	ADDR2	Digital Input	SPI address bit 2 to set chip address.	
53 SCK Digital Input SPI bus, serial clock Input. 54 MOSI Digital Input SPI bus, Master Data out/slave in. 55 MISO Digital Output SPI bus, Master Data in/slave out.	51	ADDR3	Digital Input	SPI address bit 3 to set chip address.	
54MOSIDigital InputSPI bus, Master Data out/slave in.55MISODigital OutputSPI bus, Master Data in/slave out.	52	CS_N	Digital Input	SPI bus, chip select.	
55 MISO Digital Output SPI bus, Master Data in/slave out.	53	SCK	Digital Input	SPI bus, serial clock Input.	
	54	MOSI	Digital Input	SPI bus, Master Data out/slave in.	
56 PGD0 Digital Input Power good input from the system power supply.	55	MISO	Digital Output	SPI bus, Master Data in/slave out.	
	56	PGD0	Digital Input	Power good input from the system power supply.	



5.2 PD69200 Recommended PCB Layout for 32-Pin QFN 5 mm x 5 mm

The following illustrations show the PCB layout pattern for PD69200. Units are in mm.

Figure 6 • PD69200 Top Layer Copper PCB Layout





Figure 7 • PD69200 Top Layer Solder Paste and Vias PCB Layout for Thermal Pad Array





5.3 PD69208T4 Recommended PCB Layout for 56-Pin QFN 8 mm x 8 mm

The following illustrations show the PCB layout pattern for PD69208T4. Units are in mm.

Figure 8 • Top Copper Layer






Figure 9 • Top Solder Paste Layer







Figure 10 • Top Layer Mask








Figure 11 • BOT and Internal Layers Copper Plane







Figure 12 • Top Layer Pin Geometry



Note: The CM has latitude to modify the solder paste stencil for manufacturability reasons. The solder paste stencil shall cover 65% to 80% of the thermal pad and must not allow solder to be applied to the thermal vias under the QFN package using any method they deem appropriate. Any design should be subject to system validation and qualification prior to commitment to mass production of field deployment. Use a 5 mil stencil.




6 Package Information

This section describes package drawings of PD69200 and PD69208T4 devices.

6.1 PD69200 Package Outline Drawing

The following figure illustrates the package drawing of PD69200 device.

Figure 13 • PD69200 Package Outline Drawing (32-Pin QFN 5 mm x 5 mm)



The following table lists the dimensions and measurements of the PD69200 package.

Dimension	Millimeters		Inches	
	Min	Max	Min	Max
А	0.80	1.00	0.031	0.039
A1	0.00	0.05	0	0.002
A3	0.20 REF		0.008 REF	
К	0.20 MIN		0.008 MIN	
е	0.50 BSC		0.02 BSC	
L	0.30	0.50	0.012	0.02
b	0.18	0.30	0.007	0.012
D2	3.50	3.70	0.138	0.147
E2	3.50	3.70	0.138	0.147
D	5.00 BSC		0.197 BSC	
E	5.00 BSC		0.197 BSC	

Table 20 • PD69200 Package Outline Dimensions and Measureme	ents
---	------


Note: Dimensions do not include protrusions; they should not exceed 0.155 mm (0.006 in.) on any side. Lead dimension should not include solder coverage. Dimensions are in millimeters and inches for reference.



6.2 PD69208T4 Package Outline Drawing

The following figure illustrates the package drawing of the PD69208T4 package.

Figure 14 • PD69208T4 Package Drawing (56 Pin QFN 8 mm x 8 mm)



The following table lists the dimensions and measurements of the PD69208T4 package.

Dimension	Millimeters		Inches	
	Min	Max	Min	Max
А	0.80	1.00	0.031	0.039
A1	0.00	0.05	0	0.002
A3	0.20 REF		0.008 REF	
К	0.20 MIN		0.008 MIN	
е	0.50 BSC		0.02 BSC	
L	0.30	0.50	0.012	0.02
b	0.18	0.30	0.007	0.012
D2	6.50	6.75	0.256	0.267
E2	6.50	6.75	0.256	0.267
D	8.00 BSC		0.315 BSC	
E	8.00 BSC		0.315 BSC	

Table 21 • PD69208T4 Package Outline Dimensions and Measurements

Note: Dimensions do not include protrusions; they should not exceed 0.155 mm (0.006 in.) on any side. Lead dimension should not include solder coverage. Dimensions are in millimeters and inches for reference.



6.3 PD69208T4 Thermal Specifications

The following tables list the thermal specifications of PD69208T4 and PD69200.

Table 22 • PD69208T4 Thermal Specifications

Thermal Resistance	Тур	Units	Notes
Αιθ	19.0	°C/W	Junction-to-ambient thermal resistance.
Ψ_{JT}	0.05	°C/W	Junction-to-top thermal characterization parameter. A thermal metric derived from the difference in junction temperature (TJ) and package top temperature (TT) divided by total heating power (PH).
$ heta_{JC (top)}$	4.9	°C/W	Junction-to-case thermal resistance with heat flow through package top.
Өлв	15.2	°C/W	Junction-to-board thermal resistance.

Note: All parameters are as per JEDEC JESD-51.

Table 23 • PD69200 Thermal Specifications

Thermal Resistance	Тур	Units	Notes
θJA	33	°C/W	Junction-to-ambient thermal resistance.
Ψπ	8	°C/W	Junction-to-top thermal characterization parameter. A thermal metric derived from the difference in junction temperature (TJ) and package top temperature (TT) divided by total heating power (PH).
θJC (top)	1.8	°C/W	Junction-to-case thermal resistance with heat flow through package top.
Өјв	12	°C/W	Junction-to-board thermal resistance.




6.4 Recommended Solder Reflow Information

- RoHS 6/6
- Pb-free 100% Matte Tin Finish
- Package Peak Temperature for Solder Reflow (40 seconds maximum exposure)—260 °C (0 °C, -5 °C)

Table 24 • Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Average Ramp-up Rate (TS _{max} to Tp)	3 °C/second max	3 °C/second max
Preheat		
Temperature Min (TS _{min})	100 °C	150 °C
Temperature Max (TS _{max})	150 °C	200 °C
Time (tsmin to tsmax)	60 s to 120 s	60 s to 180 s
Time Maintained		
Temperature (TL)	183 °C	217 °C
Time (tւ)	60 s to 150 s	60 s to 150 s
Peak Classification Temperature (T _P)	210 °C to 235 °C	240 °C to 255 °C
Time within 5 °C of Actual Peak Temperature (tp)	10 s to 30 s	20 s to 40 s
Ramp-Down Rate	6 °C/second max	6 °C/second max
Time 25 °C to Peak Temperature	6 minutes max	8 minutes max

Figure 15 • Classification Reflow Profiles





Package Thickness	Volume mm ³ <350	Volume mm ³ 350–2000	Volume mm ³ >2000
Less than 1.6 mm ¹	260 + 0 °C	260 + 0 °C	260 + 0 °C
1.6 mm to 2.5 mm ¹	260 + 0 °C	250 + 0 °C	245 + 0 °C
Greater than or equal to 2.5 mm ¹	250 + 0 °C	245 + 0 °C	245 + 0 °C

1. Tolerance: The device manufacturer or supplier should assure process compatibility up to and including the stated classification temperature, meaning that the Peak reflow temperature is 0 °C. For example, 260 °C to 0 °C, at the rated MSL value.


Note: Exceeding the ratings that are mentioned in the preceding table may cause damage to the device.



6.5 Tape and Reel—Packaging Information

The following sections provide the tape and reel information.

Figure 16 • PD69200 Tape Specification




The following table lists the PD69200 tape mechanical data.

Dimensions	Value (mm)	Value (inches)
D	1.50 + 0.1/0	0.059 + 0.004/0
E	1.75 ±0.1	0.069 ±0.004
P0	4.00 ±0.1	0.157 ±0.004
T (max)	0.3 ±0.05	0.0118 ±0.003
D1	1.5	0.059
F	5.5 ±0.1	0.216 ±0.003
K (max)	1.6 ±0.1	0.0.63 ±0.004
P2	2.00 ±0.1	0.079 ±0.004
R	30	1.181
W	12.00 ±0.3	0.472 ±0.012
P1	8.00 ±0.1	0.31 ±0.004
КО	1.1	0.043
A0	5.30	0.208
В0	5.30	0.208

Table 26 • PD69200 Tape Mechanical Data



Figure 17 • PD69200 Reel Specification




The following table lists the PD69200 reel mechanical data.

Table 27 • PD69200 Reel Mechanical Data

Dimensions	Value (mm)	Value (inches)
Tape size	12 + 0.3	0.472 + 0.012
W1	12.4	0.488
W2	18.4	0.724
W3	15.4	0.606




Figure 18 • PD69208T4 Tape and Reel Pin-1 Orientation



Pin-1 Orientation of QFN Packages

Figure 19 • PD69208T4 Tape Specifications



The following table lists the PD69208T4 tape mechanical data.

SECTION A-A

Table 28 • PD69208T4 Tape Mechanical Data

Dimension	Value (mm)
A0	8.35 ±0.10
B0	8.35 ±0.10
КО	1.40 ±0.10
K1	N/A
Pitch	12.00 ±0.10
Width	16.00 ±0.30



Figure 20 • PD69208T4 Reel Specifications




Table 29 • PD69208T4 Reel Mechanical Data

Dimensions	Value (mm)	Value (inch)
Tape size	16.00 ±0.3	0.630 ±0.012
A max.	330	13"
B max	1.5	0.059
С	13.0 ±0.20	0.512 ±0.008
D min.	20.2	0.795
N min.	50	1.968
G	16.4+2.0/-0.0	0.645+ 0.079/-0.0
T max	29	1.142
BASE QUANTITY	2000 pcs.	

6.6 Reference Documents

- IEEE Std 802.3-2018 Clause 33 Power over Ethernet over 2-Pair and Clause 145 Power over Ethernet
- Microsemi, Serial communication protocol user guide. (Catalog Number: PD69200 UG COMM PROT).
- Microsemi, Designing 48-port Enhanced PoE System (802.3af/802.3at Compliant) application note. (Catalog Number: PD69208_AN_211).
- Microsemi, PoE LED Stream Interface technical note (Catalog Number: PD69200_TN_218).
- Microsemi, Design for surge immunity within PSE systems (Catalog Number: PD69208/4_TN_205).
- Microsemi, PD69204T4 and PD69200 datasheet (Catalog Number: DS_PD69204T4_PD69200).
- NXP, Kinetis L MKL15Z128VFM4 datasheet
- NXP package drawings 98ASA00473D



7 Application Information

PD69208T4/PD69200 PSE chipset performs IEEE802.3af (Type 1), IEEE802.3at (Type 2), Power over HDBaseT (POH), and IEEE802.3bt (Type 3 and 4) PSE functionalities in addition to pre-standard and legacy (capacitor) detection. Moreover, it includes additional protections such as short circuit and dV/dT protection upon startup.

Note: IEEE802.3bt functionality will be enabled by a firmware upgrade.

7.1 Connection Check

An additional PD construction detection phase named, connection check, is done to detect which PD configuration is connected (single-signature or dual-signature) per the IEEE802.3bt standard.

7.2 PD Detection

The PD detection feature detects a valid IEEE802.3af, IEEE802.3at, or IEEE802.3bt. The PD detection is done based on four different voltage levels generated over PD (the load) as shown in the figure Typical IEEE802.3bt Port PoE Voltage Diagram (see page 40).

7.3 Legacy Detection

When legacy detection is enabled, the PD detection mechanism detects and powers up legacy and prestandard PDs as well as IEEE802.3af, IEEE802.3at and IEEE802.3bt standard compliant PDs (Classes 0–8)

7.4 Classification

The classification process takes place immediately after PD detection is successfully completed. The goal of the classification process is to detect PD class as specified in IEEE802.3 standards.

In IEEE802.3af mode, the classification mechanism is based on a single voltage level (single event). In IEEE802.3at and IEEE802.3bt modes, the classification mechanism is based on two voltage levels (multiple events) as defined in IEEE802.3-2015 Clause 33 and IEEE802.3bt. In PoH mode, the classification mechanism is based on three events classification as defined in HDBaseT standard.





Figure 21 • 4-Pair PoE System Diagram







7.5 Port Start Up

Upon a successful detection and classification process, power is applied to the load via a controlled start up mechanism.

During this period, inrush current is limited to 425 mA for a typical duration of 65 ms, which allows PD load to charge and allows steady state of power condition.

7.6 Over-Load Detection and Port Shutdown

After power-up, PD69208T4 automatically initializes its internal protection mechanisms. These mechanisms are used to monitor and disconnect power from the PD when extreme conditions occur, as specified in the IEEE802.3 standards. These conditions include over-current or short ports terminals scenarios.

7.7 Disconnect Detection

PD69208T4 supports the DC disconnect function as per IEEE802.3 standards. This mechanism continuously monitors load current and disconnects power according to IUDL, TMPDO, and TMPS parameters as specified in PD69208T4 Port Real Time Protection (see page 14) table.

7.8 IC Thermal Monitoring

PD69208T4 contain a thermal sensor that is sampled by the PD69200 for every 20 ms so that the PD69208T4 die temperature is monitored at all times. To protect the PD69208T4 device from damage, the system ports are disconnected before damage can occur.

A temperature alarm threshold can be set by PD69200 controller to send interrupt indication by the xINT_OUT pin before ports are disconnected. The temperature can be read and monitored by the host as well, if required.



7.9 Over-Temperature Protection

In addition to the die thermal sensor, there are thermal sensors on each MOSFET that continuously monitors each port main MOSFETs junction temperature, and shuts down the port load power when the temperature exceeds 200 °C.

7.10 VMAIN Out of Range Protection

The system automatically disconnects ports power when VMAIN exceeds the pre-configured overvoltage and under-voltage thresholds.

7.11 2-Pair and 4-Pair Ports

Operation modes are the following.

- POE Type 1/2 class 0–4 (up to 30 W)
- POE Type 3 class 0–4 2-Pair and class 5–6 4-Pair (up to 60 W)
- POE Type 4 class 7/8 4-Pair (75 W/90 W)
- POH Mode: 4-Pair (up to 95 W)

Note: For more information about 4-pair operation modes and power configuration, see Microsemi PoE 4-Pair Behavior PD6920x PSE Application Note 160159.

7.12 Power Management

The system supports the following three power management modes.

- Class (LLDP and CDP)
- Dynamic
- Static

7.13 Port Power Limit

Port power limit (PPL) is used to configure port power limit. When a port exceeds the power limit, it gets disconnected automatically.

7.14 Reset Pin

xRESET pin is PD69200 digital host reset input (Active Low). The shortest pulse that is guaranteed to be recognized is 150 μ s. PD69200 can generate self-reset. In this case xRESET pin is driven low by PD69200 for about 100 μ s. It is recommended to connect this pin to a host open drain output with pullup in a range of 4.7 K Ω to 10 K Ω . If this pin is connected to a push/pull driver, a serial resistor of 4.7 K Ω must be connected instead of pull-up. Avoid resetting the PD69208T4 IC directly by the RESET_N pin. PD69200 controls the PD69204T4 ICs when system reset is needed.

For more information about this pin connectivity, see the hardware application note. (Catalog Number: PD69208_AN_211).

7.15 System OK Indication

Digital output pin to host is used as a system validity indication. When system is OK pin state is low. The behavior of this output is controlled by software mask register settings (Mask 0×28). The mask default settings is 0, meaning that this pin indicates valid software and V_{MAIN} is in range. This pin is active low.



For more information, see the Serial Communication Protocol User Guide (Catalog Number: PD69200_UG_COMM_PROT).

7.16 Interrupt Pin

Interrupt out from PoE controller, indicating events such as: port on, port off, port fault, PoE device fault, voltage out of range, and more. For a full list of interrupt events, see the Serial Communication Protocol User Guide (Catalog Number: PD69200_UG_COMM_PROT). This pin is active low.

7.17 Port Matrix Control

Port matrix control enables layout designers to ascribe each physical port in the system to a logical port if required.

7.18 Power Good Interrupt

Interrupt from power supply directly to PD69208T4 manager. For systems comprising more than a single power supply, in case one power supply fails, a port shutdown mechanism is executed to maintain operation and prevent collapse of other power supplies.

When function is used, PGD0, PGD1, PGD2, and PGD3 should be connected to main power supplies status indication pin. Any change of at least 1 μ s on these lines triggers a pre-defined disconnection matrix. This matrix is defined by PD69200 system power parameters. The port shutdown function reacts within 2 μ s to any power good event.

7.19 LED Stream


The direct SPI interface to an external LED stream circuitry that can drive LEDs directly without the host intervention. It enables designers to implement a simple LED circuit that does not require a software code. The LED stream clock frequency is 1 MHz.

For more information, see the TN-218 (Catalog number PD69200_TN_218).



7.20 Power Sequencing





When using external Vaux5 or Vaux3p3

- Td1: V_{MAIN} at 5 V to V_{aux5} > 0 μs
- Td2: Vaux5 to Vaux3p3 > 0 μs
- Td3: Vaux3p3 to Vaux5 > 0 μs
- Td4: Vaux5 to Vmain at 5 V > 0 μs
- DV_{DD} = V_{aux3p3}

Note: See the Application Note AN211-Designing a PD69208 48-port PoE System 802.3af/802.3at compliant.

For proper operations, you need to ensure that V_{MAIN} is always in the highest voltage connected to the IC. With an external DC-DC converter, the maximum 3.3 V slew rate is 100 ms.



8 Ordering Information

The following table lists the ordering information for the PD69200 and PD69208T4 devices.

Part Number	Package	Packaging Type	Temperature	Part Marking	Tray Marking
PD69200D ¹ -VVVV ² SS ³	Plastic QFN	Tray	–40 °C to 85 °C	Microsemi	PD69200D-VVVVSS
	5 mm × 5 mm			Logo	PD-0000G3bb ⁷
	(32 lead)			NXP Logo	YYWW
				PD69200	
				M15M7V ⁴	
				XXXXX ⁵	
				ΥΥΥΥΥ ⁶	
PD69200D-VVVVSS-TR	Plastic QFN	Tape and	–40 °C to 85 °C	Microsemi	PD69200-VVVVSS-TR
	8 mm × 8 mm	Reel		Logo	PD-OOOOT3bb ⁷
	(32 lead)			NXP Logo	YYWW
				PD69200	
				M15M7V ⁴	
				XXXXX ⁵	
				ΥΥΥΥΥ ⁶	
PD69208T4ILQ-TR-LE	Plastic QFN	Tape and	–40 °C to 85 °C	Microsemi	
	8 mm × 8 mm	Reel		Logo	
	(56 lead)			PD69208T4	
				L E e4 ⁸	
				YYWWNNN ⁹	

Table 30 • Ordering Information

- D stands for the detection method set as: C: Detection Method = 3 and pre-standard; R: Detection Method = IEEE802.3
- 2. VVVV is firmware revision
- 3. SS stands for firmware parameters options
- 4. Short part number
- 5. Mask set
- 6. Date code
- 7. MKTG Product Type (Detection = R: Resistor/D = C: Resistor/Legacy)/Version/SW Parameters /Operation P/N
- 8. L = FAB Code, E for V2R4, and e4 = 2nd level interconnect
- 9. YY = Year, WW = Week, and NNN = trace code

The firmware release note has all required information about how to specify the choice of VVVV and SS.

Find the firmware release notes in the Microchip Software Libraries, and register to My Microchip

account to access the release notes.

Notes:

- The package meets RoHS, Pb-free of the European Council to minimize the environmental impact of electrical equipment.
- Initial burning of controller's firmware is performed in the factory. Firmware upgrades can be performed by users using the communication interface. For more information, see TN-140 (Catalog Number: 06-0024-081).



The following table lists the manufacturing and ordering part numbers of PD69208T4 devices.

Ordering Part Number	Die Revision	Product Revision Code	Manufacturing Part Number
PD69208T4ILQ-TR-LE	V2R4	E	PD69208T4ILQ-TR-LE





Microsemi Headquarters

One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Sales: +1 (949) 380-6136 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

© 2019 Microsemi. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners. Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi does not grant, explicitly or implicitly, to any parte entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any partent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAS, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions; security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www microsemi.com.

PD-000303603

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Ethernet Development Tools category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

KSZ8863FLL-EVAL KSZ8873MLL-EVAL PD-IM-7648M PD-IM-7648T4 PD70101EVB15F-12 PD70101EVB6F PD70211EVB50FW-5 PD70211EVB72FW-12 EV44F42A WIZ550S2E-232-EVB DFR0272 A000024 DFR0125 UKIT-006GP UKIT-003FE UKIT-002GB UKIT-001FE EVB-KSZ9477 OM-E-ETH DP83867ERGZ-R-EVM UP-POE-A20-0001 2971 3785 ASX00006 ASX00021 ASX00026 XTIB-E ESP32-ETHERNET-KIT-VE EVB-KSZ9897-1 KSZ9031MNX-EVAL AC164121 AC164132 AC320004-5 AC320004-6 AC320004-7 DM320114 DM990004 EV02N47A EV44C93A EV57N07A EVB-KSZ8563 EVB-KSZ9477-1 EVB-KSZ9893 EVB-LAN7430 EVB-LAN7431-EDS EVB-LAN7800LC-1 EVB-LAN7850 EVB-LAN9252-3PORT EVB-LAN9252-ADD-ON EVB-LAN9252-DIGIO