

PIC12F635/PIC16F636/639 Data Sheet

8/14-Pin, Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology

*8-bit, 8-pin Devices Protected by Microchip's Low Pin Count Patent: U. S. Patent No. 5,847,450. Additional U.S. and foreign patents and applications may be issued or pending.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Linear Active Thermistor, Migratable Memory, MXDEV, MXLAB, PS logo, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2007, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PIC[®] MCUs and dsPIC[®] DSCs, KEELOQ[®] code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

MICROCHIP PIC12F635/PIC16F636/639

8/14-Pin Flash-Based, 8-Bit CMOS Microcontrollers With nanoWatt Technology

High-Performance RISC CPU:

- Only 35 instructions to learn:
 - All single-cycle instructions except branches
- Operating speed:
 - DC 20 MHz oscillator/clock input
 - DC 200 ns instruction cycle
- Interrupt capability
- 8-level deep hardware stack
- Direct, Indirect and Relative Addressing modes

Special Microcontroller Features:

- Precision Internal Oscillator:
 - Factory calibrated to ±1%, typical
 - Software selectable frequency range of
 - 8 MHz to 125 kHz
 - Software tunable
 - Two-Speed Start-up mode
 - Crystal fail detect for critical applications
 - Clock mode switching during operation for power savings
- Clock mode switching for low-power operation
- Power-Saving Sleep mode
- Wide operating voltage range (2.0V-5.5V)
- Industrial and Extended Temperature range
- Power-on Reset (POR)
- Wake-up Reset (WUR)
- Independent weak pull-up/pull-down resistors
- Programmable Low-Voltage Detect (PLVD)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR) with software control option
- Enhanced Low-Current Watchdog Timer (WDT) with on-chip oscillator (software selectable nominal 268 seconds with full prescaler) with software enable
- Multiplexed Master Clear with pull-up/input pin
- Programmable code protection (program and data independent)
- High-Endurance Flash/EEPROM cell:
 - 100,000 write Flash endurance
 - 1,000,000 write EEPROM endurance
 - Flash/Data EEPROM Retention: > 40 years

Low-Power Features:

- Standby Current:
- 1 nA @ 2.0V, typical
- Operating Current:
 - 8.5 μA @ 32 kHz, 2.0V, typical
 - 100 μA @ 1 MHz, 2.0V, typical
- Watchdog Timer Current:
 - 1 μA @ 2.0V, typical

Peripheral Features:

- 6/12 I/O pins with individual direction control:
 - High-current source/sink for direct LED drive
 - Interrupt-on-change pin
 - Individually programmable weak pull-ups/ pull-downs
 - Ultra Low-Power Wake-up
- Analog Comparator module with:
 - Up to two analog comparators
 - Programmable On-chip Voltage Reference (CVREF) module (% of VDD)
 - Comparator inputs and outputs externally accessible
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler
 - External Timer1 Gate (count enable)
 - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator if INTOSC mode selected
- KEELOQ[®] compatible hardware Cryptographic module
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins

Low-Frequency Analog Front-End Features (PIC16F639 only):

- Three input pins for 125 kHz LF input signals
- High input detection sensitivity (3 mVPP, typical)
- Demodulated data, Carrier clock or RSSI output selection
- Input carrier frequency: 125 kHz, typical
- Input modulation frequency: 4 kHz, maximum
- 8 internal Configuration registers
- Bidirectional transponder communication (LF talk back)
- Programmable antenna tuning capacitance (up to 63 pF, 1 pF/step)
- Low standby current: 5 μ A (with 3 channels enabled), typical
- Low operating current: 15 μA (with 3 channels enabled), typical
- Serial Peripheral Interface (SPI) with internal MCU and external devices
- Supports Battery Back-up mode and batteryless operation with external circuits

	Program Memory	Program Memory Data Memory				Low Frequency
Device	Flash (words)	SRAM (bytes)	EEPROM (bytes)	I/O	Comparators	Analog Front-End
PIC12F635	1024	64	128	6	1	N
PIC16F636	2048	128	256	12	2	N
PIC16F639	2048	128	256	12	2	Y

Note 1: Any references to PORTA, RAn, TRISA and TRISAn refer to GPIO, GPn, TRISIO and TRISIOn, respectively.

2: VDDT is the supply voltage of the Analog Front-End section (PIC16F639 only). VDDT is treated as VDD in this document unless otherwise stated.

3: VSST is the ground reference voltage of the Analog Front-End section (PIC16F639 only). VSST is treated as VSS in this document unless otherwise stated.

8-Pin Diagrams (PDIP, SOIC, DFN, DFN-S)




TABLE 1: 8-PIN SUMMARY (PDIP, SOIC, DFN, DFN-S)

I/O	Pin	Comparators	Timer	Interrupts	Pull-ups	Basic
GP0	7	C1IN+	_	IOC	Y	ICSPDAT/ULPWU
GP1	6	C1IN-	_	IOC	Y	ICSPCLK
GP2	5	C1OUT	TOCKI	INT/IOC	Y	—
GP3 ⁽¹⁾	4	_	—	IOC	Y(2)	MCLR/VPP
GP4	3	—	T1G	IOC	Y	OSC2/CLKOUT
GP5	2	—	T1CKI	IOC	Y	OSC1/CLKIN
	1	_	_	_	_	Vdd
	8					Vss

Note 1: Input only.

2: Only when pin is configured for external MCLR.

14-Pin Diagram (PDIP, SOIC, TSSOP)




TABLE 2: 14-PIN SUMMARY (PDIP, SOIC, TSSOP)

I/O	Pin	Comparators	Timer	Interrupts	Pull-ups	Basic
RA0	13	C1IN+	_	IOC	Y	ICSPDAT/ULPWU
RA1	12	C1IN-	_	IOC	Y	VREF/ICSPCLK
RA2	11	C1OUT	TOCKI	INT/IOC	Y	—
RA3 ⁽¹⁾	4	_	_	IOC	Y(2)	MCLR/Vpp
RA4	3	—	T1G	IOC	Y	OSC2/CLKOUT
RA5	2	—	T1CKI	IOC	Y	OSC1/CLKIN
RC0	10	C2IN+	—	—	—	—
RC1	9	C2IN-	—	—	—	—
RC2	8	—	—	—	—	—
RC3	7	—	_	—	_	—
RC4	6	C2OUT	—	—	—	—
RC5	5	_				
	1	—	—	—	—	Vdd
_	14	_	_			Vss

Note 1: Input only.

2: Only when pin is configured for external MCLR.

16-Pin Diagram




TABLE 3: 16-PIN SUMMARY

I/O	Pin	Comparators	Timer	Interrupts	Pull-ups	Basic
RA0	12	C1IN+		IOC	Y	ICSPDAT/ULPWU
RA1	11	C1IN-	_	IOC	Y	VREF/ICSPCLK
RA2	10	C1OUT	TOCKI	INT/IOC	Y	—
RA3 ⁽¹⁾	3	_	_	IOC	Y(2)	MCLR/Vpp
RA4	2	—	T1G	IOC	Y	OSC2/CLKOUT
RA5	1	—	T1CKI	IOC	Y	OSC1/CLKIN
RC0	9	C2IN+	—	—	—	—
RC1	8	C2IN-	—	—	—	—
RC2	7	—	—	—	—	—
RC3	6	—	—	—	—	—
RC4	5	C2OUT	—	—	—	—
RC5	4	—	—	_	—	—
—	16	—	—	—	—	Vdd
	13	—		—	—	Vss
_	14	_	_	_	_	NC
	15				—	NC

Note 1: Input only.

2: Only when pin is configured for external MCLR.

20-Pin Diagram




TABLE 4:	20-PIN SUMMARY
----------	-----------------------

I/O	Pin	Analog Front-End	Comparators	Timer	Interrupts	Pull-ups	Basic
RA0	19	_	C1IN+	—	IOC	Y	ICSPDAT/ULPWU
RA1	18	_	C1IN-	_	IOC	Y	VREF/ICSPCLK
RA2	17	—	C1OUT	T0CKI	INT/IOC	Y	—
RA3 ⁽¹⁾	4	_	—	_	IOC	Y(2)	MCLR/Vpp
RA4	3	—	—	T1G	IOC	Y	OSC2/CLKOUT
RA5	2	—	—	T1CKI	IOC	Y	OSC1/CLKIN
RC0	16	—	C2IN+	_	—	_	—
RC1	15	—	C2IN-	_	—	_	CS
RC2	14	ALERT	—	_	—	_	SCLK
RC3	7	LFDATA/RSSI	—	_	—	_	CCLK/SDIO
RC4	6	—	C2OUT	_	—	_	—
RC5	5	—	—	—	—	—	—
—	8	—	—	_	—	_	VDDT ⁽³⁾
—	13	—	—	_	—	_	Vsst ⁽⁴⁾
—	11	LCX	—	_	—	—	—
—	10	LCY	—	_	—	_	—
—	9	LCZ	—	_	—	_	—
—	12	LCCOM	—		—		
—	1	—	—		—	_	Vdd
	20			_	_	_	Vss

Note 1: Input only.

2: Only when pin is configured for external MCLR.

3: VDDT is the supply voltage of the Analog Front-End section (PIC16F639 only). VDDT is treated as VDD in this document unless otherwise stated.

4: VSST is the ground reference voltage of the Analog Front-End section (PIC16F639 only). VSST is treated as VSS in this document unless otherwise stated.

Table of Contents

Device Overview	9
Memory Organization	17
Clock Sources	35
I/O Ports	47
Timer0 Module	61
Timer1 Module with Gate Control	64
Comparator Module	71
Data EEPROM Memory	
KEELOQ [®] Compatible Cryptographic Module	95
Electrical Specifications	163
DC and AC Characteristics Graphs and Tables	191
Packaging Information	
ne Support	223
ms Information and Upgrade Hot Line	223
er Response	224
ndix A: Data Sheet Revision History	225
lwide Sales and Service	232
	Memory Organization Clock Sources

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.


NOTES:

1.0 DEVICE OVERVIEW


This document contains device specific information for the PIC12F635/PIC16F636/639 devices.

Block Diagrams and pinout descriptions of the devices are as follows:

- PIC12F635 (Figure 1-1, Table 1-1)
- PIC16F636 (Figure 1-2, Table 1-2)
- PIC16F639 (Figure 1-3, Table 1-3)










TABLE 1-1: PIC12F635 PINOUT DESCRIPTIONS

Name	Function	Input Type	Output Type	Description
GP0/C1IN+/ICSPDAT/ULPWU	GP0	TTL		General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down. Selectable Ultra Low-Power Wake-up pin.
	C1IN+	AN	_	Comparator 1 input – positive.
	ICSPDAT	TTL	CMOS	Serial programming data I/O.
	ULPWU	AN		Ultra Low-Power Wake-up input.
GP1/C1IN-/ICSPCLK	GP1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	C1IN-	AN	_	Comparator 1 input – negative.
	ICSPCLK	ST	_	Serial programming clock.
GP2/T0CKI/INT/C1OUT	GP2	ST	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	T0CKI	ST	—	External clock for Timer0.
	INT	ST	_	External interrupt.
	C1OUT	_	CMOS	Comparator 1 output.
GP3/MCLR/Vpp	GP3	TTL	_	General purpose input. Individually controlled interrupt-on-change.
	MCLR	ST	_	Master Clear Reset. Pull-up enabled when configured as MCLF
	Vpp	ΗV	_	Programming voltage.
GP4/T1G/OSC2/CLKOUT	GP4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	T1G	ST	_	Timer1 gate.
	OSC2	_	XTAL	XTAL connection.
	CLKOUT	_	CMOS	TOSC/4 reference clock.
GP5/T1CKI/OSC1/CLKIN	GP5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	T1CKI	ST	_	Timer1 clock.
	OSC1	XTAL	_	XTAL connection.
	CLKIN	ST	_	TOSC reference clock.
Vdd	Vdd	D	—	Power supply for microcontroller.
Vss	Vss	D	_	Ground reference for microcontroller.
Legend: AN = Analog input HV = High Voltage		_		S compatible input or output D = Direct tit Trigger input with CMOS levels

HV = High Voltage TTL = TTL compatible input

XTAL = Crystal

Name	Function	Input Type	Output Type	Description
RA0/C1IN+/ICSPDAT/ULPWU	RA0	TTL	_	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down. Selectable Ultra Low-Power Wake-up pin.
	C1IN+	AN	—	Comparator 1 input – positive.
	ICSPDAT	TTL	CMOS	Serial programming data I/O.
	ULPWU	AN	—	Ultra Low-Power Wake-up input.
RA1/C1IN-/VREF/ICSPCLK	RA1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	C1IN-	AN	_	Comparator 1 input – negative.
	VREF	AN	_	External voltage reference
	ICSPCLK	ST	_	Serial programming clock.
RA2/T0CKI/INT/C1OUT	RA2	ST	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	T0CKI	ST	—	External clock for Timer0.
	INT	ST	_	External interrupt.
	C10UT	_	CMOS	Comparator 1 output.
RA3/MCLR/Vpp	RA3	TTL	_	General purpose input. Individually controlled interrupt-on-chang
	MCLR	ST	_	Master Clear Reset. Pull-up enabled when configured as MCLR
	VPP	ΗV	_	Programming voltage.
RA4/T1G/OSC2/CLKOUT	RA4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	T1G	ST	_	Timer1 gate.
	OSC2	_	XTAL	XTAL connection.
	CLKOUT		CMOS	TOSC/4 reference clock.
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up/pull-down.
	T1CKI	ST	—	Timer1 clock.
	OSC1	XTAL	_	XTAL connection.
	CLKIN	ST	_	TOSC reference clock.
RC0/C2IN+	RC0	TTL	CMOS	General purpose I/O.
	C2IN+	AN	_	Comparator 1 input – positive.
RC1/C2IN-	RC1	TTL	CMOS	General purpose I/O.
	C2IN-	AN	_	Comparator 1 input – negative.
RC2	RC2	TTL	CMOS	General purpose I/O.
RC3	RC3	TTL	CMOS	General purpose I/O.
RC4/C2OUT	RC4	TTL	CMOS	General purpose I/O.
	C2OUT		CMOS	Comparator 2 output.
RC5	RC5	TTL	CMOS	General purpose I/O.
Vdd	Vdd	D		Power supply for microcontroller.
Vss	Vss	D		Ground reference for microcontroller.

PIC16F636 PINOUT DESCRIPTIONS TARI E 1-2.

HV = High Voltage TTL = TTL compatible input ST XTAL = Crystal

TABLE 1-3: PIC16F639 PINOUT DESCRIPTIONS

л л л л л л л л л л л л л л л л л л л	AN AN AN TTL AN TTL AN TTL AN TTL AN TTL ST ST TTL ST HV	 CMOS CMOS CMOS CMOS CMOS CMOS	Common reference for analog inputs. 125 kHz analog X channel input. 125 kHz analog Y channel input. 125 kHz analog Z channel input. 125 kHz analog Z channel input. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. Selectable Ultra Low-Power Wake-up pin. Comparator1 input – positive. Serial Programming Data IO. Ultra Low-Power Wake-up input. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. Comparator1 input – negative. External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External clock for Timer0. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change. Master Clear Reset. Pull-up enabled when configured as MCLF
л Т Т Т Т Т Т Т Т Т Т Т Т Т	AN AN TTL AN TTL AN TTL AN AN ST ST ST ST TTL ST	— CMOS — — — — CMOS — —	125 kHz analog Y channel input. 125 kHz analog Z channel input. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. Selectable Ultra Low-Power Wake-up pin. Comparator1 input – positive. Serial Programming Data IO. Ultra Low-Power Wake-up input. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. Comparator1 input – negative. External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
л Т 1 Л Л Л Л Л	AN TTL AN TTL AN TTL AN AN ST ST ST ST TTL ST	— CMOS — — — — CMOS — —	125 kHz analog Z channel input. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. Selectable Ultra Low-Power Wake-up pin. Comparator1 input – positive. Serial Programming Data IO. Ultra Low-Power Wake-up input. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. Comparator1 input – negative. External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
Т 1 Л 1 Л 1 Л 1 Л 1 Л 1 Л 1 Л 1 Л	AN TTL AN TTL AN TTL AN AN ST ST ST ST TTL ST	— CMOS — — — — CMOS — —	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. Selectable Ultra Low-Power Wake-up pin. Comparator1 input – positive. Serial Programming Data IO. Ultra Low-Power Wake-up input. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. Comparator1 input – negative. External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
л 1 J 1 K	AN TTL AN TTL AN AN ST ST ST TTL ST	— CMOS — — — — CMOS — —	Individually enabled pull-up/pull-down. Selectable Ultra Low-Power Wake-up pin. Comparator1 input – positive. Serial Programming Data IO. Ultra Low-Power Wake-up input. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. Comparator1 input – negative. External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
Т 1 , , , , , , , , , , , , , , , , , , ,	TTL AN TTL AN AN ST ST ST ST TTL ST	— CMOS — — — — CMOS — —	Serial Programming Data IO. Ultra Low-Power Wake-up input. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. Comparator1 input – negative. External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
и К С С С С С С С С С С С С С С С С С С	AN TTL AN ST ST ST TTL ST	— CMOS — — — — CMOS — —	Ultra Low-Power Wake-up input. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. Comparator1 input – negative. External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
K	AN AN ST ST ST TTL ST	— — — — — — — —	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. Comparator1 input – negative. External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
K	AN AN ST ST ST TTL ST	— — — — — — — —	Individually enabled pull-up/pull-down. Comparator1 input – negative. External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
K	AN ST ST ST TTL ST		External voltage reference Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
K	ST ST ST TTL ST		Serial Programming Clock. General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
-	ST ST TTL ST		General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
-	ST ST TTL ST		Individually enabled pull-up/pull-down. External clock for Timer0. External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
- 1	ST — TTL ST		External Interrupt. Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
-	- TTL ST	— CMOS — —	Comparator1 output. General purpose input. Individually controlled interrupt-on-change.
1	ST	CMOS —	General purpose input. Individually controlled interrupt-on-change.
	ST	_ 	interrupt-on-change.
			Master Clear Reset. Pull-up enabled when configured as MCLF
	ΗV		
			Programming voltage.
1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down.
	ST	—	Timer1 gate.
	_	XTAL	XTAL connection.
т	_	CMOS	Tosc reference clock.
1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up/pull-down.
	ST	_	Timer1 clock.
Х	XTAL	—	XTAL connection.
	ST	—	Tosc/4 reference clock.
٦	TTL	CMOS	General purpose I/O.
	AN	_	Comparator1 input – positive.
٦	TTL	CMOS	General purpose I/O.
	AN	—	Comparator1 input – negative.
1	TTL	—	Chip select input for SPI communication with internal pull-up resistor.
1	TTL	CMOS	General purpose I/O.
1	TTL		Digital clock input for SPI communication.
- -	_]	OD	Output with internal pull-up resistor for AFE error signal.
-	<u>с</u>	TTL AN TTL AN TTL AN TTL TTL TTL TTL TTL TTL TTL	TTL CMOS AN — TTL CMOS AN — TTL CMOS TTL — TTL CMOS TTL CMOS TTL — TTL CMOS TTL CMOS TTL CMOS TTL CMOS TTL OD

Name	Function	Input Type	Output Type	Description
RC3/LFDATA/RSSI/CCLK/SDO	RC3	TTL	CMOS	General purpose I/O.
	LFDATA	_	CMOS	Digital output representation of analog input signal to LC pins.
	RSSI	_	Current	Received signal strength indicator. Analog current that is proportional to input amplitude.
	CCLK	_	—	Carrier clock output.
	SDIO	TTL	CMOS	Input/Output for SPI communication.
RC4/C2OUT	RC4	TTL	CMOS	General purpose I/O.
	C2OUT	_	CMOS	Comparator2 output.
RC5	RC5	TTL	CMOS	General purpose I/O.
Vddt	Vddt	D	—	Power supply for Analog Front-End. In this document, VDDT is treated the same as VDD, unless otherwise stated.
Vsst	Vsst	D	—	Ground reference for Analog Front-End. In this document, VSST is treated the same as VSS, unless otherwise stated.
Vdd	Vdd	D		Power supply for microcontroller.
Vss	Vss	D	—	Ground reference for microcontroller.
Legend: AN = Analog input or output HV = High Voltage		CM ST		OS compatible input or output D = Direct mitt Trigger input with CMOS levels OD = Open Drain

PIC16F639 PINOUT DESCRIPTIONS (CONTINUED) **TABLE 1-3:**

TTL = TTL compatible input

ST

XTAL = Crystal

NOTES:

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC12F635/PIC16F636/639 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first $1K \times 14$ (0000h-03FFh, for the PIC12F635) and $2K \times 14$ (0000h-07FFh, for the PIC16F636/639) is physically implemented. Accessing a location above these boundaries will cause a wraparound within the first $2K \times 14$ space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).

2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into two banks, which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. Register locations 20h-7Fh in Bank 0 and A0h-BFh in Bank 1 are GPRs, implemented as static RAM for the PIC16F636/639. For the PIC12F635, register locations 40h through 7Fh are GPRs implemented as static RAM. Register locations F0h-FFh in Bank 1 point to addresses 70h-7Fh in Bank 0. All other RAM is unimplemented and returns '0' when read. RP0 of the STATUS register is the bank select bit.

<u>RP1</u> <u>RP0</u>

0	0	\rightarrow	Bank 0 is selected
0	1	\rightarrow	Bank 1 is selected
1	0	\rightarrow	Bank 2 is selected
1	1	\rightarrow	Bank 3 is selected

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK OF THE PIC12F635





FIGURE 2-2: PROGRAM MEMORY MAP AND STACK OF THE PIC16F636/639



2.2.1 GENERAL PURPOSE REGISTER

The register file is organized as 64 x 8 for the PIC12F635 and 128 x 8 for the PIC16F636/639. Each register is accessed, either directly or indirectly, through the File Select Register, FSR (see Section 2.4 "Indirect Addressing, INDF and FSR Registers").

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Figure 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

	File		File		File		File
	Address		Address		Address		Addres
Indirect addr. ⁽¹⁾	00h	Indirect addr. ⁽¹⁾	80h	Accesses	100h	Accesses	180h
TMR0	01h	OPTION_REG	81h	00h-0Bh	101h	80h-8Bh	181h
PCL	02h	PCL	82h		102h		182h
STATUS	03h	STATUS	83h		103h		183h
FSR	04h	FSR	84h		104h		184h
GPIO	05h	TRISIO	85h		105h		185h
	06h		86h		106h		186h
	07h		87h		107h		187h
	08h		88h		108h		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah		10Ah		18Ah
INTCON	0Bh	INTCON	8Bh		10Bh		18Bh
PIR1	0Ch	PIE1	8Ch		10Ch		18Ch
	0Dh		8Dh		10Dh		18Dh
TMR1L	0Eh	PCON	8Eh		10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh		10Fh		18Fh
T1CON	10h	OSCTUNE	90h	CRCON	110h		190h
	11h		91h	CRDAT0 ⁽²⁾	111h		191h
	12h		92h	CRDAT1 ⁽²⁾	112h		192h
	13h		93h	CRDAT2 ⁽²⁾	113h		193h
	14h	LVDCON	94h	CRDAT3 ⁽²⁾	114h		194h
	15h	WPUDA	95h		115h		195h
	16h	IOCA	96h		116h		196h
	17h	WDA	97h		117h		197h
WDTCON	18h		98h		118h		198h
CMCON0	19h	VRCON	99h		119h		199h
CMCON1	1Ah	EEDAT	9Ah		11Ah		19Ah
	1Bh	EEADR	9Bh		11Bh		19Bh
	1Ch	EECON1	9Ch		11Ch		19Ch
	1Dh	EECON2 ⁽¹⁾	9Dh		11Dh		19Dh
	1Eh	LEGGINE	9Eh		11Eh		19Eh
	1Fh		9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
	2011		7011		12011		
	3Fh						
General	40h						
Purpose							
Register			EFh		16Fh		1EFh
64 Bytes		Accesses	F0h	Accesses	170h	Accesses	1F0h
	7Fh	70h-7Fh	FFh	70h-7Fh	17Fh	Bank 0	1FFh
Bank 0		Bank 1	•	Bank 2		Bank 3	
Unimple							

FIGURE 2-3: PIC12E635 SPECIAL FUNCTION REGISTERS

2: CRDAT<3:0> registers are KEELOQ[®] hardware peripheral related registers and require the execution of the "KEELOQ[®] Encoder License Agreement" regarding implementation of the module and access to related registers. The "KEELOQ[®] Encoder License Agreement" may be accessed through the Microchip web site located at <u>www.microchip.com/KEELOQ</u> or by contacting your local Microchip Sales Representative.

FIGURE 2-4: PIC16F636/639 SPECIAL FUNCTION REGISTERS

	File		File		File		File
	Address		Address		Address		Addres
Indirect addr. ⁽¹⁾	00h	Indirect addr. (1)	80h	Accesses	100h	Accesses	180h
TMR0	01h	OPTION_REG	81h	00h-0Bh	101h	80h-8Bh	181h
PCL	02h	PCL	82h		102h		182h
STATUS	03h	STATUS	83h		103h		183h
FSR	04h	FSR	84h		104h		184h
PORTA	05h	TRISA	85h		105h		185h
	06h		86h		106h		186h
PORTC	07h	TRISC	87h		107h		187h
	08h		88h		108h		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah		10Ah		18Ah
INTCON	0Bh	INTCON	8Bh		10Bh		18Bh
PIR1	0Ch	PIE1	8Ch		10Ch		18Ch
	0Dh		8Dh		10Dh		18Dh
TMR1L	0Eh	PCON	8Eh		10Eh		18Eh
TMR1H	0Fh	OSCCON	8Fh		10Fh		18Fh
T1CON	10h	OSCTUNE	90h	CRCON	110h		190h
	11h		91h	CRDAT0 ⁽²⁾	111h		191h
	12h		92h	CRDAT1 ⁽²⁾	112h		192h
	13h		93h	CRDAT2 ⁽²⁾	113h		193h
	14h	LVDCON	94h	CRDAT3 ⁽²⁾	114h		194h
	15h	WPUDA	95h		115h		195h
	16h	IOCA	96h		116h		196h
	17h	WDA	97h		117h		197h
WDTCON	18h		98h		118h		198h
CMCON0	19h	VRCON	99h		119h		199h
CMCON1	1Ah	EEDAT	9Ah		11Ah		19Ah
	1Bh	EEADR	9Bh		11Bh		19Bh
	1Ch	EECON1	9Ch		11Ch		19Ch
	1Dh	EECON2 ⁽¹⁾	9Dh		11Dh		19Dh
	1Eh		9Eh		11Eh		19Eh
	1Fh		9Fh		11Fh		19Fh
General	20h	General	A0h		120h		1A0h
Purpose		Purpose					
Register 96 Bytes		Register 32 Bytes					
30 Dytes		32 Dytes	BFh				
			C0h				
			EFh		16Fh		1EFh
		Accesses	F0h	Accesses	170h	Accesses	1F0h
	7Fh	70h-7Fh	FFh	70h-7Fh	17Fh	Bank 0	1FFh
Bank 0	_	Bank 1	I	Bank 2	!	Bank 3	 1

Unimplemented data memory locations, read as '0'.

Note 1: Not a physical register.

2: CRDAT<3:0> registers are KEELOQ hardware peripheral related registers and require the execution of the "KEELOQ[®] Encoder License Agreement" regarding implementation of the module and access to related registers. The "KEELOQ[®] Encoder License Agreement" may be accessed through the Microchip web site located at <u>www.microchip.com/KEELOQ</u> or by contacting your local Microchip Sales Representative.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR/ WUR	Page
Bank ()										
00h	INDF		this location		nts of FSR to	o address dat	a memory			XXXX XXXX	32,137
01h	TMR0	Timer0 Mo	dule Registe	er						xxxx xxxx	61,137
02h	PCL	Program C	ounter's (PC	C) Least Sign	ificant Byte					0000 0000	32,137
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	26,137
04h	FSR	Indirect Da	ta Memory A		xxxx xxxx	32,137					
05h	GPIO	_	_	GP5	GP4	GP3	GP2	GP1	GP0	xx xx00	47,137
06h	_	Unimpleme	ented		—	_					
07h	_	Unimpleme	ented			_	_				
08h	_	Unimpleme	ented			—	_				
09h	_	Unimpleme	ented			_	_				
0Ah	PCLATH	_	_	_	Write Buffer	for upper 5 b	its of Progra	m Counter		0 0000	32,137
0Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF ⁽²⁾	0000 000x	28,137
0Ch	PIR1	EEIF	LVDIF	CRIF	_	C1IF	OSFIF	_	TMR1IF	000- 00-0	30,137
0Dh	—	Unimpleme	ented							_	_
0Eh	TMR1L	Holding Re	gister for the	e Least Signi	ificant Byte o	f the 16-bit TI	MR1			xxxx xxxx	64,137
0Fh	TMR1H	Holding Re	gister for the	e Most Signif	ficant Byte of	the 16-bit TM	/IR1			XXXX XXXX	64,137
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	68,137
11h	—	Unimpleme	ented							_	_
12h	—	Unimpleme	ented							_	_
13h	_	Unimpleme	ented							_	_
14h	_	Unimpleme	ented							_	_
15h	—	Unimpleme	ented							_	_
16h	_	Unimpleme	ented							_	_
17h	_	Unimpleme	ented							—	_
18h	WDTCON	_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	144,137
19h	CMCON0		COUT	_	CINV	CIS	CM2	CM1	CM0	-0-0 0000	79,137
1Ah	CMCON1	_	_	_	_	_	_	T1GSS	CMSYNC	10	82,137
1Bh	—	Unimpleme	ented							—	_
1Ch	—	Unimpleme	ented							—	_
1Dh	—	Unimpleme	ented							—	_
1Eh	—	Unimpleme	ented							_	_
1Fh	—	Unimpleme	ented							_	—

TABLE 2-1:	PIC12F635 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0

Legend: Note

- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

1:

<u>Other (non Power-up)</u> Resets include MCLR Reset and Watchdog Timer Reset during normal operation. MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset but will set again if the mis-2: match exists.

TABLE 2-2: PIC12F635 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR/ WUR	Page
Bank	1										
80h	INDF		ng this loca vsical regist		ontents of	FSR to ad	dress data	memory		xxxx xxxx	32,137
81h	OPTION_REG	RAPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	63,137
82h	PCL	Program	Counter's (PC) Least	Significant	Byte				0000 0000	32,137
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	26,137
84h	FSR	Indirect D	ata Memor	•	xxxx xxxx	32,137					
85h	TRISIO	_	—	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111
86h		Unimplem	nented		—	—					
87h	_	Unimplem	nented		_	_					
88h	_	Unimplem	nimplemented								_
89h	_	Unimplem	nented							_	_
8Ah	PCLATH	—		—	Write Buff	er for uppe	er 5 bits of	Program C	ounter	0 0000	32,137
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF ⁽³⁾	0000 000x	28,137
8Ch	PIE1	EEIE	LVDIE	CRIE	_	C1IE	OSFIE	_	TMR1IE	000- 00-0	29,137
8Dh	—	Unimplem	nented							—	—
8Eh	PCON	_	—	ULPWUE	SBOREN	WUR	_	POR	BOR	01 q-qq	31,137
8Fh	OSCCON	—	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	36,137
90h	OSCTUNE	_	—	_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	40,137
91h		Unimplem	nented							—	—
92h	_	Unimplem	nented							—	_
93h		Unimplem	nented							—	—
94h	LVDCON	_	—	IRVST	LVDEN	—	LVDL2	LVDL1	LVDL0	00-000	00 -000
95h	WPUDA ⁽²⁾	_	—	WPUDA5	WPUDA4	_	WPUDA2	WPUDA1	WPUDA0	11 -111	11 -111
96h	IOCA	_	—	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
97h	WDA ⁽²⁾	—	—	WDA5	WDA4	—	WDA2	WDA1	WDA0	11 -111	11 -111
9Bh	_	Unimplem	nented							—	
99h	VRCON	VREN	—	VRR	—	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
9Bh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
9Ch	EECON1	_	_	_	_	WRERR	WREN	WR	RD	x000	q000
9Dh	EECON2	EEPROM	Control Re	egister 2 (n	ot a physic	al register	·)				
9Eh	_	Unimplem	nented							—	—
9Fh		Unimplem	nented							—	—

Legend: -= Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: GP3 pull-up is enabled when pin is configured as MCLR in the Configuration Word register.

3: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset, but will set again if the mismatch exists.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR/ WUR	Page
Bank	C										
00h	INDF		ng this loca ysical regis		ontents of F	SR to addr	ess data m	emory		XXXX XXXX	32,137
01h	TMR0	Timer0 M	odule Regi	ster						xxxx xxxx	61,137
02h	PCL	Program	Counter's (PC) Least	Significant	Byte				0000 0000	32,137
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	26,137
04h	FSR	Indirect D	ata Memo	y Address		xxxx xxxx	32,137				
05h	PORTA	_	RA5 RA4 RA3 RA2 RA1 RAC								48,137
06h	_	Unimplen	nented							_	_
07h	PORTC	_	_	RC5	RC4	RC3	RC2	RC1	RC0	xx xx00	57,137
08h	_	Unimplen	nented							—	—
09h	_	Unimplen	nented							_	_
0Ah	PCLATH	_	_	_	Write Buffe	er for upper	5 bits of Pr	ogram Coui	nter	0 0000	32,137
0Bh	INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF ⁽²⁾	0000 000x	28,137
0Ch	PIR1	EEIF	LVDIF	CRIF	C2IF	C1IF	OSFIF	_	TMR1IF	0000 00-0	30,137
0Dh	_	Unimplen	Inimplemented								-
0Eh	TMR1L	Holding F	Holding Register for the Least Significant Byte of the 16-bit TMR1							xxxx xxxx	64,137
0Fh	TMR1H	Holding F	Register for	the Most S	Significant B	byte of the 1	6-bit TMR1			xxxx xxxx	64,137
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0000 0000	68,137
11h	_	Unimplen	nented							—	-
12h	_	Unimplen	nented							—	-
13h	_	Unimplen	nented							—	_
14h		Unimplen	nented							—	_
15h		Unimplen	nented							—	_
16h	_	Unimplen	nented							—	_
17h	—	Unimplen	nented							—	—
18h	WDTCON	—	—	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	144,137
19h	CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	79,137
1Ah	CMCON1	—	—	_	—	—	—	T1GSS	C2SYNC	10	82,137
1Bh	—	Unimplen	nented							—	—
1Ch	_	Unimplen	nented							—	_
1Dh	—	Unimplen	nented							—	—
1Eh	—	Unimplen	nented							—	—
1Fh	—	Unimplen	nented							—	_

Legend: -= Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset but will set again if the mismatch exists.

86h Unimplemented 87h TRISC TRISC3 TRISC3 TRISC2 TRISC1 TRISC0 11 1111 11 1111 88h Unimplemented												_
BOh INDF Addressing this location uses contents of FSR to address data memory (not a physical register) xxxx xxxxx 32.137 81h OPTION.REG RAPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 1111 1111 63.137 82h PCL Program Counter's (PC) Least Significant Byte 0000 0000 32.137 83h STATUS IRP RP1 RP0 TO PD Z DC C 0001 1111 1111 63.137 84h FSR Indirect Data Memory Address Pointer xxxx xxxx 32.137 26.137 85h TRISC — — TRISCS TRISA TRISA TRISA TRISA 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 <t< th=""><th>Addr</th><th>Name</th><th>Bit 7</th><th>Bit 6</th><th>Bit 5</th><th>Bit 4</th><th>Bit 3</th><th>Bit 2</th><th>Bit 1</th><th>Bit 0</th><th>POR/BOR/</th><th>Page</th></t<>	Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR/BOR/	Page
India physical register) International and a physical register) 81h OPTION_REG RAPU INTEDG TOSE PSA PS2 PS1 PS0 1111 1111 63.137 82h PCL Program Counter's (PC) Least Significant Byte 0000 0001 32.137 83h STATUS IRP RP1 RP0 TO PD Z DC C 0001 32.137 85h TRISA — — TRISA5 TRISA4 TRISA3 TRISA2 TRISA0 11 1111 11 1111 86h — Unimplemented — TRISC3 TRISC3 TRISC3 TRISC3 TRISC1 TRISC0 0 0000 32.137 86h — Unimplemented — — — — — — — — — — — — M MCL POR <	Bank	1			•	•	•		•			•
Orn Honolete Number Formation Numer Formation Number Formation	80h	INDF		0		contents of	FSR to ad	ldress data	memory		XXXX XXXX	32,137
BAB STATUS IRP RP1 RP0 TO PD Z DC C 0001 1xxx 22,137 84h FSR Indirect Data Memory Address Pointer xxxx xxxx 32,137 85h TRISA — — TRISA5 TRISA4 TRISA2 TRISA1 TRISA0 11 1111 <t< td=""><td>81h</td><td>OPTION_REG</td><td>RAPU</td><td>INTEDG</td><td>TOCS</td><td>T0SE</td><td>PSA</td><td>PS2</td><td>PS1</td><td>PS0</td><td>1111 1111</td><td>63,137</td></t<>	81h	OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	63,137
84h FSR Indirect Data Memory Address Pointer xxxx xxxx 32,137 85h TRISA — — TRISA5 TRISA4 TRISA3 TRISA1 TRISA0 11 1111 11 1111 86h — Unimplemented — … <t< td=""><td>82h</td><td>PCL</td><td>Program (</td><td>Counter's</td><td>(PC) Least</td><td>Significant</td><td>Byte</td><td></td><td></td><td>1</td><td>0000 0000</td><td>32,137</td></t<>	82h	PCL	Program (Counter's	(PC) Least	Significant	Byte			1	0000 0000	32,137
8sh TRISA - - TRISA5 TRISA4 TRISA3 TRISA1 TRISA1 TRISA0 11 11111 11 1111 11 1111 11 1111 11 11111 11 11111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 1111 11 11111 -111 1111 </td <td>83h</td> <td>STATUS</td> <td>IRP</td> <td>RP1</td> <td>RP0</td> <td>TO</td> <td>PD</td> <td>Z</td> <td>DC</td> <td>С</td> <td>0001 1xxx</td> <td>26,137</td>	83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	26,137
86h Unimplemented 87h TRISC TRISC5 TRISC4 TRISC3 TRISC2 TRISC0 11 1111 11 1111 88h Unimplemented	84h	FSR	Indirect D	ata Memo	ry Address	Pointer					xxxx xxxx	32,137
87h TRISC — TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 11 1111 11 1111 88h — Unimplemented — — Mimplemented — …<	85h	TRISA			TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
88h Unimplemented 89h Unimplemented Write Buffer for upper 5 bits of Program Counter 0.000 32,137 88h INTCON GIE PEIE TOIE INTE RAIE TOIF INTF RAIF ⁽³⁾ 0.000 0.000 28,137 80h INTCON GIE PEIE TOIE INTE RAIE TOIF INTF RAIF ⁽³⁾ 0.000 0.000 28,137 80h Unimplemented CRIE C2IE C1IE OSFIE TMR1IE 0.000 0.000 29,137 80h Unimplemented TMR1IE 0.000 29,137 80h Unimplemented TUN4 TUN3 TUN2 TUN1 TUN0 <td< td=""><td>86h</td><td>—</td><td>Unimplem</td><td>nented</td><td></td><td></td><td>•</td><td></td><td></td><td></td><td>_</td><td></td></td<>	86h	—	Unimplem	nented			•				_	
89h Unimplemented 8Ah PCLATH Write Buffer for upper 5 bits of Program Counter 0:000 32,137 8Bh INTCON GIE PEIE TOIE INTE RAIE TOIF INTF RAIF ⁽³⁾ 0:000 0:000 28,137 8Ch PIE1 EEIE LVDIE CRIE C2IE C1IE OSFIE TMR1IE 0:000 0:000 29,137 8Dh Unimplemented C2IE C1IE OSFIE TMR1IE 0:000 0:000 29,137 8Dh Unimplemented ULPWUE SBOREN WUR TMR1IE 0:000 01 29,137 8Dh OSCCON IRCF2 IRCF1 IRCF0 OSTS HTS LTS SCS 1:10 0:000 01 0:000 11 0:000 11 0:000 11 0:000 11 0:000 11 0:000 11 0:000	87h	TRISC	—	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
BAh PCLATH - - Write Buffer for upper 5 bits of Program Counter 0 0000 32,137 BBh INTCON GIE PEIE TOIE INTE RAIE TOIF INTF RAIF ⁽³⁾ 0000 000x 28,137 BCh PIE1 EEIE LVDIE CRIE C2IE C1IE OSFIE - TMR1E 0000 000x 28,137 BCh - Unimplemented ECIE C2IE C1IE OSFIE - TMR1E 0000 000x 29,137 BCh - Unimplemented - - Unuturu - <	88h	—	Unimplem	implemented								—
88h INTCON GIE PEIE TOIE INTE RAIE TOIF INTF RAIF ⁽³⁾ 0000 000x 28,137 8Ch PIE1 EEIE LVDIE CRIE C2IE C1IE OSFIE — TMR1IE 0000 0000 28,137 8Dh — Unimplemented CRIE C2IE C1IE OSFIE — TMR1IE 0000 0000 28,137 8Dh — Unimplemented SOR MUR — FOR BOR 01 g-gg 01 u-uu 8Fh OSCCON — IRCF2 IRCF1 IRCF0 OSTS HTS LTS SCS -110 g000 -110 x000 90h OSCTUNE — — — TUN4 TUN3 TUN2 TUN1 TUN0 0 0000 u uu 91h — Unimplemented — TUN4 TUN2 TUN1 TUN0 0 0000 0 0000 0 0000 0 00000 0 00000 0 00000	89h	—	Unimplem	nimplemented								_
8Ch PIE1 EEIE LVDIE CRIE C2IE C1IE OSFIE — TMR1IE 0000 00-0 29,137 8Dh — Unimplemented — ULPWUE SBOREN WUR — POR BOR 01 q-qq 01 u-uu 8Fh OSCCON — IRCF2 IRCF1 IRCF0 OSTS HTS LTS SCS -110 q000 -110 x000 90h OSCTUNE — — — TUN4 TUN3 TUN2 TUN1 TUN0 0 0000 0 u-uuu 90h OSCTUNE — IRCF2 IRCF1 IRCF0 OSTS HTS LTS SCS -110 q000 -110 x000 90h OSCTUNE — IRCF2 IRCF1 IRCF0 OSTS HTS LTS SCS -10 q000 0 u-uuu WUU 91h — Unimplemented — TUN1 TUN1 TUN0 0 0000 0 0000 0 0000 0 0000 0 0000 0 0000 0 0000 0 0000 0 00000 0 0000 0 00000	8Ah	PCLATH	—	—	—	Write Buff	er for uppe	er 5 bits of	Program C	ounter	0 0000	32,137
BDh Unimplemented ICF2 IRCF2 IRCF1 IRCF0 OSTS HTS LTS SCS -110 q000 -110 x000 90h OSCTUNE TUN4 TUN3 TUN2 TUN1 TUN0 0000 uuuuu 91h Unimplemented TUN4 TUN3 TUN2 TUN1 TUN0 0000 uuuuu 110 x000	8Bh	INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF ⁽³⁾	0000 000x	28,137
Beh PCON ULPWUE SBOREN WUR POR BOR 01 q-qq 0u u-uu 8Fh OSCCON IRCF2 IRCF1 IRCF0 OSTS HTS LTS SCS -110 q000 -110 x000 90h OSCTUNE TUN4 TUN3 TUN2 TUN1 TUN0 0 000 u uuu 91h Unimplemented <	8Ch	PIE1	EEIE	LVDIE	CRIE	C2IE	C1IE	OSFIE	—	TMR1IE	0000 00-0	29,137
8Fh OSCCON — IRCF2 IRCF1 IRCF0 OSTS HTS LTS SCS -110 q000 -110 x000 90h OSCTUNE — — — TUN4 TUN3 TUN2 TUN1 TUN0 0 0000 u uuuu 91h — Unimplemented — — TUN4 TUN3 TUN2 TUN1 TUN0 0 0000 u uuuu	8Dh	—	Unimplem	nented							—	_
90h OSCTUNE - - TUN4 TUN3 TUN2 TUN1 TUN0 0000 uuuu 91h Unimplemented Unimplemented	8Eh	PCON	—	—	ULPWUE	SBOREN	WUR	—	POR	BOR	01 q-qq	Ou u-uu
91h Unimplemented 92h Unimplemented 93h Unimplemented 94h LVDCON 95h WPUDA ⁽²⁾ WPUDA5 WPUDA4 WPUDA2 WPUDA0 11 -1	8Fh	OSCCON	—	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	-110 x000
92h Unimplemented 93 93h Unimplemented IVDEN LVDL2 LVDL1 LVDL0 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 -000 00 0000 11 -11	90h	OSCTUNE	_		_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
93h - Unimplemented - 0 - 0 - 0 - 0 - 0 - 0 - 0 0 0 - - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	91h	—	Unimplem	nented							—	—
94h LVDCON IRVST LVDEN LVDL2 LVDL1 LVDL0 00 -00	92h	—	Unimplem	nented							—	_
95h WPUDA(2) — — WPUDA5 WPUDA4 — WPUDA2 WPUDA1 WPUDA0 11	93h	—	Unimplem	nented							—	_
96h IOCA — — IOCA5 IOCA4 IOCA3 IOCA2 IOCA1 IOCA0 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 00 0000 11 -111 111	94h	LVDCON	—	—	IRVST	LVDEN	—	LVDL2	LVDL1	LVDL0	00 -000	00-000
97h WDA ⁽²⁾ — — WDA5 WDA4 — WDA2 WDA1 WDA0 11 -	95h	WPUDA ⁽²⁾	—	_	WPUDA5	WPUDA4	_	WPUDA2	WPUDA1	WPUDA0	11 -111	11 -111
9Bh — Unimplemented	96h		—	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
99h VRCON VREN — VRR — VR3 VR2 VR1 VR0 0-0- 000 <td>97h</td> <td>WDA⁽²⁾</td> <td>—</td> <td>—</td> <td>WDA5</td> <td>WDA4</td> <td>—</td> <td>WDA2</td> <td>WDA1</td> <td>WDA0</td> <td>11 -111</td> <td>11 -111</td>	97h	WDA ⁽²⁾	—	—	WDA5	WDA4	—	WDA2	WDA1	WDA0	11 -111	11 -111
9Ah EEDAT EEDAT7 EEDAT6 EEDAT5 EEDAT4 EEDAT3 EEDAT2 EEDAT1 EEDAT0 0000<	9Bh	—	Unimplem	nented							—	—
9Bh EEADR EEADR7 EEADR6 EEADR5 EEADR4 EEADR3 EEADR2 EEADR1 EEADR0 0000<	99h	VRCON	VREN	_	VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000
9Ch EECON1 — — — WRER WREN WR RD x000 q000 9Dh EECON2 EEPROM Control Register 2 (not a physical register)	9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
9Dh EECON2 EEPROM Control Register 2 (not a physical register) 9Eh Unimplemented	9Bh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
9Eh — Unimplemented — — —	9Ch	EECON1	—	—	—	—	WRERR	WREN	WR	RD	x000	q000
	9Dh	EECON2	EEPROM	Control R	egister 2 (r	not a physic	cal registe	r)				
9Fh — Unimplemented — —	9Eh	—	Unimplem	nented							—	—
	9Fh	—	Unimplem	nented							—	—

TABLE 2-4: PIC16F636/639 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Legend: – = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: RA3 pull-up is enabled when pin is configured as MCLR in the Configuration Word register.

3: MCLR and WDT Reset do not affect the previous value data latch. The RAIF bit will be cleared upon Reset but will set again if the mismatch exists.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR/BOR/ WUR	Page
Bank 2	2										
10Ch	10Ch — Unimplemented									—	_
10Dh	—	Unimpleme	Inimplemented							—	—
10Eh	—	Unimpleme	Jnimplemented						—	—	
10Fh	—	Unimpleme	Unimplemented							—	—
110h	CRCON	GO/DONE	ENC/DEC	_	_	-	_	CRREG1	CRREG0	0000	0000
111h	CRDAT0 ⁽²⁾	Cryptograp	hic Data Re	gister 0						0000 0000	0000 0000
112h	CRDAT1 ⁽²⁾	Cryptograp	hic Data Re	gister 1						0000 0000	0000 0000
113h	CRDAT2 ⁽²⁾	Cryptograp	Cryptographic Data Register 2							0000 0000	0000 0000
114h	CRDAT3 ⁽²⁾	Cryptographic Data Register 3							0000 0000	0000 0000	
115h	—	Unimplemented						—	_		
116h	—	Unimpleme	ented							—	_

Legend: -= Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: CRDAT<3:0> registers are KEELOQ[®] hardware peripheral related registers and require the execution of the "KEELOQ Encoder License Agreement" regarding implementation of the module and access to related registers. The "KEELOQ Encoder License Agreement" may be accessed through the Microchip web site located at <u>www.microchip.com/KEELOQ</u> or by contacting your local Microchip Sales Representative.

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- the arithmetic status of the ALU
- · the Reset status
- the bank select bits for data memory (GPR and SFR)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u u1uu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see **Section 13.0 "Instruction Set Summary"**

Note 1:	The C and DC bits operate as a Borrow
	and Digit Borrow out bit, respectively, in
	subtraction.

REGISTER 2-1: STATUS: STATUS REGISTER

R/W-0	0 R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x						
IRP	RP1	RP0	TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾						
bit 7	·						bit (
Legend:													
R = Read	able bit	W = Writable I	bit	U = Unimple	mented bit, rea	d as '0'							
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown						
bit 7	-	Bank Select bi	t (used for in	direct addressi	ng)								
		1 = Bank 2, 3 (100h-1FFh) 0 = Bank 0, 1 (00h-FFh)											
bit 6-5		0 = Bank 0, 1 (00n-FFR) RP<1:0>: Register Bank Select bits (used for direct addressing)											
	00 = Bank 0 ((00h-7Fh)	(575 37								
	01 = Bank 1 (10 = Bank 2 (
	11 = Bank 3												
bit 4	TO: Time-out	bit											
		ver-up, CLRWDT		r SLEEP instruc	ction								
bit 3	PD: Power-de	own bit											
		ver-up or by the tion of the SLEE											
bit 2	Z: Zero bit												
		t of an arithmet t of an arithmet			ero								
bit 1	DC: Digit Car	ry/Borrow bit (A	DDWF, ADDLI	W, SUBLW, SUB	WF instructions)	(1)							
		ut from the 4th			curred								
	-	out from the 4th			,	~							
bit 0	-	C: Carry/Borrow bit ⁽¹⁾ (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾ 1 = A carry-out from the Most Significant bit of the result occurred											
		ut from the Mos out from the Mo											
	0 = 100 cally-		ist Significan										
Note 1:	For Borrow, the po second operand. F bit of the source re	or rotate (RRF, I											

2.2.2.2 OPTION Register

The OPTION register is a readable and writable register which contains various control bits to configure:

- TMR0/WDT prescaler
- External RA2/INT interrupt
- TMR0
- Weak pull-up/pull-downs on PORTA

Note: To achieve a 1:1 prescaler assignment for Timer0, assign the prescaler to the WDT by setting the PSA bit of the OPTION register to '1'. See Section 5.1.3 "Software Programmable Prescaler".

REGISTER 2-2: OPTION_REG: OPTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

Legend:				
R = Readable bit	lable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	RAPU: PORTA Pull-up Enable bit								
	1 = PORTA pull-up 0 = PORTA pull-up		by individual PORT latch value	es					
bit 6	INTEDG: Interrupt	Edge Select b	it						
	 1 = Interrupt on rising edge of RA2/INT pin 0 = Interrupt on falling edge of RA2/INT pin 								
bit 5	TOCS: Timer0 Cloc	k Source Sele	ect bit						
	1 = Transition on R 0 = Internal instruc		k (Fosc/4)						
bit 4	T0SE: Timer0 Sour	rce Edge Sele	ct bit						
		•	isition on RA2/T0CKI pin isition on RA2/T0CKI pin						
bit 3	PSA: Prescaler As	signment bit							
	1 = Prescaler is as 0 = Prescaler is as	•							
bit 2-0	PS<2:0>: Prescaler Rate Select bits								
	Bit Value	Timer0 Rate	WDT Rate						
	000	1:2	1:1						
	001	1:4	1:2						
	010	1:8	1:4						
	011	1:16	1:8						
	100	1 : 32 1 : 64	1:16						
	101		1 : 32 1 : 64						
	110	1:128	1.04						

1:256

1:128

111

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register which contains the various enable and flag bits for TMR0 register overflow, PORTA change and external RA2/INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TOIE	INTE	RAIE ^(1,3)	T0IF ⁽²⁾	INTF	RAIF
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	GIE: Global Interrupt Enable bit
	1 = Enables all unmasked interrupts0 = Disables all interrupts
bit 6	PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	TolE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt
bit 4	INTE: RA2/INT External Interrupt Enable bit 1 = Enables the RA2/INT external interrupt 0 = Disables the RA2/INT external interrupt
bit 3	RAIE: PORTA Change Interrupt Enable bit ^(1,3) 1 = Enables the PORTA change interrupt 0 = Disables the PORTA change interrupt
bit 2	T0IF: Timer0 Overflow Interrupt Flag bit ⁽²⁾ 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow
bit 1	INTF: RA2/INT External Interrupt Flag bit 1 = The RA2/INT external interrupt occurred (must be cleared in software) 0 = The RA2/INT external interrupt did not occur
bit 0	 RAIF: PORTA Change Interrupt Flag bit 1 = When at least one of the PORTA general purpose I/O pins changed state (must be cleared in software) 0 = None of the PORTA general purpose I/O pins have changed state
Note 1:	IOCA register must also be enabled.

- **Note 1:** IOCA register must also be enabled.
 - 2: T0IF bit is set when Timer0 rolls over. Timer0 is unchanged on Reset and should be initialized before clearing T0IF bit.
 - 3: Includes ULPWU interrupt.

2.2.2.4 PIE1 Register

The PIE1 register contains the interrupt enable bits, as shown in Register 2-4.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE		TMR1IE
bit 7							bit 0

Legend:				
R = Reada	able bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	1 = Enat	E Write Complete Interrupt Er bles the EE write complete in bles the EE write complete in	terrupt	
bit 6	LVDIE : L 1 = Enat	ow-Voltage Detect Interrupt loles the LVD interrupt bles the LVD interrupt	•	
bit 5	1 = Enat	yptographic Interrupt Enable bles the cryptographic interru bles the cryptographic interru	pt	
bit 4	1 = Enat	omparator 2 Interrupt Enable bles the Comparator 2 interru bles the Comparator 2 interru	pt	
bit 3	1 = Enat	omparator 1 Interrupt Enable bles the Comparator 1 interru bles the Comparator 1 interru	pt	
bit 2	1 = Enat	Dscillator Fail Interrupt Enabl bles the oscillator fail interrup bles the oscillator fail interrup	t	
bit 1	Unimple	mented: Read as '0'		
bit 0	1 = Enat	Timer1 Overflow Interrupt E bles the Timer1 overflow inter bles the Timer1 overflow inter	rupt	

Note 1: PIC16F636/639 only.

2.2.2.5 PIR1 Register

The PIR1 register contains the interrupt flag bits, as shown in Register 2-5.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
EEIF	LVDIF	CRIF	C2IF ⁽¹⁾	C1IF	OSFIF	_	TMR1IF
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	EEIF: EE Write Complete Interrupt Flag bit
	1 = The write operation completed (must be cleared in software)
	0 = The write operation has not completed or has not been started
bit 6	LVDIF: Low-Voltage Detect Interrupt Flag bit
	 1 = The supply voltage has crossed selected LVD voltage (must be cleared in software) 0 = The supply voltage has not crossed selected LVD voltage
bit 5	CRIF: Cryptographic Interrupt Flag bit
	 1 = The Cryptographic module has completed an operation (must be cleared in software) 0 = The Cryptographic module has not completed an operation or is Idle
bit 4	C2IF: Comparator 2 Interrupt Flag bit ⁽¹⁾
	 1 = Comparator output (C2OUT bit) has changed (must be cleared in software) 0 = Comparator output (C2OUT bit) has not changed
bit 3	C1IF: Comparator 1 Interrupt Flag bit
	 1 = Comparator output (C1OUT bit) has changed (must be cleared in software) 0 = Comparator output (C1OUT bit) has not changed
bit 2	OSFIF: Oscillator Fail Interrupt Flag bit
	 1 = System oscillator failed, clock input has changed INTOSC (must be cleared in software) 0 = System clock operating
bit 1	Unimplemented: Read as '0'
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit
	1 = Timer1 rolled over (must be cleared in software)0 = Timer1 has not rolled over
N	

Note 1: PIC16F636/639 only.

2.2.2.6 PCON Register

The Power Control (PCON) register (see Table 12-3) contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Wake-up Reset (WUR)
- Brown-out Reset (BOR)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON register also controls the <u>Ultra</u> Low-Power Wake-up and software enable of the BOR.

The PCON register bits are shown in Register 2-6.

REGISTER 2-6: PCON: POWER CONTROL REGISTER

U-0	U-0	R/W-0	R/W-1	R/W-x	U-0	R/W-0	R/W-x
—	—	ULPWUE	SBOREN ⁽¹⁾	WUR	—	POR	BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


bit 7-6	Unimplemented: Read as '0'
bit 5	ULPWUE: Ultra Low-Power Wake-up Enable bit
	1 = Ultra low-power wake-up enabled
	0 = Ultra low-power wake-up disabled
bit 4	SBOREN: Software BOR Enable bit ⁽¹⁾
	1 = BOR enabled
	0 = BOR disabled
bit 3	WUR: Wake-up Reset Status bit
	1 = No Wake-up Reset occurred
	0 = A Wake-up Reset occurred (must be set in software after a Power-on Reset occurs)
bit 2	Unimplemented: Read as '0'
bit 1	POR: Power-on Reset Status bit
	1 = No Power-on Reset occurred
	0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0	BOR: Brown-out Reset Status bit
	1 = No Brown-out Reset occurred
	0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Note 1: BOREN<1:0> = 01 in the Configuration Word register for this bit to control the \overline{BOR} .

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in Figure 2-5 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-5 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<12:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper 5 bits to the PCLATH register. When the lower 8 bits are written to the PCL register, all 13 bits of the program counter will change to the values contained in the PCLATH register.

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). Care should be exercised when jumping into a look-up table or program branch table (computed GOTO) by modifying the PCL register. Assuming that PCLATH is set to the table start address, if the table length is greater than 255 instructions or if the lower 8 bits of the memory address rolls over from 0xFF to 0x00 in the middle of the table, then PCLATH must be incremented for each address rollover that occurs between the table beginning and the target location within the table.

For more information refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

2.3.2 STACK

The PIC12F635/PIC16F636/639 family has an 8-level x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1:	There are no Status bits to indicate stack			
	overflow or stack underflow conditions.			

2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.


2.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR and the IRP bit of the STATUS register, as shown in Figure 2-6.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 2-1.

EXAMPLE 2-1:		INDIRECT ADDRESSING		
	MOVLW	0x20	;initialize pointer	
	MOVWF	FSR	;to RAM	
NEXT	CLRF	INDF	clear INDF register;	
	INCF	FSR	;INC POINTER	
	BTFSS	FSR,4	;all done?	
	GOTO	NEXT	;no clear next	
CONTINUE			;yes continue	
1				



NOTES:

3.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

3.1 Overview

The Oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 3-1 illustrates a block diagram of the Oscillator module.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.

The Oscillator module can be configured in one of eight clock modes.

- 1. EC External clock with I/O on OSC2/CLKOUT.
- 2. LP 32 kHz Low-Power Crystal mode.
- 3. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode.
- 4. HS High Gain Crystal or Ceramic Resonator mode.
- 5. RC External Resistor-Capacitor (RC) with Fosc/4 output on OSC2/CLKOUT.
- 6. RCIO External Resistor-Capacitor (RC) with I/O on OSC2/CLKOUT.
- 7. INTOSC Internal oscillator with Fosc/4 output on OSC2 and I/O on OSC1/CLKIN.
- 8. INTOSCIO Internal oscillator with I/O on OSC1/CLKIN and OSC2/CLKOUT.

Clock Source modes are configured by the FOSC<2:0> bits in the Configuration Word register (CONFIG). The internal clock can be generated from two internal oscillators. The HFINTOSC is a calibrated high-frequency oscillator. The LFINTOSC is an uncalibrated low-frequency oscillator.




FIGURE 3-1: PIC[®] MCU CLOCK SOURCE BLOCK DIAGRAM

3.2 Oscillator Control

The Oscillator Control (OSCCON) register (Figure 3-1) controls the system clock and frequency selection options. The OSCCON register contains the following bits:

- Frequency selection bits (IRCF)
- Frequency Status bits (HTS, LTS)
- System clock control bits (OSTS, SCS)

REGISTER 3-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R/W-1	R/W-1	R/W-0	R-1	R-0	R-0	R/W-0
—	IRCF2	IRCF1	IRCF0	OSTS ⁽¹⁾	HTS	LTS	SCS
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-4	IRCF<2:0>: Internal Oscillator Frequency Select bits
	111 = 8 MHz
	110 = 4 MHz (default)
	101 = 2 MHz 100 = 1 MHz
	0.11 = 500 kHz
	010 = 250 kHz
	001 = 125 kHz
	000 = 31 kHz (LFINTOSC)
bit 3	OSTS: Oscillator Start-up Time-out Status bit ⁽¹⁾
	 1 = Device is running from the external clock defined by FOSC<2:0> of the Configuration Word 0 = Device is running from the internal oscillator (HFINTOSC or LFINTOSC)
bit 2	HTS: HFINTOSC Status bit (High Frequency – 8 MHz to 125 kHz)
	1 = HFINTOSC is stable
	0 = HFINTOSC is not stable
bit 1	LTS: LFINTOSC Stable bit (Low Frequency – 31 kHz)
	1 = LFINTOSC is stable
	0 = LFINTOSC is not stable
bit 0	SCS: System Clock Select bit
	1 = Internal oscillator is used for system clock
	0 = Clock source defined by FOSC<2:0> of the Configuration Word
Note 1:	Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe

Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

3.3 Clock Source Modes

Clock Source modes can be classified as external or internal.

- External Clock modes rely on external circuitry for the clock source. Examples are: Oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.
- Internal clock sources are contained internally within the Oscillator module. The Oscillator module has two internal oscillators: the 8 MHz High-Frequency Internal Oscillator (HFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bit of the OSCCON register. See **Section 3.6 "Clock Switching"** for additional information.

3.4 External Clock Modes

3.4.1 OSCILLATOR START-UP TIMER (OST)

If the Oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the Oscillator module. When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 3-1.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see **Section 3.7 "Two-Speed Clock Start-up Mode"**).

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	LFINTOSC HFINTOSC	31 kHz 125 kHz to 8 MHz	Oscillator Warm-Up Delay (Twarm)
Sleep/POR	EC, RC	DC – 20 MHz	2 instruction cycles
LFINTOSC (31 kHz)	EC, RC	DC – 20 MHz	1 cycle of each
Sleep/POR	LP, XT, HS	32 kHz to 20 MHz	1024 Clock Cycles (OST)
LFINTOSC (31 kHz)	HFINTOSC	125 kHz to 8 MHz	1 μs (approx.)

TABLE 3-1: OSCILLATOR DELAY EXAMPLES


3.4.2 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input and the OSC2 is available for general purpose I/O. Figure 3-2 shows the pin connections for EC mode.

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC[®] MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

FIGURE 3-2:

EXTERNAL CLOCK (EC) MODE OPERATION



3.4.3 LP, XT, HS MODES


The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 3-3). The mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.


LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).

XT Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

HS Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.


Figure 3-3 and Figure 3-4 show typical circuits for quartz crystal and ceramic resonators, respectively.





- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)





3: An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

3.4.4 EXTERNAL RC MODES

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes: RC and RCIO.

In RC mode, the RC circuit connects to OSC1. OSC2/CLKOUT outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 3-5 shows the external RC mode connections.

Vdd PIC[®] MCU REXT OSC1/CLKIN Internal Clock CEXT Vss -Fosc/4 or OSC2/CLKOUT(1) I/O⁽²⁾ Recommended values: $10 \text{ k}\Omega \leq \text{REXT} \leq 100 \text{ k}\Omega, <3V$ $3 \text{ k}\Omega \leq \text{Rext} \leq 100 \text{ k}\Omega, 3-5 \text{V}$ CEXT > 20 pF, 2-5V Note 1: Alternate pin functions are listed in the Section 1.0 "Device Overview". 2: Output depends upon RC or RCIO clock mode

FIGURE 3-5: EXTERNAL RC MODES

In RCIO mode, the RC circuit is connected to OSC1. OSC2 becomes an additional general purpose I/O pin.

The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

3.5 Internal Clock Modes

The Oscillator module has two independent, internal oscillators that can be configured or selected as the system clock source.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 8 MHz. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 3-2).
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<2:0> of the OSCCON register.

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit of the OSCCON register. See **Section 3.6 "Clock Switching"** for more information.

3.5.1 INTOSC AND INTOSCIO MODES

The INTOSC and INTOSCIO modes configure the internal oscillators as the system clock source when the device is programmed using the oscillator selection or the FOSC<2:0> bits in the Configuration Word register (CONFIG). See Section 12.0 "Special Features of the CPU" for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

In **INTOSCIO** mode, OSC1/CLKIN and OSC2/CLKOUT are available for general purpose I/O.

3.5.2 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 8 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 3-2).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). One of seven frequencies can be selected via software using the IRCF<2:0> bits of the OSCCON register. See **Section 3.5.4 "Frequency Select Bits (IRCF)**" for more information.

The HFINTOSC is enabled by selecting any frequency between 8 MHz and 125 kHz by setting the IRCF<2:0> bits of the OSCCON register \neq 000. Then, set the System Clock Source (SCS) bit of the OSCCON register to '1' or enable Two-Speed Start-up by setting the IESO bit in the Configuration Word register (CONFIG) to '1'.

The HF Internal Oscillator (HTS) bit of the OSCCON register indicates whether the HFINTOSC is stable or not.

3.5.2.1 OSCTUNE Register

The HFINTOSC is factory calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 3-2).

The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number.

When the OSCTUNE register is modified, the HFINTOSC frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

REGISTER 3-2: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
l edenq.							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as '0'
bit 4-0	TUN<4:0>: Frequency Tuning bits
	01111 = Maximum frequency
	01110 =
	•
	•
	•
	00001 =
	00000 = Oscillator module is running at the calibrated frequency.
	11111 =
	•
	•
	•
	10000 = Minimum frequency

3.5.3 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). Select 31 kHz, via software, using the IRCF<2:0> bits of the OSCCON register. See **Section 3.5.4 "Frequency Select Bits (IRCF)**" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<2:0> bits of the OSCCON register = 000) as the system clock source (SCS bit of the OSCCON register = 1), or when any of the following are enabled:

- Two-Speed Start-up IESO bit of the Configuration Word register = 1 and IRCF<2:0> bits of the OSCCON register = 000
- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The LF Internal Oscillator (LTS) bit of the OSCCON register indicates whether the LFINTOSC is stable or not.

3.5.4 FREQUENCY SELECT BITS (IRCF)

The output of the 8 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). The Internal Oscillator Frequency Select bits IRCF<2:0> of the OSCCON register select the frequency output of the internal oscillators. One of eight frequencies can be selected via software:

- 8 MHz
- 4 MHz (Default after Reset)
- 2 MHz
- 1 MHz
- 500 kHz
- 250 kHz
- 125 kHz
- 31 kHz (LFINTOSC)

Note:	Following any Reset, the IRCF<2:0> bits of
	the OSCCON register are set to '110' and
	the frequency selection is set to 4 MHz.
	The user can modify the IRCF bits to
	select a different frequency.

3.5.5 HF AND LF INTOSC CLOCK SWITCH TIMING

When switching between the LFINTOSC and the HFINTOSC, the new oscillator may already be shut down to save power (see Figure 3-6). If this is the case, there is a delay after the IRCF<2:0> bits of the OSCCON register are modified before the frequency selection takes place. The LTS and HTS bits of the OSCCON register will reflect the current active status of the LFINTOSC and HFINTOSC oscillators. The timing of a frequency selection is as follows:

- 1. IRCF<2:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. CLKOUT is held low and the clock switch circuitry waits for a rising edge in the new clock.
- CLKOUT is now connected with the new clock. LTS and HTS bits of the OSCCON register are updated as required.
- 6. Clock switch is complete.

See Figure 3-1 for more details.

If the internal oscillator speed selected is between 8 MHz and 125 kHz, there is no start-up delay before the new frequency is selected. This is because the old and new frequencies are derived from the HFINTOSC via the postscaler and multiplexer.

Start-up delay specifications are located in the A/C Specifications (Oscillator Module) in **Section 15.0 "Electrical Specifications"**.

FIGURE 3-6:	INTERNAL OSCILLATOR SWITCH TIMING
HF → LF ⁽¹⁾ HFINTOSC → L	_FINTOSC (FSCM and WDT disabled)
HFINTOSC	Start-up Time 2-cycle Sync Running
LFINTOSC	
IRCF <2:0>	$\neq 0$ $X = 0$
System Clock	
Note 1: Wher	n going from LF to HF.
HFINTOSC L	FINTOSC (Either FSCM or WDT enabled)
HFINTOSC	2-cycle Sync Running
LFINTOSC -	
IRCF <2:0>	$\neq 0$ $X = 0$
System Clock	
LFINTOSC → F	LFINTOSC turns off unless WDT or FSCM is enabled
LFINTOSC	Start-up Time 2-cycle Sync Running
HFINTOSC	
IRCF <2:0>	$= 0 \qquad \neq 0$
System Clock	

3.6 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bit of the OSCCON register.

3.6.1 SYSTEM CLOCK SELECT (SCS) BIT

The System Clock Select (SCS) bit of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bit of the OSCCON register = 0, the system clock source is determined by configuration of the FOSC<2:0> bits in the Configuration Word register (CONFIG).
- When the SCS bit of the OSCCON register = 1, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<2:0> bits of the OSCCON register. After a Reset, the SCS bit of the OSCCON register is always cleared.
- Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bit of the OSCCON register. The user can monitor the OSTS bit of the OSCCON register to determine the current system clock source.

3.6.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCCON register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word register (CONFIG), or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes.

3.7 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device.

This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC as the clock source and go back to Sleep without waiting for the primary oscillator to become stable.

Note: Executing a SLEEP instruction will abort the oscillator start-up time and will cause the OSTS bit of the OSCCON register to remain clear. When the Oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) is enabled (see **Section 3.4.1 "Oscillator Start-up Timer (OST)"**). The OST will suspend program execution until 1024 oscillations are counted. Two-Speed Start-up mode minimizes the delay in code execution by operating from the internal oscillator as the OST is counting. When the OST count reaches 1024 and the OSTS bit of the OSCCON register is set, program execution switches to the external oscillator.

3.7.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Word register) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 0.
- FOSC<2:0> bits in the Configuration Word register (CONFIG) configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- Wake-up from Sleep.

If the external clock oscillator is configured to be anything other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

3.7.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- Instructions begin execution by the internal oscillator at the frequency set in the IRCF<2:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

3.7.3 CHECKING TWO-SPEED CLOCK STATUS


Checking the state of the OSTS bit of the OSCCON register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word register (CONFIG), or the internal oscillator.

FIGURE 3-7:	TWO-SPEED START-UP	
HFINTOSC /		
OSC1	←Tost -{	
OSC2		
Program Counter	PC - N 5 PC	PC + 1
System Clock		

3.8 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Word register (CONFIG). The FSCM is applicable to all external oscillator modes (LP, XT, HS, EC, RC and RCIO).

FIGURE 3-8: FSCM BLOCK DIAGRAM



3.8.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 3-8. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the primary clock goes low.

3.8.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR1 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE1 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<2:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

3.8.3 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or toggling the SCS bit of the OSCCON register. When the SCS bit is toggled, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared and the device will be operating from the external clock source. The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.

3.8.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the OSTS bit of the OSCCON register to verify the oscillator start-up and that the system clock switchover has successfully completed.






	TABLE 3-2:	SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES
--	------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets ⁽¹⁾
CONFIG ⁽²⁾	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0		_
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	x000 000x	0000 000x
OSCCON	—	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 x000	-110 x000
OSCTUNE	_		—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
PIE1	EEIE	LVDIE	CRIE	C2IE ⁽³⁾	C1IE	OSFIE	—	TMR1IE	000- 00-0	000- 00-0
PIR1	EEIF	LVDIF	CRIF	C2IF ⁽³⁾	C1IF	OSFIF	—	TMR1IF	000- 00-0	000- 00-0

 $\label{eq:local_$

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: See Configuration Word register (CONFIG) for operation of all register bits.

3: PIC16F636/639 only.

4.0 I/O PORTS

There are as many as twelve general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

4.1 PORTA and the TRISA Registers

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 4-2). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). The exception is RA3, which is input only and its TRIS bit will always read as '1'. Example 4-1 shows how to initialize PORTA.

Note: PORTA = GPIO TRISA = TRISIO

Reading the PORTA register (Register 4-1) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch. RA3 reads '0' when MCLRE = 1.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog inputs always read '0'.

Note: The CMCON0 register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

EXAMPLE 4-1: INITIALIZING PORTA

BANKSE	L PORTA	;
CLRF	PORTA	;Init PORTA
MOVLW	07h	;Set RA<2:0> to
MOVWF	CMCON0	;digital I/O
BSF	STATUS, RPO	;Bank 1
BCF	STATUS, RP1	;
MOVLW	0Ch	;Set RA<3:2> as inputs
MOVWF	TRISA	;and set RA<5:4,1:0>
		;as outputs

4.2 Additional Pin Functions

Every PORTA pin on the PIC12F635/PIC16F636/639 has an interrupt-on-change option and a weak pull-up/pull-down option. RA0 has an Ultra Low-Power Wake-up option. The next three sections describe these functions.

4.2.1 WEAK PULL-UP/PULL-DOWN

Each of the PORTA pins, except RA3, has an internal weak pull-up and pull-down. The WDA bits select either a pull-up or pull-down for an individual port bit. Individual control bits can turn on the pull-up or pull-down. These pull-ups/pull-downs are automatically turned off when the port pin is configured as an output, as an alternate function or on a Power-on Reset, setting the RAPU bit of the OPTION register. A weak pull-up on RA3 is enabled when configured as MCLR in the Configuration Word register and disabled when high voltage is detected, to reduce current consumption through RA3, while in Programming mode.

Note: PORTA = GPIO

TRISA = TRISIO

U-0	U-0	R/W-x	R/W-x	R-x	R/W-x	R/W-x	R/W-x
—	—	RA5	RA4	RA3	RA2	RA1	RA0
bit 7					•		bit 0
Legend:							
R = Readable b	it	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$				

REGISTER 4-1: PORTA: PORTA REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RA<5:0>**: PORTA I/O Pin bit 1 = Port pin is > VIH

0 = Port pin is < VIL

REGISTER 4-2: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1	R/W-1	R-1	R/W-1	R/W-1	R/W-1
—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:				
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **TRISA<5:0>:** PORTA Tri-State Control bits 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

Note 1: TRISA<3> always reads '1'.

2: TRISA<5:4> always reads '1' in XT, HS and LP Oscillator modes.

REGISTER 4-3: WDA: WEAK PULL-UP/PULL-DOWN DIRECTION REGISTER

U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
—	—	WDA5	WDA4	—	WDA2	WDA1	WDA0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-4	WDA<5:4>: Pull-up/Pull-down Selection bits 1 = Pull-up selected 0 = Pull-down selected
bit 3	Unimplemented: Read as '0'
bit 2-0	WDA<2:0>: Pull-up/Pull-down Selection bits 1 = Pull-up selected 0 = Pull-down selected

- Note 1: The weak pull-up/pull-down device is enabled only when the global \overrightarrow{RAPU} bit is enabled, the pin is in Input mode (TRIS = 1), the individual WDA bit is enabled (WDA = 1) and the pin is not configured as an analog input or clock function.
 - 2: RA3 pull-up is enabled when the pin is configured as MCLR in the Configuration Word register and the device is not in Programming mode.

REGISTER 4-4: WPUDA: WEAK PULL-UP/PULL-DOWN ENABLE REGISTER

U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
—	—	WPUDA5 ⁽³⁾	WPUDA4 ⁽³⁾		WPUDA2	WPUDA1	WPUDA0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-6	Unimplemented: Read as '0'
bit 5-4	WPUDA<5:4>: Pull-up/Pull-down Direction Selection bits ⁽³⁾ 1 = Pull-up/pull-down enabled 0 = Pull-up/pull-down disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	WPUDA<2:0>: Pull-up/Pull-down Direction Selection bits 1 = Pull-up/pull-down enabled 0 = Pull-up/pull-down disabled

- Note 1: The weak pull-up/pull-down direction device is enabled only when the global RAPU bit is enabled, the pin is in Input mode (TRIS = 1), the individual WPUDA bit is enabled (WPUDA = 1) and the pin is not configured as an analog input or clock function.
 - 2: RA3 pull-up is enabled when the pin is configured as MCLR in the Configuration Word register and the device is not in Programming mode.
 - 3: WPUDA5 bit can be written if INTOSC is enabled and T1OSC is disabled; otherwise, the bit can not be written and reads as '1'. WPUDA4 bit can be written if not configured as OSC2; otherwise, the bit can not be written and reads as '1'

4.2.2 INTERRUPT-ON-CHANGE

Each of the PORTA pins is individually configurable as an interrupt-on-change pin. Control bits, IOCAx, enable or disable the interrupt function for each pin. Refer to Register 4-5. The interrupt-on-change is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of PORTA. The 'mismatch' outputs of the last read are OR'd together to set the PORTA Change Interrupt Flag bit (RAIF) in the INTCON register.

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of PORTA. This will end the mismatch condition, then
- b) Clear the flag bit RAIF.

A mismatch condition will continue to set flag bit RAIF. Reading PORTA will end the mismatch condition and allow flag bit RAIF to be cleared. The <u>latch</u> holding the last read value is not affected by a MCLR nor BOR Reset. After these Resets, the RAIF flag will continue to be set if a mismatch is present.

Note:	If a change on the I/O pin should occur						
	when the read operation is being executed						
	(start of the Q2 cycle), then the RAIF						
	interrupt flag may not get set.						

REGISTER 4-5: IOCA: INTERRUPT-ON-CHANGE PORTA REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	IOCA5 ⁽²⁾	IOCA4 ⁽²⁾	IOCA3 ⁽³⁾	IOCA2	IOCA1	IOCA0
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **IOCA<5:0>:** Interrupt-on-Change PORTA Control bits^(2,3)

- 1 = Interrupt-on-change enabled⁽¹⁾
- 0 = Interrupt-on-change disabled

Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be recognized.

- 2: IOCA<5:4> always reads '0' in XT, HS and LP Oscillator modes.
- 3: IOCA<3> is ignored when WUR is enabled and the device is in Sleep mode.

4.2.3 ULTRA LOW-POWER WAKE-UP

The Ultra Low-Power Wake-up (ULPWU) on RA0 allows a slow falling voltage to generate an interrupt-on-change on RA0 without excess current consumption. The mode is selected by setting the ULPWUE bit of the PCON register. This enables a small current sink which can be used to discharge a capacitor on RA0.

To use this feature, the RA0 pin is configured to output '1' to charge the capacitor, interrupt-on-change for RA0 is enabled and RA0 is configured as an input. The ULPWUE bit is set to begin the discharge and a SLEEP instruction is performed. When the voltage on RA0 drops below VIL, an interrupt will be generated which will cause the device to wake-up. Depending on the state of the GIE bit of the INTCON register, the device will either jump to the interrupt vector (0004h) or execute the next instruction when the interrupt event occurs. See Section 4.2.2 "Interrupt-on-Change" and Section 12.9.3 "PORTA Interrupt" for more information.

This feature provides a low-power technique for periodically waking up the device from Sleep. The time-out is dependent on the discharge time of the RC circuit on RA0. See Example 4-2 for initializing the Ultra Low Power Wake-up module.

The series resistor provides overcurrent protection for the RAO pin and can allow for software calibration of the time-out (see Figure 4-1). A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired interrupt delay. This technique will compensate for the affects of temperature, voltage and component accuracy. The Ultra Low-Power Wake-up peripheral can also be configured as a simple Programmable Low-Voltage Detect or temperature sensor.

Note:	For more	inforr	information,		to	the
	Application	Note	AN87	9, "U	sing	the
	Microchip	Ultra	Low-Po	ower	Wak	e-up
	Module" (DS00879).					

EXAMPLE 4-2:

ULTRA LOW-POWER WAKE-UP INITIALIZATION

BANKSEL	PORTA	
BSF	PORTA,0	, ;Set RA0 data latch
MOVLW		;Turn off
MOVWF	CMCON0	; comparators
BANKSEL	TRISA	;
BCF	TRISA,0	;Output high to
CALL	CapDelay	; charge capacitor
BSF	PCON,ULPWUE	;Enable ULP Wake-up
BSF	IOCA,0	;Select RA0 IOC
BSF	TRISA,0	;RA0 to input
MOVLW	B'10001000'	;Enable interrupt
MOVWF	INTCON	; and clear flag
SLEEP		;Wait for IOC
NOP		;

4.2.4 PIN DESCRIPTIONS AND DIAGRAMS


Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions, such as the comparator, refer to the appropriate section in this data sheet.

FIGURE 4-1: BLOCK DIAGRAM OF RA0

4.2.4.1 RA0/C1IN+/ICSPDAT/ULPWU

Figure 4-2 shows the diagram for this pin. The RA0 pin is configurable to function as one of the following:


- a general purpose I/O
- an analog input to the comparator
- In-Circuit Serial Programming[™] data
- an analog input for the Ultra Low-Power Wake-up



4.2.4.2 RA1/C1IN-/VREF/ICSPCLK

Figure 4-2 shows the diagram for this pin. The RA1 pin is configurable to function as one of the following:


- a general purpose I/O
- an analog input to the comparator
- In-Circuit Serial Programming[™] clock



4.2.4.3 RA2/T0CKI/INT/C1OUT

Figure 4-3 shows the diagram for this pin. The RA2 pin is configurable to function as one of the following:

- a general purpose I/O
- the clock input for Timer0
- an external edge-triggered interrupt
- a digital output from the comparator




4.2.4.4 RA3/MCLR/VPP

Figure 4-4 shows the diagram for this pin. The RA3 pin is configurable to function as one of the following:

- a general purpose input
- as Master Clear Reset with weak pull-up
- a high-voltage detect for Program mode entry


FIGURE 4-4: BLOCK DIAGRAM OF RA3



4.2.4.5 RA4/TIG/OSC2/CLKOUT

Figure 4-5 shows the diagram for this pin. The RA4 pin is configurable to function as one of the following:

- a general purpose I/O
- a Timer1 gate input
- a crystal/resonator connection
- a clock output




4.2.4.6 RA5/T1CKI/OSC1/CLKIN

Figure 4-6 shows the diagram for this pin. The RA5 pin is configurable to function as one of the following:

- a general purpose I/O
- a Timer1 clock input
- a crystal/resonator connection
- · a clock input



BLOCK DIAGRAM OF RA5



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR, WUR	Value on all other Resets
PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	xx xx00	uu uu00
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 000x	0000 000x
TMR1L	Holding Reg	gister for the	Least Signifi	cant Byte of	the 16-bit TM	/IR1 Registe	r		XXXX XXXX	uuuu uuuu
TMR1H	R1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							XXXX XXXX	uuuu uuuu	
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	uuuu uuuu
CMCON1	_	_	_	_	_	_	T1GSS	CxSYNC	10	10
CMCON0	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
OPTION_REG	RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
WPUDA	—	—	WPUDA5	WPUDA4	_	WPUDA2	WPUDA1	WPUDA0	11 -111	11 -111
IOCA	—	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
WDA	_	_	WDA5	WDA4	_	WDA2	WDA1	WDA0	11 -111	11 -111

TABLE 4-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

4.3 PORTC

PORTC is a general purpose I/O port consisting of 6 bidirectional pins. The pins can be configured for either digital I/O or analog input to comparator. For specific information about individual functions, refer to the appropriate section in this data sheet.

Note:	The CMCON0 register must be initialized
	to configure an analog channel as a digital
	input. Pins configured as analog inputs will
	read '0'.

EXAMPLE 4-3: INIT

INITIALIZING PORTC

BANKSEL	PORTC	;
CLRF	PORTC	;Init PORTC
MOVLW	07h	;Set RC<4,1:0> to
MOVWF	CMCON0	;digital I/O
BANKSEL	TRISC	;
MOVLW	0Ch	;Set RC<3:2> as inputs
MOVWF	TRISC	;and set RC<5:4,1:0>
		;as outputs

REGISTER 4-6: PORTC: PORTC REGISTER

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-0	R/W-0
—	—	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-0	RC<5:0>: PORTC General Purpose I/O Pin bits
	1 = Port pin is > VIH

0 = Port pin is < VIL

REGISTER 4-7: TRISC: PORTC TRI-STATE REGISTER

U-0	U-0	R/W-1	R/W-1	R-1	R/W-1	R/W-1	R/W-1
—	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 TRISC<5:0>: PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

4.3.1 RC0/C2IN+

Figure 4-7 shows the diagram for this pin. The RC0 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input to the comparator

4.3.2 RC1/C2IN-

Figure 4-7 shows the diagram for this pin. The RC1 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input to the comparator

4.3.3 RC2

Figure 4-8 shows the diagram for this pin. The RC2 pin is configurable to function as a general purpose I/O.

4.3.4 RC3

Figure 4-8 shows the diagram for this pin. The RC3 pin is configurable to function as a general purpose I/O.

4.3.5 RC5

Figure 4-8 shows the diagram for this pin. The RC5 pin is configurable to function as a general purpose I/O.

FIGURE 4-7:

BLOCK DIAGRAM OF RC0 AND RC1





FIGURE 4-8:

BLOCK DIAGRAM OF RC2, RC3 AND RC5




4.3.6 RC4/C2OUT

Figure 4-9 shows the diagram for this pin. The RC4 pin is configurable to function as one of the following:

- a general purpose I/O
- a digital output from the comparator

FIGURE 4-9: BLOCK DIAGRAM OF RC4



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR, WUR	Value on all other Resets
PORTC	—	_	RC5	RC4	RC3	RC2	RC1	RC0	xx xx00	uu uu00
CMCON0	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

NOTES:

5.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (shared with Watchdog Timer)
- Programmable internal or external clock source
- · Programmable external clock edge selection
- Interrupt on overflow

Figure 5-1 is a block diagram of the Timer0 module.

5.1 Timer0 Operation

When used as a timer, the Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

5.1.1 8-BIT TIMER MODE

When used as a timer, the Timer0 module will increment every instruction cycle (without prescaler). Timer mode is selected by clearing the T0CS bit of the OPTION register to '0'.


When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.

5.1.2 8-BIT COUNTER MODE

When used as a counter, the Timer0 module will increment on every rising or falling edge of the T0CKI pin. The incrementing edge is determined by the T0SE bit of the OPTION register. Counter mode is selected by setting the T0CS bit of the OPTION register to '1'.

FIGURE 5-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



5.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A single software programmable prescaler is available for use with either Timer0 or the Watchdog Timer (WDT), but not both simultaneously. The prescaler assignment is controlled by the PSA bit of the OPTION register. To assign the prescaler to Timer0, the PSA bit must be cleared to a '0'.

There are 8 prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be assigned to the WDT module.

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register will clear the prescaler.

When the prescaler is assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

5.1.3.1 Switching Prescaler Between Timer0 and WDT Modules

As a result of having the prescaler assigned to either Timer0 or the WDT, it is possible to generate an unintended device Reset when switching prescaler values. When changing the prescaler assignment from Timer0 to the WDT module, the instruction sequence shown in Example 5-1, must be executed.

EXAMPLE 5-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

BANKSEL	TMR 0	
	IMRO	
CLRWDT		;Clear WDT
CLRF	TMR0	;Clear TMR0 and
		;prescaler
BANKSEL	OPTION_REG	;
BSF	OPTION_REG, PSA	;Select WDT
CLRWDT		;
		;
MOVLW	b'11111000'	;Mask prescaler
ANDWF	OPTION_REG,W	;bits
IORLW	b'00000101'	;Set WDT prescaler
MOVWF	OPTION_REG	;to 1:32

When changing the prescaler assignment from the WDT to the Timer0 module, the following instruction sequence must be executed (see Example 5-2).

EXAMPLE 5-2:	CHANGING PRESCALER
	(WDT \rightarrow TIMER0)

CLRWDT		;Clear WDT and ;prescaler
	OPTION_REG	;
MOVLW	b'11110000'	;Mask TMR0 select and
ANDWF	OPTION_REG,W	;prescaler bits
IORLW	b'0000011'	;Set prescale to 1:16
MOVWF	OPTION_REG	i

5.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The T0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The T0IF bit must be cleared in software. The Timer0 interrupt enable is the T0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is frozen during Sleep.
	5 1

5.1.5 USING TIMER0 WITH AN EXTERNAL CLOCK

When Timer0 is in Counter mode, the synchronization of the T0CKI input and the Timer0 register is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, the high and low periods of the external clock source must meet the timing requirements as shown in the **Section 15.0 "Electrical Specifications"**.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
RAPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0					
bit 7							bit					
Legend:												
R = Readat	ole hit	W = Writable	hit	II – Unimpler	nented bit, rea	d as '0'						
-n = Value a		'1' = Bit is se		$0^{\circ} = \text{Bit is cle}$		x = Bit is unki						
		1 – Dit 13 36	ι .		areu	X – Dit 13 uliki						
bit 7		RTA Pull-up Ena	hle hit									
		pull-ups are dis										
				dual PORT late	h values							
bit 6			•									
		INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of INT pin										
		0 = Interrupt on falling edge of INT pin										
bit 5	TOCS: TMR	TOCS: TMR0 Clock Source Select bit										
	1 = Transitio	1 = Transition on T0CKI pin										
	0 = Internal instruction cycle clock (Fosc/4)											
bit 4	TOSE: TMR	T0SE: TMR0 Source Edge Select bit										
	1 = Increme	1 = Increment on high-to-low transition on T0CKI pin										
	0 = Increme	0 = Increment on low-to-high transition on TOCKI pin										
bit 3	PSA: Presc	PSA: Prescaler Assignment bit										
	1 = Prescale	1 = Prescaler is assigned to the WDT										
	0 = Prescale	er is assigned to	the Timer0 m	nodule								
bit 2-0	PS<2:0>: P	rescaler Rate S	elect bits									
	Bľ	T VALUE TMR0 F	RATE WDT RA	TE								
		000 1:2	1:1									
		001 1:4										
		010 1:8										
		011 1:1 100 1:3										
		100 1.3										
		110 1:1										
		111 1:2		`								

REGISTER 5-1: OPTION_REG: OPTION REGISTER

Note 1: A dedicated 16-bit WDT postscaler is available. See Section 12.11 "Watchdog Timer (WDT)" for more information.

TABLE 5-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,	e on: BOR	Valu all o Res	
TMR0	Timer0 N	/lodule Re	gister						xxxx	xxxx	uuuu	uuuu
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000	000x	0000	000x
OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111	1111	1111	1111
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11	1111	11	1111

Legend: – = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

6.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- 3-bit prescaler
- Optional LP oscillator
- Synchronous or asynchronous operation
- Timer1 gate (count enable) via comparator or $$\overline{\text{T1G}}$ pin$
- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Comparator output synchronization to Timer1 clock

Figure 6-1 is a block diagram of the Timer1 module.

6.1 Timer1 Operation


The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer. When used with an external clock source, the module can be used as either a timer or counter.

6.2 Clock Source Selection

The TMR1CS bit of the T1CON register is used to select the clock source. When TMR1CS = 0, the clock source is FOSC/4. When TMR1CS = 1, the clock source is supplied externally.

Clock Source	T1OSCEN	FOSC Mode	T1CS
Fosc/4	х	xxx	х
T1CKI pin	х		1
T1LPOSC	1	LP or INTOSCIO	



6.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of TCY as determined by the Timer1 prescaler.

6.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When counting, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after one or more of the following conditions:

- Timer1 is enabled after POR or BOR Reset
- A write to TMR1H or TMR1L
- T1CKI is high when Timer1 is disabled and when Timer1 is reenabled T1CKI is low. See Figure 6-2.

6.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

6.4 Timer1 Oscillator

A low-power 32.768 kHz crystal oscillator is built-in between pins OSC1 (input) and OSC2 (amplifier output). The oscillator is enabled by setting the T1OSCEN control bit of the T1CON register. The oscillator will continue to run during Sleep.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the primary system clock is derived from the internal oscillator or when in LP oscillator mode. The user must provide a software time delay to ensure proper oscillator start-up.

TRISA5 and TRISA4 bits are set when the Timer1 oscillator is enabled. RA5 and RA4 bits read as '0' and TRISA5 and TRISA4 bits read as '1'.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to enabling Timer1.

6.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 6.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce a single spurious increment.

6.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TTMR1L register pair.

6.6 Timer1 Gate

Timer1 gate source is software configurable to be the T1G pin or the output of Comparator 2. This allows the device to directly time external events using T1G or analog events using Comparator 2. See the CMCON1 register (Register 7-3) for selecting the Timer1 gate source. This feature can simplify the software for a Delta-Sigma A/D converter and many other applications. For more information on Delta-Sigma A/D converters, see the Microchip web site (www.microchip.com).

Note:	TMR1GE bit of the T1CON register must
	be set to use either T1G or C2OUT as the
	Timer1 gate source. See Register 7-3 for
	more information on selecting the Timer1
	gate source.

Timer1 gate can be inverted using the T1GINV bit of the T1CON register, whether it originates from the T1G pin or Comparator 2 output. This configures Timer1 to measure either the active-high or active-low time between events.

6.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- Timer1 interrupt enable bit of the PIE1 register
- PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TTMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

6.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- PEIE bit of the INTCON register must be set

The device will wake-up on an overflow and execute the next instruction. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine (0004h).

FIGURE 6-2: TIMER1 INCREMENTING EDGE

T1CKI = 1 when TMR1 Enabled T1CKI = 0 when TMR1 Enabled Note 1: Arrows indicate counter increments. 2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

6.9 Comparator Synchronization

The same clock used to increment Timer1 can also be used to synchronize the comparator output. This feature is enabled in the Comparator module.

When using the comparator for Timer1 gate, the comparator output should be synchronized to Timer1. This ensures Timer1 does not miss an increment if the comparator changes.

For more information, see **Section 7.0 "Comparator Module"**.

6.10 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 6-1, is used to control Timer1 and select the various features of the Timer1 module.

REGISTER 6-1: T1CON: TIMER 1 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T1GINV	(1) TMR1GE ⁽²⁾	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N				
bit 7							bit 0				
Legend:											
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 7	1 = Timer1 ga		h (Timer1 cou	nts when gate							
bit 6	<u>If TMR1ON =</u> This bit is igno <u>If TMR1ON =</u>	 0 = Timer1 gate is active-low (Timer1 counts when gate is low) TMR1GE: Timer1 Gate Enable bit⁽²⁾ <u>If TMR1ON = 0</u>: This bit is ignored <u>If TMR1ON = 1</u>: 1 = Timer1 is on if Timer1 gate is active 0 = Timer1 is on 									
bit 5-4	11 = 1:8 Pres 10 = 1:4 Pres	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale Value 10 = 1:4 Prescale Value 01 = 1:2 Prescale Value									
bit 3	If INTOSC with 1 = LP oscilla 0 = LP oscilla Else:	T1OSCEN: LP Oscillator Enable Control bit If INTOSC without CLKOUT oscillator is active: 1 = LP oscillator is enabled for Timer1 clock 0 = LP oscillator is off Else:									
bit 2	<u>TMR1CS = 1</u> : 1 = Do not sy 0 = Synchron <u>TMR1CS = 0</u> :	This bit is ignored. LP oscillator is disabled. T1SYNC: Timer1 External Clock Input Synchronization Control bit <u>TMR1CS = 1:</u> 1 = Do not synchronize external clock input 0 = Synchronize external clock input <u>TMR1CS = 0:</u> This bit is ignored. Timer1 uses the internal clock									
bit 1		her1 Clock Sou clock from T1C ock (Fosc/4)		rising edge)							
bit 0	TMR1ON: Tin 1 = Enables T 0 = Stops Tim	īmer1									
Note 1: 2:	T1GINV bit inverts TMR1GE bit must					T1GSS bit of t	the CMCON1				

register, as a Timer1 gate source.

	TABLE 6-1:	SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1
--	------------	---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CMCON1	—	—	—	—	—		T1GSS	CMSYNC	10	0010
INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 000x	0000 000x
PIE1	EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE	_	TMR1IE	000- 00-0	000- 00-0
PIR1	EEIF	LVDIF	CRIF	C2IF ⁽¹⁾	C1IF	OSFIF	-	TMR1IF	000-00-0	000-00-0
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register									uuuu uuuu
TMR1L	Holding Re	gister for the	XXXX XXXX	uuuu uuuu						
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC TMR1CS TMR1ON		0000 0000	uuuu uuuu	

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: PIC16F636/639 only.

NOTES:

7.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. The comparators are very useful mixed signal building blocks because they provide analog functionality independent of the program execution. The Analog Comparator module includes the following features:

- Dual comparators (PIC16F636/639 only)
- Multiple comparator configurations
- Comparator(s) output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- Wake-up from Sleep
- Timer1 gate (count enable)
- Output synchronization to Timer1 clock input
- Programmable voltage reference

7.1 Comparator Overview

A comparator is shown in Figure 7-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the

comparator is a digital low level. When the analog voltage at V_{IN+} is greater than the analog voltage at V_{IN-} , the output of the comparator is a digital high level.

The PIC12F635 contains a single comparator as shown in Figure 7-2.

The PIC16F636/639 devices contains two comparators as shown in Figure 7-3 and Figure 7-4. The comparators are not independently configurable.




FIGURE 7-2: COMPARATOR OUTPUT BLOCK DIAGRAM (PIC12F635)




FIGURE 7-3: COMPARATOR C1 OUTPUT BLOCK DIAGRAM (PIC16F636/639)





FIGURE 7-4: COMPARATOR C2 OUTPUT BLOCK DIAGRAM (PIC16F636/639)



the input specification.

When reading a PORT register, all pins configured as analog inputs will read as a

'0'. Pins configured as digital inputs will

convert as an analog input, according to

digital input, may cause the input buffer to

consume more current than is specified.

2: Analog levels on any pin defined as a

Note 1:

7.2 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 7-5. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of $10 \text{ k}\Omega$ is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.




FIGURE 7-5: ANALOG INPUT MODEL

7.3 Comparator Configuration


There are eight modes of operation for the comparator. The CM<2:0> bits of the CMCON0 register are used to select these modes as shown in Figures 7-6 and 7-7. I/O lines change as a function of the mode and are designed as follows:


- Analog function (A): digital input buffer is disabled
- Digital function (D): comparator digital output, overrides port function
- Normal port function (I/O): independent of comparator

The port pins denoted as "A" will read as a '0' regardless of the state of the I/O pin or the I/O control TRIS bit. Pins used as analog inputs should also have the corresponding TRIS bit set to '1' to disable the digital output driver. Pins denoted as "D" should have the corresponding TRIS bit set to '0' to enable the digital output driver.

Note:	Comparator interrupts should be disabled
	during a Comparator mode change to
	prevent unintended interrupts.

FIGURE 7-6: COMPARATOR I/O OPERATING MODES (PIC12F635)





7.4 Comparator Control

The CMCON0 register (Register 7-1) provides access to the following comparator features:

- Mode selection
- · Output state
- · Output polarity
- Input switch

7.4.1 COMPARATOR OUTPUT STATE

Each comparator state can always be read internally via the CxOUT bit of the CMCON0 register. The comparator state may also be directed to the CxOUT pin in the following modes:

PIC12F635

- CM<2:0> = 001
- CM<2:0> = 011
- CM<2:0> = 101

PIC16F636/639

• CM<2:0> = 110

When one of the above modes is selected, the associated TRIS bit of the CxOUT pin must be cleared.

7.4.2 COMPARATOR OUTPUT POLARITY

Inverting the output of a comparator is functionally equivalent to swapping the comparator inputs. The polarity of a comparator output can be inverted by setting the CXINV bit of the CMCON0 register. Clearing CXINV results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 7-1.

TABLE 7-1: OUTPUT STATE VS. INPUT CONDITIONS

Input Conditions	CxINV	CxOUT
VIN- > VIN+	0	0
VIN- < VIN+	0	1
VIN- > VIN+	1	1
VIN- < VIN+	1	0

Note: CxOUT refers to both the register bit and output pin.

7.4.3 COMPARATOR INPUT SWITCH

The inverting input of the comparators may be switched between two analog pins in the following modes:

PIC12F635

- CM<2:0> = 101
- CM<2:0> = 110

PIC16F636/639

- CM<2:0> = 001 (Comparator C1 only)
- CM<2:0> = 010 (Comparators C1 and C2)

In the above modes, both pins remain in Analog mode regardless of which pin is selected as the input. The CIS bit of the CMCON0 register controls the comparator input switch.

7.5 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Specifications in **Section 15.0 "Electrical Specifications"** for more details.

7.6 Comparator Interrupt Operation

The comparator interrupt flag is set whenever there is a change in the output value of the comparator. Changes are recognized by means of a mismatch circuit which consists of two latches and an exclusive-or gate (see Figures 7-8 and 7-9). One latch is updated with the comparator output level when the CMCON0 register is read. This latch retains the value until the next read of the CMCON0 register or the occurrence of a Reset. The other latch of the mismatch circuit is updated on every Q1 system clock. A mismatch condition will occur when a comparator output change is clocked through the second latch on the Q1 clock cycle. The mismatch condition will persist, holding the CxIF bit of the PIR1 register true, until either the CMCON0 register is read or the comparator output returns to the previous state.

Note:	A write operation to the CMCON0 register		
	will also clear the mismatch condition		
	because all writes include a read		
	operation at the beginning of the write		
	cycle.		

Software will need to maintain information about the status of the comparator output to determine the actual change that has occurred.

The CxIF bit of the PIR1 register, is the comparator interrupt flag. This bit must be reset in software by clearing it to '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CxIE bit of the PIE1 register and the PEIE and GIE bits of the INTCON register must all be set to enable comparator interrupts. If any of these bits are cleared, the interrupt is not enabled, although the CxIF bit of the PIR1 register will still be set if an interrupt condition occurs.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON0. This will end the mismatch condition. See Figures 7-8 and 7-9.
- b) Clear the CxIF interrupt flag.

A persistent mismatch condition will preclude clearing the CxIF interrupt flag. Reading CMCON0 will end the mismatch condition and allow the CxIF bit to be cleared.

Note: If a change in the CMCON0 register (CxOUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CxIF interrupt flag may not get set.





FIGURE 7-9: COMPARATOR INTERRUPT TIMING WITH CMCON0 READ



- Note 1: If a change in the CMCON0 register (CxOUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CxIF of the PIR1 register interrupt flag may not get set.
 - When either comparator is first enabled, bias circuitry in the Comparator module may cause an invalid output from the comparator until the bias circuitry is stable. Allow about 1 μs for bias settling then clear the mismatch condition and interrupt flags before enabling comparator interrupts.

7.7 Operation During Sleep

The comparator, if enabled before entering Sleep mode, remains active during Sleep. The additional current consumed by the comparator is shown separately in the **Section 15.0** "**Electrical Specifications**". If the comparator is not used to wake the device, power consumption can be minimized while in Sleep mode by turning off the comparator. The comparator is turned off by selecting mode CM<2:0> = 000 or CM<2:0> = 111 of the CMCON0 register.

A change to the comparator output can wake-up the device from Sleep. To enable the comparator to wake the device from Sleep, the CxIE bit of the PIE1 register and the PEIE bit of the INTCON register must be set. The instruction following the Sleep instruction always executes following a wake from Sleep. If the GIE bit of the INTCON register is also set, the device will then execute the Interrupt Service Routine.

7.8 Effects of a Reset

A device Reset forces the CMCON0 and CMCON1 registers to their Reset states. This forces the Comparator module to be in the Comparator Reset mode (CM<2:0> = 000). Thus, all comparator inputs are analog inputs with the comparator disabled to consume the smallest current possible.

REGISTER 7-1: CMCON0: COMPARATOR CONFIGURATION REGISTER (PIC12F635)

U-0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	COUT	_	CINV	CIS	CM2	CM1	CM0
bit 7							bit 0
Legend:							
R = Readable		W = Writable bit		•	nted bit, read as		
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleare	ed	x = Bit is unknov	wn
bit 7	Unimplement	ed: Read as '0'					
bit 6	COUT: Compa When CINV = 1 = VIN+ > VIN 0 = VIN+ < VIN	- - <u>1:</u> -					
bit 5	Unimplement	ed: Read as '0'					
bit 4	CINV: Comparator Output Inversion bit 1 = Output inverted 0 = Output not inverted						
bit 3	CIS: Comparator Input Switch bit When $CM<2:0> = 110 \text{ or } 101:$ 1 = CIN+ connects to VIN- 0 = CIN- connects to VIN- When $CM<2:0> = 0xx \text{ or } 100 \text{ or } 111:$ CIS has no effect.						
bit 2-0	 CM<2:0>: Comparator Mode bits (See Figure 7-5) 000 = CIN pins are configured as analog, COUT pin configured as I/O, Comparator output turned off 001 = CIN pins are configured as analog, COUT pin configured as Comparator output 010 = CIN pins are configured as analog, COUT pin configured as I/O, Comparator output available internally 011 = CIN- pin is configured as analog, CIN+ pin is configured as I/O, COUT pin configured as Comparator output, CVREF is non-inverting input 100 = CIN- pin is configured as analog, CIN+ pin is configured as I/O, COUT pin is configured as I/O, Comparator output available internally, CVREF is non-inverting input 101 = CIN pins are configured as analog and multiplexed, COUT pin is configured as Comparator output, CVREF is non-inverting input 101 = CIN pins are configured as analog and multiplexed, COUT pin is configured as I/O, Comparator output, CVREF is non-inverting input 101 = CIN pins are configured as analog and multiplexed, COUT pin is configured as I/O, Comparator output, CVREF is non-inverting input 110 = CIN pins are configured as analog and multiplexed, COUT pin is configured as I/O, Comparator output available internally, CVREF is non-inverting input 111 = CIN pins are configured as analog and multiplexed, COUT pin is configured as I/O, Comparator output available internally, CVREF is non-inverting input 111 = CIN pins are configured as I/O, COUT pin is configured as I/O, Comparator output disabled, Comparator off. 					omparator output	

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0			
bit 7							bit 0			
Legend:	hit.	\\/ \\/ritabla	h:+		nanted bit rea	d aa '0'				
R = Readable -n = Value at		W = Writable '1' = Bit is set		0 = Unimplen	nented bit, rea	u as 0 x = Bit is unkr				
	FUR	I = DIL IS SEL			areu		IOWII			
bit 7	C2OUT: Com	parator 2 Outp	ut bit							
	When C2INV									
	1 = C2 VIN+ >	-								
	0 = C2 VIN+ <									
	When C2INV									
	1 = C2 VIN+ < 0 = C2 VIN+ >	-								
bit 6		parator 1 Outp	ut bit							
	When C1INV									
	1 = C1 VIN+ >	-								
		0 = C1 VIN + < C1 VIN -								
	$\frac{\text{When C1INV} = 1:}{1 = \text{C1 VIN} + < \text{C1 VIN}}$									
	1 = C1 VIN + 3 $0 = C1 VIN + 3$	-								
bit 5	C2INV: Comp	parator 2 Outpu	It Inversion bit	t						
	1 = C2 outpu									
	0 = C2 output									
bit 4	-	parator 1 Outpu	it Inversion bit	t						
	1 = C1 Outpu	ut inverted ut not inverted								
bit 3	-	ator Input Swite	-h hit							
bit 5	When CM<2:	-								
		onnects to C1 V	IN-							
	C2IN+ connects to C2 VIN-									
	0 = C1IN- connects to C1 VIN- C2IN- connects to C2 VIN-									
	When CM<2:		IN-							
		onnects to C1 V	IN-							
	0 = C1IN- coi	nnects to C1 Vi	N-							
bit 2-0	CM<2:0>: Co	omparator Mode	e bits (See Fig	gure 7-5)						
		000 = Comparators off. CxIN pins are configured as analog 001 = Three inputs multiplexed to two comparators								
		nputs multiplex		•						
		ommon referen								
		dependent con								
		dependent con								
				common refere						
	$\pm\pm\pm$ = Compa		v pins are cor	figured as digita	ai 1/U					

REGISTER 7-2: CMCON0: COMPARATOR CONFIGURATION REGISTER (PIC16F636/639)

7.9 Comparator Gating Timer1

This feature can be used to time the duration or interval of analog events. Clearing the T1GSS bit of the CMCON1 register will enable Timer1 to increment based on the output of the comparator (or Comparator C2 for PIC16F636/639). This requires that Timer1 is on and gating is enabled. See **Section 6.0 "Timer1 Module with Gate Control"** for details.

It is recommended to synchronize the comparator with Timer1 by setting the CxSYNC bit when the comparator is used as the Timer1 gate source. This ensures Timer1 does not miss an increment if the comparator changes during an increment.

Note:	Reference	ces	to	the	compa	rator	in	this
	section	sp	ecifi	cally	are	referi	ring	to
	Compara	ator	C2	on th	e PIC1	6F636	6/63	9.

7.10 Synchronizing Comparator Output to Timer1

The comparator (or Comparator C2 for PIC16F636/639) output can be synchronized with Timer1 by setting the CxSYNC bit of the CMCON1 register. When enabled, the comparator output is latched on the falling edge of the Timer1 clock source. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 7-2) and the Timer1 Block Diagram (Figure 6-1) for more information.

Note:	Referen	ces to	the	compa	arator	in	this
	section	speci	fically	are	refer	ring	to
	Compara	ator C2	2 on th	e PIC1	6F636	6/63	9.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0
—	—	—		—	_	T1GSS	CMSYNC
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplen	nented bit, read	l as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
bit 7-2	Inimplemen	ted. Read as '	o'				

REGISTER 7-3: CMCON1: COMPARATOR CONFIGURATION REGISTER (PIC12F635)

DIT 7-2	Unimplemented: Read as 0
bit 1	T1GSS: Timer1 Gate Source Select bit ⁽¹⁾
	1 = Timer1 Gate Source is T1G pin (pin should be configured as digital input)
	0 = Timer1 Gate Source is comparator output
bit 0	CMSYNC: Comparator Output Synchronization bit ⁽²⁾
	1 = Output is synchronized with falling edge of Timer1 clock
	0 = Output is asynchronous

- Note 1: Refer to Section 6.6 "Timer1 Gate".
 - 2: Refer to Figure 7-2.

REGISTER 7-4: CMCON1: COMPARATOR CONFIGURATION REGISTER (PIC16F636/639)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0
—	—	—	—	—		T1GSS	C2SYNC
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Unimplemented: Read as '0'
T1GSS: Timer1 Gate Source Select bit ⁽¹⁾
1 = Timer1 gate source is $\overline{T1G}$ pin (pin should be configured as digital input)
0 = Timer1 gate source is Comparator C2 output
C2SYNC: Comparator C2 Output Synchronization bit ⁽²⁾
1 = Output is synchronized with falling edge of Timer1 clock
0 = Output is asynchronous

- Note 1: Refer to Section 6.6 "Timer1 Gate".
 - 2: Refer to Figure 7-4.

7.11 Comparator Voltage Reference

The Comparator Voltage Reference module provides an internally generated voltage reference for the comparators. The following features are available:

- Independent from Comparator operation
- Two 16-level voltage ranges
- Output clamped to Vss
- Ratiometric with VDD
- Fixed Voltage Reference

The VRCON register (Register 7-5) controls the Voltage Reference module shown in Figure 7-10.

7.11.1 INDEPENDENT OPERATION

The comparator voltage reference is independent of the comparator configuration. Setting the VREN bit of the VRCON register will enable the voltage reference.

7.11.2 OUTPUT VOLTAGE SELECTION

The CVREF voltage reference has 2 ranges with 16 voltage levels in each range. Range selection is controlled by the VRR bit of the VRCON register. The 16 levels are set with the VR<3:0> bits of the VRCON register.

The CVREF output voltage is determined by the following equations:

EQUATION 7-1: CVREF OUTPUT VOLTAGE (INTERNAL CVREF)

VRR = 1 (low range): $CVREF = (VR < 3:0 > /24) \times VDD$ VRR = 0 (high range): $CVREF = (VDD/4) + (VR < 3:0 > \times VDD/32)$

EQUATION 7-2: CVREF OUTPUT VOLTAGE (EXTERNAL CVREF)

VRR = 1 (low range):

 $CVREF = (VR < 3:0 > /24) \times VLADDER$

VRR = 0 (high range):

 $CVREF = (VLADDER/4) + (VR < 3:0 > \times VLADDER/32)$

VLADDER = VDD or ([VREF+] - [VREF-]) or VREF+

The full range of VSS to VDD cannot be realized due to the construction of the module. See Figure 7-10.

7.11.3 OUTPUT CLAMPED TO Vss

The CVREF output voltage can be set to Vss with no power consumption by configuring VRCON as follows:

- VREN = 0
- VRR = 1
- VR<3:0> = 0000

This allows the comparator to detect a zero-crossing while not consuming additional CVREF module current.

7.11.4 OUTPUT RATIOMETRIC TO VDD

The comparator voltage reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the Comparator Voltage Reference can be found in **Section 15.0 "Electrical Specifications"**.

R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
VREN	—	VRR	—	VR3	VR2	VR1	VR0
bit 7							bit 0
Logondy							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7 bit 6	0 = CVREF cir	cuit powered o cuit powered d ted: Read as '	own, no IDD dr	ain and CVRE	F = VSS.		
bit 5	1 = Low range		on bit				
bit 4	0 = High rang Unimplemen	e ted: Read as '	٥'				
bit 3-0	VR<3:0>: CV <u>When VRR =</u>	REF Value Sele <u>1</u> : CVREF = (V <u>0</u> : CVREF = VE	ction bits (0 ≤ R<3:0>/24) * \	/DD	5)		

REGISTER 7-5: VRCON: VOLTAGE REFERENCE CONTROL REGISTER






TABLE 7-2:SUMMARY OF REGISTERS ASSOCIATED WITH THE COMPARATOR AND VOLTAGE
REFERENCE MODULES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CMCON0		COUT		CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
CMCON1	_	—	—	_	—	_	T1GSS	CMSYNC	10	10
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	0000 000x	0000 000x
PIE1	EEIE	LVDIE	CRIE		C1IE	OSFIE		TMR1IE	000- 00-0	000- 00-0
PIR1	EEIF	LVDIF	CRIF	_	C1IF	OSFIF	_	TMR1IF	000- 00-0	000- 00-0
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
PORTC			RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	uu uuuu
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
VRCON	VREN	_	VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for comparator.

NOTES:


8.0 PROGRAMMABLE LOW-VOLTAGE DETECT (PLVD) MODULE


The Programmable Low-Voltage Detect (PLVD) module is a power supply detector which monitors the internal power supply. This module is typically used in key fobs and other devices, where certain actions need to be taken as a result of a falling battery voltage.

The PLVD module includes the following capabilities:

- Eight programmable trip points
- Interrupt on falling VDD
- Stable reference indication
- Operation during Sleep

A Block diagram of the PLVD module is shown in Figure 8-1.





© 2007 Microchip Technology Inc.

8.1 PLVD Operation

To setup the PLVD for operation, the following steps must be taken:

- Enable the module by setting the LVDEN bit of the LVDCON register.
- Configure the trip point by setting the LVDL<2:0> bits of the LVDCON register.
- Wait for the reference voltage to become stable. Refer to Section 8.4 "Stable Reference Indication".
- Clear the LVDIF bit of the PIRx register.

The LVDIF bit will be set when VDD falls below the PLVD trip point. The LVDIF bit remains set until cleared by software. Refer to Figure 8-2.

8.2 **Programmable Trip Point**

The PLVD trip point is selectable from one of eight voltage levels. The LVDL bits of the LVDCON register select the trip point. Refer to Register 8-1 for the available PLVD trip points.

8.3 Interrupt on Falling VDD

When VDD falls below the PLVD trip point, the falling edge detector will set the LVDIF bit. See Figure 8-2. An interrupt will be generated if the following bits are also set:

- GIE and PEIE bits of the INTCON register
- LVDIE bit of the PIEx register

The LVDIF bit must be cleared by software. An interrupt can be generated from a simulated PLVD event when the LVDIF bit is set by software.

8.4 Stable Reference Indication

When the PLVD module is enabled, the reference voltage must be allowed to stabilize before the PLVD will provide a valid result. Refer to *Electrical Section, PLVD Characteristics* for the stabilization time.

When the HFINTOSC is running, the IRVST bit of the LVDCON register indicates the stability of the voltage reference. The voltage reference is stable when the IRVST bit is set.

8.5 Operation During Sleep

To wake from Sleep, set the LVDIE bit of the PIE \underline{x} register and the PEIE bit of the INTCON register. When the LVDIE and PEIE bits are set, the device will wake from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine upon completion of the first instruction after waking from Sleep.

U-0	U-0	R-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	_	IRVST ⁽¹⁾	LVDEN	—	LVDL2	LVDL1	LVDL0
bit 7	·	·				•	bit
Logondu							
Legend: R = Readab	le hit	W = Writable	hit	II – I Inimpler	nented bit, read	l as 'O'	
					,		
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-6	Unimplemen	nted: Read as '	0'				
bit 5	IRVST: Intern	nal Reference V	oltage Stable	Status Flag bit	(1)		
	1 = Indicates	that the PLVD	is stable and	PLVD interrupt	is reliable		
	0 = Indicates	that the PLVD	is not stable a	and PLVD inter	rupt must not be	e enabled	
bit 4	LVDEN: Low	-Voltage Detect	t Module Ena	ble bit			
	1 = Enables I	PLVD Module,	powers up PL	VD circuit and	supporting refe	ence circuitry	
	0 = Disables	PLVD Module,	powers down	PLVD circuit a	nd supporting r	eference circuit	try
bit 3	Unimplemen	nted: Read as '	0'				
bit 2-0	LVDL<2:0>:	Low-Voltage De	etection Leve	l bits (nominal v	/alues)		
	111 = 4.5V						
	110 = 4.2V						
	101 = 4.0V						
	100 = 2.3V (0	default)					
	011 = 2.2V						
	010 = 2.1V						
	001 = 2.0V ⁽²⁾)					

REGISTER 8-1: LVDCON: LOW-VOLTAGE DETECT CONTROL REGISTER

Note 1: The IRVST bit is usable only when the HFINTOSC is running.

2: Not tested and below minimum operating conditions.

TABLE 8-1: REGISTERS ASSOCIATED WITH PROGRAMMABLE LOW-VOLTAGE DETECT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	x000 000x	0000 000x
PIE1	OSFIE	C2IE	C1IE	LCDIE	_	LVDIE	_	CCP2IE	0000 -0-0	0000 -0-0
PIR1	OSFIF	C2IF	C1IF	LCDIF	_	LVDIF	_	CCP2IF	0000 -0-0	0000 -0-0
LVDCON	_	_	IRVST	LVDEN		LVDL2	LVDL1	LVDL0	00 -100	00 -100

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the PLVD module.

NOTES:

9.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory:

- EECON1
- EECON2 (not a physically implemented register)
- EEDAT
- EEADR

EEDAT holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. PIC16F636/639 has 256 bytes of data EEPROM and the PIC12F635 has 128 bytes.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature as well as from chip-to-chip. Please refer to A/C specifications in **Section 15.0 "Electrical Specifications"** for exact limits.

When the data memory is code-protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access the data EEPROM data and will read zeroes.

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| EEDAT7 | EEDAT6 | EEDAT5 | EEDAT4 | EEDAT3 | EEDAT2 | EEDAT1 | EEDAT0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

REGISTER 9-1: EEDAT: EEPROM DATA REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **EEDATn**: Byte Value to Write To or Read From Data EEPROM bits

REGISTER 9-2: EEADR: EEPROM ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EEADR7 ⁽¹⁾	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **EEADR**: Specifies One of 256 Locations for EEPROM Read/Write Operation bits

Note 1: PIC16F636/639 only. Read as '0' on PIC12F635.

9.1 EECON1 AND EECON2 Registers

EECON1 is the control register with four low-order bits physically implemented. The upper four bits are non-implemented and read as '0's.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit, clear it and rewrite the location. The data and address will be cleared. Therefore, the EEDAT and EEADR registers will need to be re-initialized.

Interrupt flag, EEIF bit of the PIR1 register, is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence.

Note: The EECON1, EEDAT and EEADR registers should not be modified during a data EEPROM write (WR bit = 1).

REGISTER 9-3: EECON1: EEPROM CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0
—	—	—	—	WRERR	WREN	WR	RD
bit 7							bit 0

Legend:			
S = Bit can only be set			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4	Unimplemented: Read as '0'
bit 3	WRERR: EEPROM Error Flag bit
	 1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOR Reset) 0 = The write operation completed
bit 2	WREN: EEPROM Write Enable bit
	1 = Allows write cycles
	0 = Inhibits write to the data EEPROM
bit 1	WR: Write Control bit
	 1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can only be set, not cleared, in software.)
	0 = Write cycle to the data EEPROM is complete
bit 0	RD: Read Control bit
	 I = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set, not cleared, in software.)

0 = Does not initiate an EEPROM read

9.2 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD of the EECON1 register, as shown in Example 9-1. The data is available, in the very next cycle, in the EEDAT register. Therefore, it can be read in the next instruction. EEDAT holds this value until another read, or until it is written to by the user (during a write operation).

BANKSEL	EEADR	;
MOVLW	CONFIG_ADDR	;
MOVWF	EEADR	;Address to read
BSF	EECON1,RD	;EE Read
MOVF	EEDAT,W	;Move data to W

9.3 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDAT register. Then the user must follow a specific sequence to initiate the write for each byte, as shown in Example 9-2.

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit of the PIR1 register must be cleared by software.

quired quence	BANKSEL BSF BCF MOVLW MOVWF MOVLW	EECON1, WREN INTCON, GIE 55h EECON2 AAh	; ;Enable write ;Disable INTs ;Unlock write ; ;
Require Sequen	MOVLW MOVWF BSF BSF	AAh EECON2 EECON1,WR INTCON,GIE	; ; ;Start the write ;Enable INTS

9.4 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM should be verified (see Example 9-3) to the desired value to be written.

EXAMPLE 9-3: WRITE VERIFY

BANKSEI	L EEDAT	;
MOVF	EEDAT,W	;EEDAT not changed
		;from previous write
BSF	EECON1,RD	;YES, Read the
		;value written
XORWF	EEDAT,W	;
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
:	_	;Yes, continue

9.4.1 USING THE DATA EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM (specification D124) without exceeding the total number of write cycles to a single byte (specifications D120 and D120A). If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

9.5 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (nominal 64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power Glitch
- Software Malfunction

9.6 Data EEPROM Operation During Code Protection

Data memory can be code-protected by programming the CPD bit in the Configuration Word (Register 12-1) to '0'.

When the data memory is code-protected, the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from programming zeroes over the existing code (which will execute as NOPS) to reach an added routine, programmed in unused program memory, which outputs the contents of data memory. Programming unused locations in program memory to '0' will also help prevent data memory code protection from becoming breached.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TOIE	INTE	RAIE	T0IF	INTF	RAIF	x000 0000x	0000 000x
PIR1	EEIF	LVDIF	CRIF	C2IF ⁽¹⁾	C1IF	OSFIF	_	TMR1IF	0000 00-0	0000 00-0
PIE1	EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE	_	TMR1IE	0000 00-0	0000 00-0
EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	0000 0000
EEADR	EEADR7 ⁽¹⁾	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	0000 0000
EECON1	_	-	-	_	WRERR	WREN	WR	RD	x000	q000
EECON2	EEPROM Control Register 2 (not a physical register)									

TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the data EEPROM module.

Note 1: PIC16F636/639 only.

10.0 KEELOQ[®] COMPATIBLE CRYPTOGRAPHIC MODULE

To obtain information regarding the implementation of the KEELOQ module, Microchip Technology requires the execution of the "KEELOQ[®] Encoder License Agreement".

The "KEELOQ[®] Encoder License Agreement" may be accessed through the Microchip web site located at <u>www.microchip.com/KEELOQ</u>. Further information may be obtained by contacting your local Microchip Sales Representative.

NOTES:

11.0 ANALOG FRONT-END (AFE) FUNCTIONAL DESCRIPTION (PIC16F639 ONLY)

The PIC16F639 device consists of the PIC16F636 device and low frequency (LF) Analog Front-End (AFE), with the AFE section containing three analog-input channels for signal detection and LF talk-back. This section describes the Analog Front-End (AFE) in detail.

The PIC16F639 device can detect a 125 kHz input signal as low as 1 mVpp and transmit data by using internal LF talk-back modulation or via an external transmitter. The PIC16F639 can also be used for various bidirectional communication applications. Figure 11-3 and Figure 11-4 show application examples of the device.

Each analog input channel has internal tuning capacitance, sensitivity control circuits, an input signal strength limiter and an LF talk-back modulation transistor. An Automatic Gain Control (AGC) loop is used for all three input channel gains. The output of each channel is OR'd and fed into a demodulator. The digital output is passed to the LFDATA pin. Figure 11-1 shows the block diagram of the AFE and Figure 11-2 shows the LC input path.

There are a total of eight Configuration registers. Six of them are used for AFE operation options, one for column parity bits and one for status indication of AFE operation. Each register has 9 bits including one row parity bit. These registers are readable and writable by SPI (Serial Protocol Interface) commands except for the STATUS register, which is read-only.

11.1 RF Limiter

The RF Limiter limits LC pin input voltage by de-Q'ing the attached LC resonant circuit. The absolute voltage limit is defined by the silicon process's maximum allowed input voltage (see **Section 15.0 "Electrical Specifications"**). The limiter begins de-Q'ing the external LC antenna when the input voltage exceeds VDE_Q, progressively de-Q'ing harder to reduce the antenna input voltage.

The signal levels from all 3 channels are combined such that the limiter attenuates all 3 channels uniformly, in respect to the channel with the strongest signal.

11.2 Modulation Circuit

The modulation circuit consists of a modulation transistor (FET), internal tuning capacitors and external LC antenna components. The modulation transistor and the internal tuning capacitors are connected between the LC input pin and LCCOM pin. Each LC input has its own modulation transistor.

When the modulation transistor turns on, its low Turn-on Resistance (RM) clamps the induced LC antenna voltage. The coil voltage is minimized when the modulation transistor turns-on and maximized when the modulation transistor turns-off. The modulation transistor's low Turn-on Resistance (RM) results in a high modulation depth.

The LF talk-back is achieved by turning on and off the modulation transistor.

The modulation data comes from the microcontroller section via the digital SPI interface as "Clamp On", "Clamp Off" commands. Only those inputs that are enabled will execute the clamp command. A basic block diagram of the modulation circuit is shown in Figure 11-1 and Figure 11-2.

The modulation FET is also shorted momentarily after Soft Reset and Inactivity timer time-out.

11.3 Tuning Capacitor

Each channel has internal tuning capacitors for external antenna tuning. The capacitor values are programmed by the Configuration registers up to 63 pF, 1 pF per step.

Note: The user can control the tuning capacitor by programming the AFE Configuration registers.

11.4 Variable Attenuator

The variable attenuator is used to attenuate, via AGC control, the input signal voltage to avoid saturating the amplifiers and demodulators.

Note: The variable attenuator function is accomplished by the device itself. The user cannot control its function.

11.5 Sensitivity Control

The sensitivity of each channel can be reduced by the channel's Configuration register sensitivity setting. This is used to desensitize the channel from optimum.

Note: The user can desensitize the channel sensitivity by programming the AFE Configuration registers.

11.6 AGC Control

The AGC controls the variable attenuator to limit the internal signal voltage to avoid saturation of internal amplifiers and demodulators (Refer to **Section 11.4 "Variable Attenuator"**).

The signal levels from all 3 channels are combined such that AGC attenuates all 3 channels uniformly in respect to the channel with the strongest signal.

Note:	The AGC control function is accomplished					
	by the device itself. The user cannot					
	control its function.					

11.7 Fixed Gain Amplifiers 1 and 2

FGA1 and FGA2 provides a maximum two-stage gain of 40 dB.

Note:	The user cannot control the gain of these
	two amplifiers.

11.8 Auto Channel Selection

The Auto Channel Selection feature is enabled if the Auto Channel Select bit AUTOCHSEL<8> in Configuration Register 5 (Register 11-6) is set, and disabled if the bit is cleared. When this feature is active (i.e., AUTOCHSE <8> = 1), the control circuit checks the demodulator output of each input channel immediately after the AGC settling time (TSTAB). If the output is high, it allows this channel to pass data, otherwise it is blocked.

The status of this operation is monitored by AFE Status Register 7 bits <8:6> (Register 11-8). These bits indicate the current status of the channel selection activity, and automatically updates for every Soft Reset period. The auto channel selection function resets after each Soft Reset (or after Inactivity timer time-out). Therefore, the blocked channels are reenabled after Soft Reset.

This feature can make the output signal cleaner by blocking any channel that was not high at the end of TAGC. This function works only for demodulated data output, and is not applied for carrier clock or RSSI output.

11.9 Carrier Clock Detector

The Detector senses the input carrier cycles. The output of the Detector switches digitally at the signal carrier frequency. Carrier clock output is available when the output is selected by the DATOUT bit in the AFE Configuration Register 1 (Register 11-2).

11.10 Demodulator

The Demodulator consists of a full-wave rectifier, low pass filter, peak detector and Data Slicer that detects the envelope of the input signal.

11.11 Data Slicer

The Data Slicer consists of a reference generator and comparator. The Data Slicer compares the input with the reference voltage. The reference voltage comes from the minimum modulation depth requirement setting and input peak voltage. The data from all 3 channels are OR'd together and sent to the output enable filter.

11.12 Output Enable Filter

The Output Enable Filter enables the LFDATA output once the incoming signal meets the wake-up sequence requirements (see Section 11.15 "Configurable Output Enable Filter").

11.13 RSSI (Received Signal Strength Indicator)

The RSSI provides a current which is proportional to the input signal amplitude (see Section 11.31.3 "Received Signal Strength Indicator (RSSI) Output").

11.14 Analog Front-End Timers

The AFE has an internal 32 kHz RC oscillator. The oscillator is used in several timers:

- Inactivity timer
- Alarm timer
- Pulse Width timer
- Period timer
- AGC settling timer

11.14.1 RC OSCILLATOR

The RC oscillator is low power, $32 \text{ kHz} \pm 10\%$ over temperature and voltage variations.

11.14.2 INACTIVITY TIMER

The Inactivity Timer is used to automatically return the AFE to Standby mode, if there is no input signal. The time-out period is approximately 16 ms (TINACT), based on the 32 kHz internal clock.

The purpose of the Inactivity Timer is to minimize AFE current draw by automatically returning the AFE to the lower current Standby mode, if there is no input signal for approximately 16 ms.

The timer is reset when:

- An amplitude change in LF input signal, either high-to-low or low-to-high
- CS pin is low (any SPI command)
- Timer-related Soft Reset

The timer starts when:

• AFE receives any LF signal

The timer causes an AFE Soft Reset when:

• A previously received LF signal does not change either high-to-low or low-to-high for TINACT

The Soft Reset returns the AFE to Standby mode where most of the analog circuits, such as the AGC, demodulator and RC oscillator, are powered down. This returns the AFE to the lower Standby Current mode.

11.14.3 ALARM TIMER

The Alarm Timer is used to notify the MCU that the AFE is receiving LF signal that does not pass the output enable filter requirement. The time-out period is approximately 32 ms (TALARM) in the presence of continuing noise.

The Alarm Timer time-out occurs if there is an input signal for longer than 32 ms that does not meet the output enable filter requirements. The Alarm Timer time-out causes:

- a) The ALERT pin to go low.
- b) The ALARM bit to set in the AFE Status Configuration 7 register (Register 11-8).

The MCU is informed of the Alarm timer time-out by monitoring the ALERT pin. If the Alarm timer time-out occurs, the MCU can take appropriate actions such as lowering channel sensitivity or disabling channels. If the noise source is ignored, the AFE can return to a lower standby current draw state. The timer is reset when the:

- CS pin is low (any SPI command).
- Output enable filter is disabled.
- LFDATA pin is enabled (signal passed output enable filter).

The timer starts when:

• Receiving a LF signal.

The timer causes a low output on the ALERT pin when:

• Output enable filter is enabled and modulated input signal is present for TALARM, but does not pass the output enable filter requirement.

Note: The Alarm timer is disabled if the output enable filter is disabled.

11.14.4 PULSE WIDTH TIMER

The Pulse Width Timer is used to verify that the received output enable sequence meets both the minimum TOEH and minimum TOEL requirements.

11.14.5 PERIOD TIMER

The Period Timer is used to verify that the received output enable sequence meets the maximum TOET requirement.

11.14.6 AGC SETTLING TIMER (TAGC)

This timer is used to keep the output enable filter in Reset while the AGC settles on the input signal. The time-out period is approximately 3.5 ms. At end of this time (TAGC), the input should remain high (TPAGC), otherwise the counting is aborted and a Soft Reset is issued. See Figure 11-6 for details.

- Note 1: The AFE needs continuous and uninterrupted high input signal during AGC settling time (TAGC). Any absence of signal during this time may reset the timer and a new input signal is needed for AGC settling time, or may result in improper AGC gain settings which will produce invalid output.
 - 2: The rest of the AFE section wakes up if any of these input channels receive the AGC settling time correctly. AFE Status Register 7 bits <4:2> (Register 11-8) indicate which input channels have waken up the AFE first. Valid input signal on multiple input pins can cause more than one channel's indicator bit to be set.





FIGURE 11-1: FUNCTIONAL BLOCK DIAGRAM – ANALOG FRONT-END






FIGURE 11-4: PASSIVE KEYLESS ENTRY (PKE) TRANSPONDER CONFIGURATION EXAMPLE




FIGURE 11-3: BIDIRECTIONAL PASSIVE KEYLESS ENTRY (PKE) SYSTEM APPLICATION EXAMPLE

11.15 Configurable Output Enable Filter

The purpose of this filter is to enable the LFDATA output and wake the microcontroller only after receiving a specific sequence of pulses on the LC input pins. Therefore, it prevents the AFE from waking up the microcontroller due to noise or unwanted input signals. The circuit compares the timing of the demodulated header waveform with a pre-defined value, and enables the demodulated LFDATA output when a match occurs.

The output enable filter consists of a high (TOEH) and low duration (TOEL) of a pulse immediately after the AGC settling gap time. The selection of high and low times further implies a max period time. The output enable high and low times are determined by SPI interface programming. Figure 11-5 and Figure 11-6 show the output enable filter waveforms.

There should be no missing cycles during TOEH. Missing cycles may result in failing the output enable condition.




FIGURE 11-5: OUTPUT ENABLE FILTER TIMING






TABLE 11-1:TYPICAL OUTPUT ENABLEFILTER TIMING

OEH <1:0>	OEL <1:0>	Тоен (ms)	TOEL (ms)	Тоет (ms)			
01	00	1	1	3			
01	01	1	1	3			
01	10	1	2	4			
01	11	1	4	6			
10	00	2	1	4			
10	01	2	1	4			
10	10	2	2	5			
10	11	2	4	8			
	•						
11	00	4	1	6			
11	01	4	1	6			
11	10	4	2	8			
11	11	4	4	10			
00	XX	Filter Disabled					

Note 1: Typical at room temperature and VDD = 3.0V, 32 kHz oscillator.

TOEH is measured from the rising edge of the demodulator output to the first falling edge. The pulse width must fall within TOEH $\leq t \leq$ TOET.

TOEL is measured from the falling edge of the demodulator output to the rising edge of the next pulse. The pulse width must fall within TOEL $\leq t \leq$ TOET.

TOET is measured from rising edge to the next rising edge (i.e., the sum of TOEH and TOEL). The pulse width must be $t \leq$ TOET. If the Configuration Register 0 (Register 11-1), OEL<8:7> is set to '00', then TOEH must not exceed TOET and TOEL must not exceed TINACT.

The filter will reset, requiring a complete new successive high and low period to enable LFDATA, under the following conditions.

- The received high is not greater than the configured minimum TOEH value.
- During TOEH, a loss of signal > 56 μs. A loss of signal < 56 μs may or may not cause a filter Reset.
- The received low is not greater than the configured minimum TOEL value.
- The received sequence exceeds the maximum TOET value:
 - TOEH + TOEL > TOET
 - or TOEH > TOET
 - or TOEL > TOET
- A Soft Reset SPI command is received.

If the filter resets due to a long high (TOEH > TOET), the high-pulse timer will not begin timing again until after a gap of TE and another low-to-high transition occurs on the demodulator output.

Disabling the output enable filter disables the TOEH and TOEL requirement and the AFE passes all received LF data. See Figure 11-10, Figure 11-11 and Figure 11-12 for examples.

When viewed from an application perspective, from the pin input, the actual output enable filter timing must factor in the analog delays in the input path (such as demodulator charge and discharge times).

- TOEH TDR + TDF
- TOEL + TDR TDF

The output enable filter starts immediately after TGAP, the gap after AGC stabilization period.

11.16 Input Sensitivity Control

The AFE is designed to have typical input sensitivity of 3 mVPP. This means any input signal with amplitude greater than 3 mVPP can be detected. The AFE's internal AGC loop regulates the detecting signal amplitude when the input level is greater than approximately 20 mVPP. This signal amplitude is called "AGC-active level". The AGC loop regulates the input voltage so that the input signal amplitude range will be kept within the linear range of the detection circuits without saturation. The AGC Active Status bit AGCACT<5>, in the AFE Status Register 7 (Register 11-8) is set if the AGC loop regulates the input voltage.

Table 11-2 shows the input sensitivity comparison when the AGCSIG option is used. When AGCSIG option bit is set, the demodulated output is available only when the AGC loop is active (see Table 11-1). The AFE has also input sensitivity reduction options per each channel. The Configuration Register 3 (Register 11-4), Configuration Register 4 (Register 11-5) and Configuration Register 5 (Register 11-6) have the option to reduce the channel gains from 0 dB to approximately -30 dB.

AGCSIG<7> (Config. Register 5)	Description			
0	Disabled – the AFE passes signal of any amplitude level it is capable of detecting (demodulated data and carrier clock).	3.0 mVpp		
1	 Enabled – No output until AGC Status = 1 (i.e., VPEAK ≈ 20 mVPP) (demodulated data and carrier clock). Provides the best signal to noise ratio. 	20 mVpp		

TABLE 11-2: INPUT SENSITIVITY VS. MODULATED SIGNAL STRENGTH SETTING (AGCSIG <7>)

11.17 Input Channels (Enable/Disable)

Each channel can be individually enabled or disabled by programming bits in Configuration Register 0<3:1> (Register 11-1).

The purpose of having an option to disable a particular channel is to minimize current draw by powering down as much circuitry as possible, if the channel is not needed for operation. The exact circuits disabled when an input is disabled are amplifiers, detector, full-wave rectifier, data slicer, and modulation FET. However, the RF input limiter remains active to protect the silicon from excessive antenna input voltages.

11.18 AGC Amplifier

The circuit automatically amplifies input signal voltage levels to an acceptable level for the data slicer. Fast attack and slow release by nature, the AGC tracks the carrier signal level and not the modulated data bits.

The AGC inherently tracks the strongest of the three antenna input signals. The AGC requires an AGC stabilization time (TAGC).

The AGC will attempt to regulate a channel's peak signal voltage into the data slicer to a desired regulated AGC voltage – reducing the input path's gain as the signal level attempts to increase above regulated AGC voltage, and allowing full amplification on signal levels below the regulated AGC voltage.

The AGC has two modes of operation:

- 1. During the AGC settling time (TAGC), the AGC time constant is fast, allowing a reasonably short acquisition time of the continuous input signal.
- 2. After TAGC, the AGC switches to a slower time constant for data slicing.

Also, the AGC is frozen when the input signal envelope is low. The AGC tracks only high envelope levels.

11.19 AGC Preserve

The AGC preserve feature allows the AFE to preserve the AGC value during the AGC settling time (TAGC) and apply the value to the data slicing circuit for the following data streams instead of using a new tracking value. This feature is useful to demodulate the input signal correctly when the input has random amplitude variations at a given time period. This feature is enabled when the AFE receives an AGC Preserve On command and disabled if it receives an AGC Preserve Off command. Once the AGC Preserve On command is received, the AFE acquires a new AGC value during each AGC settling time and preserves the value until a Soft Reset or an AGC Preserve Off command is issued. Therefore, it does not need to issue another AGC Preserve On command. An AGC Preserve Off command is needed to preserve disable the AGC feature (see Section 11.32.2.5 "AGC Preserve On Command" "AGC Off and Section 11.32.2.6 Preserve Command" for AGC Preserve commands).

11.20 Soft Reset

The AFE issues a Soft Reset in the following events:

- a) After Power-on Reset (POR),
- b) After Inactivity timer time-out,
- c) If an "Abort" occurs,
- d) After receiving SPI Soft Reset command.

The "Abort" occurs if there is no positive signal detected at the end of the AGC stabilization period (TAGC). The Soft Reset initializes internal circuits and brings the AFE into a low current Standby mode operation. The internal circuits that are initialized by the Soft Reset include:

- Output Enable Filter
- · AGC circuits
- Demodulator
- 32 kHz Internal Oscillator

The Soft Reset has no effect on the Configuration register setup, except for some of the AFE Status Register 7 bits. (Register 11-8).

The circuit initialization takes one internal clock cycle (1/32 kHz = 31.25 μ s). During the initialization, the modulation transistors between each input and LCCOM pins are turned-on to discharge any internal/external parasitic charges. The modulation transistors are turned-off immediately after the initialization time.

The Soft Reset is executed in Active mode only. It is not valid in Standby mode.


11.21 Minimum Modulation Depth Requirement for Input Signal

The AFE demodulates the modulated input signal if the modulation depth of the input signal is greater than the minimum requirement that is programmed in the AFE Configuration Register 5 (Register 11-6). Figure 11-7 shows the definition of the modulation depth and examples. MODMIN<6:5> of the Configuration Register 5 offer four options. They are 75%, 50%, 25% and 12%, with a default setting of 50%.

The purpose of this feature is to enhance the demodulation integrity of the input signal. The 12% setting is the best choice for the input signal with weak modulation depth, which is typically observed near the high-voltage base station antenna and also at far-distance from the base station antenna. It gives the best demodulation sensitivity, but is very susceptible to noise spikes that can result in a bit detection error. The 75% setting can reduce the bit errors caused by noise, but gives the least demodulation sensitivity. See Table 11-3 for minimum modulation depth requirement settings.

TABLE 11-3: SETTING FOR MINIMUM MODULATION DEPTH REQUIREMENT

	IIN Bits Register 5)	Modulation Depth			
Bit 6	Bit 5				
0	0	50% (default)			
0	1	75%			
1	0	25%			
1	1	12%			



11.22 Low-Current Sleep Mode

The Sleep command from the microcontroller, via an SPI Interface command, places the AFE into an ultra Low-current mode. All circuits including the RF Limiter, except the minimum circuitry required to retain register memory and SPI capability, will be powered down to minimize the AFE current draw. Power-on Reset or any SPI command, other than Sleep command, is required to wake the AFE from Sleep.

11.23 Low-Current Standby Mode

The AFE is in Standby mode when no LF signal is present on the antenna inputs but the AFE is powered and ready to receive any incoming signals.

11.24 Low-Current Operating Mode

The AFE is in Low-current Operating mode when a LF signal is present on an LF antenna input and internal circuitry is switching with the received data.

11.25 Error Detection of AFE Configuration Register Data

The AFE's Configuration registers are volatile memory. Therefore, the contents of the registers can be corrupted or cleared by any electrical incidence such as battery disconnect. To ensure the data integrity, the AFE has an error detection mechanism using row and column parity bits of the Configuration register memory map. The bit 0 of each register is a row parity bit which is calculated over the eight Configuration bits (from bit 1 to bit 8). The Column Parity Register (Configuration Register 6) holds column parity bits; each bit is calculated over the respective columns (Configuration registers 0 to 5) of the Configuration bits. The STATUS register is not included for the column parity bit calculation. Parity is to be odd. The parity bit set or cleared makes an odd number of set bits. The user needs to calculate the row and column parity bits using the contents of the registers and program them. During operation, the AFE continuously calculates the row and column parity bits of the configuration memory map. If a parity error occurs, the AFE lowers the SCLK/ALERT pin (interrupting the microcontroller section) indicating the configuration memory has been corrupted or unloaded and needs to be reprogrammed.

At an initial condition after a Power-On-Reset, the values of the registers are all clear (default condition). Therefore, the AFE will issue the parity bit error by lowering the SCLK/ALERT pin. If user reprograms the registers with correct parity bits, the SCLK/ALERT pin will be toggled to logic high level immediately.

The parity bit errors do not change or affect the AFE's functional operation.

Table 11-4 shows an example of the register values and corresponding parity bits.

Register Name	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (Row Parity)
Configuration Register 0	1	0	1	0	1	0	0	0	0
Configuration Register 1	0	0	0	0	0	0	0	0	1
Configuration Register 2	0	0	0	0	0	0	0	0	1
Configuration Register 3	0	0	0	0	0	0	0	0	1
Configuration Register 4	0	0	0	0	0	0	0	0	1
Configuration Register 5	1	0	0	0	0	0	0	0	0
Configuration Register 6 (Column Parity Register)	1	1	0	1	0	1	1	1	1

TABLE 11-4: AFE CONFIGURATION REGISTER PARITY BIT EXAMPLE

11.26 Factory Calibration

Microchip calibrates the AFE to reduce the device-to-device variation in standby current, internal timing and sensitivity, as well as channel-to-channel sensitivity variation.

11.27 De-Q'ing of Antenna Circuit

When the transponder is close to the base station, the transponder coil may develop coil voltage higher than VDE_Q. This condition is called "near field". The AFE detects the strong near field signal through the AGC control, and de-Q'ing the antenna circuit to reduce the input signal amplitude.


11.28 Battery Back-up and Batteryless Operation

The device supports both battery back-up and batteryless operation by the addition of external components, allowing the device to be partially or completely powered from the field.

Figure 11-8 shows an example of the external circuit for the battery back-up.

Note: Voltage on LCCOM combined with coil input voltage must not exceed the maximum LC input voltage.






11.29 Demodulator

The demodulator recovers the modulation data from the received signal, containing carrier plus data, by appropriate envelope detection. The demodulator has a fast rise (charge) time (TDR) and a fall time (TDF) appropriate to an envelope of input signal (see **Section 15.0 "Electrical Specifications"** for TDR and TDF specifications). The demodulator contains the full-wave rectifier, low-pass filter, peak detector and data slicer.





11.30 Power-On Reset

This circuit remains in a Reset state until a sufficient supply voltage is applied to the AFE. The Reset releases when the supply is sufficient for correct AFE operation, nominally VPOR of AFE.

The Configuration registers are all cleared on a Power-on Reset. As the Configuration registers are protected by odd row and column parity, the ALERT pin will be pulled down – indicating to the microcontroller section that the AFE configuration memory is cleared and requires loading.

11.31 LFDATA Output Selection

The LFDATA output can be configured to pass the Demodulator output, Received Signal Strength Indicator (RSSI) output, or Carrier Clock. See Configuration Register 1 (Register 11-2) for more details.

11.31.1 DEMODULATOR OUTPUT


The demodulator output is the default configuration of the output selection. This is the output of an envelope detection circuit. See Figure 11-9 for the demodulator output. For a clean data output or to save operating power, the input channels can be individually enabled or disabled. If more than one channel is enabled, the output is the sum of each output of all enabled channels. There will be no valid output if all three channels are disabled. When the demodulated output is selected, the output is available in two different conditions depending on how the options of Configuration Register 0 (Register 11-1) are set: Output Enable Filter is disabled or enabled.

Related Configuration register bits:

- Configuration Register 1 (Register 11-2), DATOUT <8:7>:
 - <u>bit 8</u> <u>bit 7</u>
 - 0 0: Demodulator Output
 - 0 1: Carrier Clock Output
 - 1 0: RSSI Output
 - 0 1: RSSI Output
- Configuration Register 0 (Register 11-1): all bits

Case I. When Output Enable Filter is disabled: Demodulated output is available immediately after the AGC stabilization time (TAGC). Figure 11-10 shows an example of demodulated output when the Output Enable Filter is disabled.





Case II. When Output Enable Filter is enabled: Demodulated output is available only if the incoming signal meets the enable filter timing criteria that is defined in the Configuration Register 0 (Register 11-1). If the criteria is met, the output is available after the low timing (TOEL) of the Enable Filter. Figure 11-11 and Figure 11-12 shows examples of demodulated output when the Output Enable Filter is enabled.







FIGURE 11-12: NO DEMODULATOR OUTPUT (WHEN OUTPUT ENABLE FILTER IS ENABLED BUT INPUT DOES NOT MEET FILTER TIMING REQUIREMENTS)



11.31.2 CARRIER CLOCK OUTPUT

When the Carrier Clock output is selected, the LFDATA output is a square pulse of the input carrier clock and available as soon as the AGC stabilization time (TAGC) is completed. There are two Configuration register options for the carrier clock output: (a) clock divide-by one or (b) clock divide-by four, depending on bit DATOUT<7> of Configuration Register 2 (Register 11-3). The carrier clock output is available immediately after the AGC settling time. The Output Enable Filter, AGCSIG, and MODMIN options are applicable for the carrier clock output in the same way as the demodulated output. The input channel can be individually enabled or disabled for the output. If more than one channel is enabled, the output is the sum of each output of all enabled channels. Therefore, the carrier clock output waveform is not as precise as when only one channel is enabled. It is recommended to enable one channel only if a precise output waveform is desired.


There will be no valid output if all three channels are disabled. See Figure 11-13 for carrier clock output examples.

Related Configuration register bits:

• Configuration Register 1 (Register 11-2), DATOUT <8:7>:

bit 8 bit 7

- 0 0: Demodulator Output
- 0 1: Carrier Clock Output
- 1 0: RSSI Output
- 1 1: RSSI Output
- Configuration Register 2 (Register 11-3), CLKDIV<7>:
 - 0: Carrier Clock/1
 - 1: Carrier Clock/4
- Configuration Register 0 (Register 11-1): all bits are affected
- Configuration Register 5 (Register 11-6)



11.31.3 RECEIVED SIGNAL STRENGTH INDICATOR (RSSI) OUTPUT

An analog current is available at the LFDATA pin when the Received Signal Strength Indicator (RSSI) output is selected for the AFE's Configuration register. The analog current is linearly proportional to the input signal strength (see Figure 11-15).

All timers in the circuit, such as inactivity timer, alarm timer, and AGC settling time, are disabled during the RSSI mode. Therefore, the RSSI output is not affected by the AGC settling time, and available immediately when the RSSI option is selected. The AFE enters Active mode immediately when the RSSI output is selected. The MCU I/O pin (RC3) connected to the LFDATA pin, must be set to high-impedance state during the RSSI Output mode.

When the AFE receives an SPI command during the RSSI output, the RSSI mode is temporary disabled until the SPI interface communication is completed. It returns to the RSSI mode again after the SPI interface communication is completed. The AFE holds the RSSI mode until another output type is selected (CS low turns off the RSSI signal). To obtain the RSSI output for a particular input channel, or to save operating power, the input channel can be individually enabled or disabled. If more than one channel is enabled, the RSSI output is from the strongest signal channel. There will be no valid output if all three channels are disabled.


Related AFE Configuration register bits:


• Configuration Register 1 (Register 11-2), DATOUT<8:7>:

bit 8 bit 7

- 0 0: Demodulated Output
- 0 1: Carrier Clock Output
- 1 0: RSSI Output
- 1 1: RSSI Output
- Configuration Register 2 (Register 11-3), RSSIFET<8>:
 - 0: Pull-Down MOSFET off
 - 1: Pull-Down MOSFET on.
- Note: The pull-down MOSFET option is valid only when the RSSI output is selected. The MOSFET is not controllable by users when Demodulated or Carrier Clock output option is selected.
- Configuration Register 0 (Register 11-1): all bits are affected.

FIGURE 11-14: RSSI OUTPUT PATH





11.31.3.1 ANALOG-TO-DIGITAL DATA CONVERSION OF RSSI SIGNAL

The AFE's RSSI output is an analog current. It needs an external Analog-to-Digital (ADC) data conversion device for digitized output. The ADC data conversion can be accomplished by using a stand-alone external ADC device or by firmware utilizing MCU's internal comparator along with a few external resistors and a capacitor. For slope ADC implementations, the external capacitor at the LFDATA pad needs to be discharged before data sampling. For this purpose, the internal pull-down MOSFET on the LFDATA pad can be utilized. The MOSFET can be turned on or off with bit RSSIFET<8> of the Configuration Register 2 (Register 11-3). When it is turned on, the internal MOSFET provides a discharge path for the external capacitor. This MOSFET option is valid only if RSSI output is selected and not controllable by users for demodulated or carrier clock output options.

See separate application notes for various external ADC implementation methods for this device.

11.32 AFE Configuration

11.32.1 SPI COMMUNICATION

The AFE SPI interface communication is used to read or write the AFE's Configuration registers and to send command only messages. For the SPI interface, the device has three pads; CS, SCLK/ALERT, and LFDATA/RSSI/CCLK/SDIO. Figure 11-15, Figure 11-14, Figure 11-16 and Figure 11-17 shows examples of the SPI communication sequences.

When the device powers up, these pins will be high-impedance inputs until firmware modifies them appropriately. The AFE pins connected to the MCU pins will be as follows.

CS

• Pin is permanently an input with an internal pull-up.


SCLK/ALERT


 Pin is an open collector output when CS is high. An internal pull-up resistor exists internal to the AFE to ensure no spurious SPI communication between powering and the MCU configuring its pins. This pin becomes the SPI clock input when CS is low.

LFDATA/RSSI/CCLK/SDIO


 Pin is a digital output (LFDATA) so long as CS is high. During SPI communication, the pin is the SPI data input (SDI) unless performing a register Read, where it will be the SPI data output (SDO).

FIGURE 11-16: POWER-UP SEQUENCE










11.32.2 COMMAND DECODER/CONTROLLER

The circuit executes 8 SPI commands from the MCU. The command structure is:

Command (3 bits) + Configuration Address (4 bits) + Data Byte and Row Parity Bit received by the AFE Most Significant bit first. Table 11-5 shows the available SPI commands. The AFE operates in SPI mode 0,0. In mode 0,0 the clock idles in the low state (Figure 11-19). SDI data is loaded into the AFE on the rising edge of SCLK and SDO data is clocked out on the falling edge of SCLK. There must be multiples of 16 clocks (SCLK) while CS is low or commands will abort.

TABLE 11-5:	SPI COMMANDS (AFE)
-------------	--------------------

Command	Address	Data	Row Parity	Description				
Command o	nly – Addr	ess and Data ar	e "Don't (Care", but need to be clocked in regardless.				
000	XXXX	XXXX XXXX	Х	Clamp on – enable modulation circuit				
001	XXXX	XXXX XXXX	Х	Clamp off – disable modulation circuit				
010	XXXX	XXXX XXXX	Х	Enter Sleep mode (any other command wakes the AFE)				
011	XXXX	XXXX XXXX	Х	AGC Preserve On – to temporarily preserve the current AGC level				
100	XXXX	XXXX XXXX	Х	AGC Preserve Off – AGC again tracks strongest input signal				
101	XXXX	XXXX XXXX	Х	x Soft Reset – resets various circuit blocks				
Read Comm	and – Data	a will be read fro	om the sp	ecified register address.				
110	0000	Config Byte 0	Р	General – options that may change during normal operation				
	0001	Config Byte 1	Р	LCX antenna tuning and LFDATA output format				
	0010	Config Byte 2	Р	LCY antenna tuning				
	0011	Config Byte 3	Р	LCZ antenna tuning				
	0100	Config Byte 4	Р	LCX and LCY sensitivity reduction				
	0101	Config Byte 5	Р	LCZ sensitivity reduction and modulation depth				
	0110	Column Parity	Р	Column parity byte for Config Byte 0 -> Config Byte 5				
	0111	AFE Status	Х	AFE status – parity error, which input is active, etc.				
Write Comm	and – Data	a will be written	to the sp	ecified register address.				
111	0000	Config Byte 0	Р	General – options that may change during normal operation				
	0001	Config Byte 1	Р	LCX antenna tuning and LFDATA output format				
	0010	Config Byte 2	Р	LCY antenna tuning				
	0011	Config Byte 3	Р	LCZ antenna tuning				
	0100	Config Byte 4	Р	LCX and LCY sensitivity reduction				
	0101	Config Byte 5	Р	LCZ sensitivity reduction and modulation depth				
	0110	Column Parity	Р	Column parity byte for Config Byte 0 -> Config Byte 5				
	0111	Not Used	Х	Register is readable, but not writable				
Note: 'P	' denotes tl	he row parity bit (odd parity) for the respective data byte.				



11.32.2.1 Clamp On Command

This command results in activating (turning on) the modulation transistors of all enabled channels; channels enabled in Configuration Register 0 (Register 11-1).

11.32.2.2 Clamp Off Command

This command results in de-activating (turning off) the modulation transistors of all channels.

11.32.2.3 Sleep Command

This command places the AFE in Sleep mode – minimizing current draw by disabling all but the essential circuitry. Any other command wakes the AFE (example: Clamp Off command).

11.32.2.4 Soft Reset Command

The AFE issues a Soft Reset when it receives an external Soft Reset command. The external Soft Reset command is typically used to end a SPI communication sequence or to initialize the AFE for the next signal detection sequence, etc. See **Section 11.20** "**Soft Reset**" for more details on Soft Reset.

If a Soft Reset command is sent during a "Clamp-on" condition, the AFE still keeps the "Clamp-on" condition after the Soft Reset execution. The Soft Reset is executed in Active mode only, not in Standby mode. The SPI Soft Reset command is ignored if the AFE is not in Active mode.

11.32.2.5 AGC Preserve On Command

This command results in preserving the AGC level during each AGC settling time and apply the value to the data slicing circuit for the following data stream. The preserved AGC value is reset by a Soft Reset, and a new AGC value is acquired and preserved when it starts a new AGC settling time. This feature is disabled by an AGC Preserve Off command (see **Section 11.19 "AGC Preserve"**).

11.32.2.6 AGC Preserve Off Command

This command disables the AGC preserve feature and returns the AFE to the normal AGC tracking mode, fast tracking during AGC settling time and slow tracking after that (see **Section 11.19 "AGC Preserve"**).

11.32.3 CONFIGURATION REGISTERS

The AFE includes 8 Configuration registers, including a column parity register and AFE Status Register. All registers are readable and writable via SPI, except STATUS register, which is readable only. Bit 0 of each register is a row parity bit (except for the AFE Status Register 7) that makes the register contents an odd number.

Register Name	Address	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Configuration Register 0	0000	OEH	OEH		L	ALRTIND	LCZEN	LCYEN	LCXEN	R0PAR	
Configuration Register 1	0001	DATOUT			Channel X Tuning Capacitor						
Configuration Register 2	0010	RSSIFET	CLKDIV	Channel Y Tuning Capacitor				R2PAR			
Configuration Register 3	0011	Unimplem	nented	Channel Z Tuning Capacitor						R3PAR	
Configuration Register 4	0100	Cha	annel X Sens	itivity Control Channel Y Sensitivity Control					R4PAR		
Configuration Register 5	0101	AUTOCHSEL	AGCSIG	MODMIN	MODMIN	Cha	annel Z Sen	sitivity Cont	rol	R5PAR	
Column Parity Register 6	0110		Column Parity Bits						R6PAR		
AFE Status Register 7	0111	Active C	hannel Indic	ators	AGCACT	Wake-up	Channel In	dicators	ALARM	PEI	

TABLE 11-6: ANALOG FRONT-END CONFIGURATION REGISTERS SUMMARY

REGISTER 11-1: CONFIGURATION REGISTER 0

bit 8			I					bit 0
OEH1	OEH0	OEL1	OEL0	ALRTIND	LCZEN	LCYEN	LCXEN	R0PAR
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Legend:				
R = Reada	ble bit W = W	ritable bit	U = Unimplemented bit	, read as '0'
-n = Value	at POR '1' = Bi	t is set	'0' = Bit is cleared	x = Bit is unknown
bit 8-7	OEH<1:0>: Output Er			
	00 = Output Enable	Filter disabled (no wake-up sequence require	d, passes all signal to LFDATA)
	01 = 1 ms			
	10 = 2 ms			
	11 = 4 ms			
bit 6-5	OEL<1:0>: Output En	able Filter Low	Time (TOEL) bit	
	00 = 1 ms			
	01 = 1 ms			
	10 = 2 ms			
	11 = 4 ms			
bit 4	ALRTIND: ALERT bit.	output triggere	d by:	
	1 = Parity error and/	or expired Alarm	n timer (receiving noise, see S	ection 11.14.3 "Alarm Timer")
	0 = Parity error			
bit 3	LCZEN: LCZ Enable	oit		
	1 = Disabled			
	0 = Enabled			
bit 2	LCYEN: LCY Enable	hit		
5112	1 = Disabled	bit		
	0 = Enabled			
hit 1	LCXEN: LCX Enable	hit.		
bit 1	1 = Disabled	DIL		
	1 = Disabled 0 = Enabled			
bit 0	R0PAR: Register Pari	ty bit – set/clear	ed so the 9-bit register contain	ns odd parity – an odd number of set bits

REGISTER 11-2: CONFIGURATION REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DATOUT1	DATOUT0	LCXTUN5	LCXTUN4	LCXTUN3	LCXTUN2	LCXTUN1	LCXTUN0	R1PAR
bit 8	• •							bit 0
Legend:								
R = Readat	ole bit	W = Writable	e bit	U = Unimple	emented bit, r	ead as '0'		
-n = Value a	at POR	'1' = Bit is se	et	'0' = Bit is cl	eared	x = Bit is un	known	
		•						
bit 6-1		: 0>: LCX Tun 0 pF (Default <u>)</u> : 63 pF	0 1	nce bit				
bit 0	R1PAR: Reg bits	gister Parity B	it – set/cleare	ed so the 9-bi	t register con	tains odd par	ity – an odd nι	umber of set

REGISTER 11-3: CONFIGURATION REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RSSIFET	CLKDIV	LCYTUN5	LCYTUN4	LCYTUN3	LCYTUN2	LCYTUN1	LCYTUN0	R2PAR
bit 8		<u>.</u>						bit 0

Legend:				
R = Read	able bit	W = Writable bit	U = Unimplemented b	vit, read as '0'
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 8	1 = Pull-	: Pull-down MOSFET on down RSSI MOSFET on down RSSI MOSFET off	LFDATA pad bit (controllab	le by user in the RSSI mode only
bit 7 CLKDIV: Carrier Clock Divide-by bit 1 = Carrier Clock/4 0 = Carrier Clock/1			Dit	
bit 6-1		< 5:0>: LCY Tuning Capa = +0 pF (Default)	citance bit	

111111 **= +63** pF

bit 0 R2PAR: Register Parity Bit – set/cleared so the 9-bit register contains odd parity – an odd number of set bits

REGISTER 11-4: CONFIGURATION REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	LCZTUN5	LCZTUN4	LCZTUN3	LCZTUN2	LCZTUN1	LCZTUN0	R3PAR
bit 8								bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 8-7 Unimplemented: Read as '0'

- bit 6-1 LCZTUN<5:0>: LCZ Tuning Capacitance bit 000000 = +0 pF (Default) : 111111 = +63 pF
- bit 0 **R3PAR**: Register Parity Bit set/cleared so the 9-bit register contains odd parity an odd number of set bits

REGISTER 11-5: CONFIGURATION REGISTER 4

R/W-0	R/W-0							
LCXSEN3	LCXSEN2	LCXSEN1	LCXSEN0	LCYSEN3	LCYSEN2	LCYSEN1	LCYSEN0	R4PAR
bit 8								bit 0

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 8-5 LCXSEN<3:0>⁽¹⁾: Typical LCX Sensitivity Reduction bit 0000 = -0 dB (Default)

	0001 = -2 dB
	0010 = -4 dB
	0011 = -6 dB
	0100 = -8 dB
	0101 = -10 dB
	0110 = -12 dB
	0111 = -14 dB
	1000 = -16 dB
	1001 = -18 dB
	1010 = -20 dB
	1011 = -22 dB
	1100 = -24 dB
	1101 = -26 dB
	1110 = -28 dB
	1111 = -30 dB
bit 4-1	LCYSEN<3:0> ⁽¹⁾ : Typical LCY Sensitivity Reduction bit
	0000 = -0 dB (Default)
	:
	1111 = -30 dB
bit 0	R4PAR : Register Parity Bit – set/cleared so the 9-bit register contains odd parity – an odd number of set bits

Note 1: Assured monotonic increment (or decrement) by design.

REGISTER 11-6: CONFIGURATION REGISTER 5

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AUTOCHSEL	AGCSIG	MODMIN1	MODMIN0	LCZSEN3	LCZSEN2	LCZSEN1	LCZSEN0	R5PAR
bit 8						•	•	bit (
Legend:								
R = Readable b	bit	W = Writable	oit	U = Unimplen	nented bit, read	1 as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 8		.: Auto Channel						
	1 = Enabled channel	– AFE selects (channel(s) that I	has demodulato	or output "high"	at the end of 1	STAB; or otherwi	ise, blocks the
		d – AFE follows	channel enable	/disable bits de	fined in Regist	er 0		
bit 7	AGCSIG: Der	modulator Outp	ut Enable bit, af	fter the AGC loc	op is active			
		- No output ur	0	lating at aroun	d 20 mVpp at i	nput pins. The	AGC Active St	tatus bit is se
		e AGC begins re d – the AFE pas	0 0	ov level it is can	able of detectiv	na		
bit 6-5)>: Minimum Mc	0			ig		
	00 = 50%			bit				
	01 = 75%							
	10 = 25% 11 = 12%							
L : L A		(1)	ti sita a Dia alta ati a sa	L. 14				
bit 4-1	0000 = -0dB	(1): LCZ Sensi (Default)	tivity Reduction	DI				
	: 1111 = -30d	В						
bit 0		– ster Parity Bit –	set/cleared so	the 9-bit registe	r contains odd	parity – an odd	d number of set	bits
Note 1. As	sured monotoni	c increment (or	decrement) by	design				

Note 1: Assured monotonic increment (or decrement) by design.

REGISTER 11-7: COLUMN PARITY REGISTER 6

R/W-0	R/W-0							
COLPAR7	COLPAR6	COLPAR5	COLPAR4	COLPAR3	COLPAR2	COLPAR1	COLPAR0	R6PAR
bit 8								bit 0

Legend:				
R = Read	lable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value	e at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 8		R7: Set/Cleared so that this 8t umber of set bits.	h parity bit + the sum of the Cor	nfiguration register row parity bits contain an odd
bit 7		R6 : Set/Cleared such that this nodd number of set bits.	7th parity bit + the sum of the 7th	bits in Configuration Registers 0 through 5 contain
bit 6		R5 : Set/Cleared such that this nodd number of set bits.	6th parity bit + the sum of the 6th	bits in Configuration Registers 0 through 5 contain
bit 5		R4: Set/Cleared such that this a odd number of set bits.	5th parity bit + the sum of the 5th	bits in Configuration Registers 0 through 5 contain
bit 4		R3 : Set/Cleared such that this a odd number of set bits.	4th parity bit + the sum of the 4th	bits in Configuration Registers 0 through 5 contain
bit 3		R2 : Set/Cleared such that this a odd number of set bits.	3rd parity bit + the sum of the 3rd	l bits in Configuration Registers 0 through 5 contain
bit 2		R1 : Set/Cleared such that this 2 odd number of set bits.	2nd parity bit + the sum of the 2nd	d bits in Configuration Registers 0 through 5 contain
bit 1		R0 : Set/Cleared such that this 1 Id number of set bits.	st parity bit + the sum of the 1st b	its in Configuration Registers 0 through 5 contain an
bit 0	R6PAR:	Register Parity bit - set/clear	ed so the 9-bit register contains	odd parity – an odd number of set bits

REGISTER 11-8: AFE STATUS REGISTER 7

bit 8 Legend: R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set bit 8 CHZACT: Channel Z Active ⁽¹⁾ bit (c 1 = Channel Z is passing data aft 0 = Channel Y is passing data aft 0 = Channel Y is passing data aft 0 = Channel Y is not passing data aft 0 = Channel Y is not passing data aft 0 = Channel X is passing data aft 0 = Channel X is not passing data aft 0 = Channel X is not passing data aft 0 = Channel X is not passing data aft 0 = Channel X is not passing data aft 0 = Channel X is not passing data aft 0 = Channel X is not passing data aft 0 = Channel Z caused a AFE wal 0 = Channel Z caused a AFE wal 0 = Channel Z caused a AFE wal 0 = Channel Y caused a AFE wal 0 = Channel Y did not cause a AFE bit 2 WAKEX: Wake-up Channel X Indic 1 = Channel Y caused a AFE wal 0 = Channel X caused a AFE wal	'0' = Bit is cle cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC	nented bit, read as '0'	LARM PEI bit C				
Legend: R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set bit 8 CHZACT: Channel Z Active ⁽¹⁾ bit (d 1 = Channel Z is not passing data aft 0 = Channel Y is not passing data aft 0 = Channel Y is not passing data aft 0 = Channel Y is not passing data aft 0 = Channel X is passing data aft 0 = Channel X is passing data aft 0 = Channel X is not passing data aft 0 = Channel X is not passing data aft 0 = Channel X is not passing data aft 0 = Channel X is not passing data aft 0 = Channel X is not passing data aft 0 = Channel X is not passing data aft 0 = Channel Z is active (Input signal is 0 = AGC is inactive (Input signal is 0 = AGC is inactive (Input signal is 0 = Channel Z caused a AFE wal 0 = Channel Z caused a AFE wal 0 = Channel Y caused a AFE wal 0 = Channel Y caused a AFE wal 0 = Channel Y did not cause a AFE 0 =	'0' = Bit is cle cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC		bit C				
R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set bit 8 CHZACT: Channel Z Active ⁽¹⁾ bit (one of the construction of the c	'0' = Bit is cle cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC						
R = Readable bit W = Writable bit -n = Value at POR '1' = Bit is set bit 8 CHZACT: Channel Z Active ⁽¹⁾ bit (one of the construction of the c	'0' = Bit is cle cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC						
-n = Value at POR '1' = Bit is set bit 8 CHZACT: Channel Z Active ⁽¹⁾ bit (c 1 = Channel Z is passing data aft 0 = Channel Z is not passing data bit 7 CHYACT: Channel Y Active ⁽¹⁾ bit (c 1 = Channel Y is passing data aft 0 = Channel Y is passing data aft 0 = Channel Y is not passing data aft 0 = Channel X is not passing data bit 5 AGCACT: AGC Active Status bit (n 1 = AGC is active (Input signal is 0 = AGC is inactive (Input signal is 0 = Channel Z caused a AFE wal 0 = Channel Z did not cause a AFE bit 3 WAKEY: Wake-up Channel Y India 1 = Channel Y caused a AFE wal 0 = Channel Y did not cause a AFE bit 2 WAKEX: Wake-up Channel X India 1 = Channel X caused a AFE wal 0 = Channel X did not cause a AFE	'0' = Bit is cle cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC						
bit 8 CHZACT: Channel Z Active ⁽¹⁾ bit (d 1 = Channel Z is passing data aft 0 = Channel Z is not passing data bit 7 CHYACT: Channel Y Active ⁽¹⁾ bit (d 1 = Channel Y is passing data aft 0 = Channel Y is passing data aft 0 = Channel Y is not passing data bit 6 CHXACT: Channel X Active ⁽¹⁾ bit (d 1 = Channel X is passing data aft 0 = Channel X is passing data aft 0 = Channel X is not passing data bit 5 AGCACT: AGC Active Status bit (r 1 = AGC is active (Input signal is 0 = AGC is inactive (Input signal is 0 = Channel Z caused a AFE wal 0 = Channel Z did not cause a AFE bit 3 WAKEY: Wake-up Channel Y Indic 1 = Channel Y caused a AFE wal 0 = Channel Y did not cause a AFE bit 2 WAKEX: Wake-up Channel X Indic 1 = Channel X caused a AFE wal 0 = Channel X caused a AFE wal 0 = Channel X caused a AFE wal 0 = Channel X caused a AFE wal	cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC						
1 = Channel Z is passing data aft 0 = Channel Z is not passing data bit 7 CHYACT: Channel Y Active ⁽¹⁾ bit (c 1 = Channel Y is passing data aft 0 = Channel Y is not passing data aft 0 = Channel Y is not passing data aft 0 = Channel Y is not passing data aft 0 = Channel X is not passing data aft 0 = Channel X is passing data aft 0 = Channel X is passing data aft 0 = Channel X is not passing data 1 = AGC is active (Input signal is 0 = AGC is inactive (Input signal is 0 = Channel Z caused a AFE wal 0 = Channel Z did not cause a AF bit 3 WAKEZ: Wake-up Channel Y Indic 1 = Channel Y caused a AFE wal 0 = Channel Y did not cause a AF bit 2 WAKEX: Wake-up Channel X Indic 1 = Channel Y did not cause a AF 0 = Channel X did not cause a AF	ter TAGC a after TAGC cleared via Soft Reset) ter TAGC a after TAGC cleared via Soft Reset) ter TAGC						
1 = Channel Y is passing data aft 0 = Channel Y is not passing data bit 6 CHXACT: Channel X Active ⁽¹⁾ bit (interpretation of the set of the	ter TAGC a after TAGC cleared via Soft Reset) ter TAGC						
1 = Channel X is passing data aft 0 = Channel X is not passing data bit 5 AGCACT: AGC Active Status bit (r 1 = AGC is active (Input signal is 0 = AGC is inactive (Input signal is 0 = AGC is inactive (Input signal is 0 = Channel Z caused a AFE wal 0 = Channel Z did not cause a AF bit 3 WAKEY: Wake-up Channel Y Indic 1 = Channel Y caused a AFE wal 0 = Channel Y did not cause a AF bit 2 WAKEX: Wake-up Channel X Indic 1 = Channel X caused a AFE wal 0 = Channel X did not cause a AF	ter TAGC						
1 = AGC is active (Input signal is 0 = AGC is inactive (Input signal is 0 = AGC is inactive (Input signal is bit 4 WAKEZ: Wake-up Channel Z Indic 1 = Channel Z caused a AFE wal 0 = Channel Z did not cause a AF bit 3 WAKEY: Wake-up Channel Y Indic 1 = Channel Y caused a AFE wal 0 = Channel Y did not cause a AF bit 2 WAKEX: Wake-up Channel X Indic 1 = Channel X caused a AFE wal 0 = Channel X caused a AFE wal 0 = Channel X caused a AFE wal 0 = Channel X caused a AFE							
1 = Channel Z caused a AFE wał 0 = Channel Z did not cause a AF bit 3 WAKEY: Wake-up Channel Y Indio 1 = Channel Y caused a AFE wał 0 = Channel Y did not cause a AF bit 2 WAKEX: Wake-up Channel X Indio 1 = Channel X caused a AFE wał 0 = Channel X caused a AFE wał 0 = Channel X did not cause a AF	strong). AGC is active wh	Reset) en input signal level is approximately >	20 mVPP range.				
1 = Channel Y caused a AFE wal 0 = Channel Y did not cause a AF bit 2 WAKEX: Wake-up Channel X Indic 1 = Channel X caused a AFE wal 0 = Channel X did not cause a AF	ke-up (passed ÷64 clock c	,					
1 = Channel X caused a AFE wal 0 = Channel X did not cause a AF	ke-up (passed ÷64 clock c	,					
hit 4 ALADM, Indicates whether on Alex	ke-up (passed ÷64 clock c						
1 = The Alarm timer time-out has Configuration register 0	ALARM: Indicates whether an Alarm timer time-out has occurred (cleared via read "Status Register command") 1 = The Alarm timer time-out has occurred. It may cause the ALERT output to go low depending on the state of bit 4 of						
	 PEI: Parity Error Indicator bit – indicates whether <u>a Configuration</u> register parity error has occurred (real time) 1 = A parity error has occurred and caused the ALERT output to go low 						

Note 1: Bit is high whenever channel is passing data. Bit is low in Standby mode.

See Table 11-7 for the bit conditions of the AFE Status Register after various SPI commands and the AFE Power-on Reset.

TABLE 11-7:AFE STATUS REGISTER BIT CONDITION (AFTER POWER-ON RESET AND
VARIOUS SPI COMMANDS)

Condition	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Condition	CHZACT	CHYACT	СНХАСТ	AGCACT	WAKEZ	WAKEY	WAKEX	ALARM	PEI
POR	0	0	0	0	0	0	0	0	1
Read Command (STATUS Register only)	u	u	u	u	u	u	u	0	u
Sleep Command	u	u	u	u	u	u	u	u	u
Soft Reset Executed ⁽¹⁾	0	0	0	0	0	0	0	u	u

Legend: u = unchanged

Note 1: See Section 11.20 "Soft Reset" and Section 11.32.2.4 "Soft Reset Command" for the condition of Soft Reset execution.

NOTES:

12.0 SPECIAL FEATURES OF THE CPU

The PIC12F635/PIC16F636/639 has a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving features and offer code protection.

These features are:

- Reset
 - Power-on Reset (POR)
 - Wake-up Reset (WUR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- · Oscillator selection
- Sleep
- Code protection
- ID Locations
- In-Circuit Serial Programming™

The PIC12F635/PIC16F636/639 has two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 64 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can use the Power-up Timer to provide at least a nominal 64 ms Reset. With these three functions on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-down mode. The user can wake-up from Sleep through:

- External Reset
- Watchdog Timer Wake-up
- An Interrupt

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost while the LP crystal option saves power. A set of Configuration bits are used to select various options (see Register 12-1).

12.1 Configuration Bits

The Configuration Word bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations as shown in Register 12-1. These bits are mapped in program memory location 2007h.

Note: Address 2007h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See 'PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) for more information.

REGISTER 12-1: CONFIG: CONFIGURATION WORD REGISTER

_			WURE	FCMEN	IESO	BOREN1	BOREN0	
bit 15							bit 8	
1								
		r1		1	1		1	
CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bit		P = Programm	nable'	U = Unimplemer	nted bit, read as '0'	
-n = Value at POF	R	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unknow	vn	
bit 15-13								
bit 12		IP Reset Enable I						
		ake-up and contir nd Reset enabled						
bit 11	FCMEN: Fail-S 1 = Fail-Safe C	afe Clock Monitor lock Monitor is en	r Enabled bit labled					
bit 10		lock Monitor is dis						
bit 10	IESO: Internal External Switchover bit 1 = Internal External Switchover mode is enabled 0 = Internal External Switchover mode is disabled							
bit 9-8	BOREN<1:0>: Brown-out Reset Selection bits ⁽¹⁾ 11 = BOR enabled, SBOREN bit disabled 10 = BOR enabled during operation and disabled in Sleep, SBOREN bit disabled 01 = BOR controlled by SBOREN bit of the PCON register 00 = BOR and SBOREN bits disabled							
bit 7		le Protection bit ⁽²⁾						
		ry code protectio						
		ry code protectio	n is enabled					
bit 6		ection bit(*) emory code prote emory code prote						
bit 5	$1 = \overline{\text{MCLR}} \text{ pin f}$	pin function sele unction is MCLR unction is digital i		ereally tight to)	100			
bit 4		r-up Timer Enable	•		טטי			
bit 4	1 = PWRT disa							
	0 = PWRT enal	bled						
bit 3		og Timer Enable	bit					
	1 = WDT enabl 0 = WDT disabl	eo led and can be er	habled by SWD	TEN bit of the	WDTCON reaiste	er		
bit 2-0		scillator Selection	-					
	111 = EXTRC 110 = EXTRC 101 = INTOSO 100 = INTOSO 011 = EC: I/O 010 = HS osc 001 = XT osci	oscillator: Extern IO oscillator: Exter Coscillator: CLKC CIO oscillator: I/O function on RA4/	nal RC on RA5/ rnal RC on RA9 DUT function or function on RA OSC2/CLKOU d crystal/resona onator on RA4/	5/OSC1/CLKIN n RA4/OSC2/C A4/OSC2/CLKC T pin, CLKIN or ator on RA4/OS OSC2/CLKOU	, I/O function on F LKOUT pin, I/O f DUT pin, I/O func n RA5/OSC1/CL SC2/CLKOUT and T and RA5/OSC	d RA5/OSC1/CLF 1/CLKIN	UT pin DSC1/CLKIN 1/CLKIN	
	0	Reset does not a ROM will be eras		•				

- 3: The entire program memory will be erased when the code protection is turned off.
- 4: When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.

12.2 Reset

The PIC12F635/PIC16F636/639 differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) Wake-up Reset (WUR)
- c) WDT Reset during normal operation
- d) WDT Reset during Sleep
- e) MCLR Reset during normal operation
- f) MCLR Reset during Sleep
- g) Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:


- Power-on Reset
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Reset

They are not affected by a WDT wake-up since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different Reset situations, as indicated in Table 12-3. These bits are used in software to determine the nature of the Reset. See Table 12-4 for a full description of Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 12-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See **Section 15.0** "**Electrical Specifications**" for pulse width specifications.

FIGURE 12-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



12.3 Power-on Reset

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply connect the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See **Section 15.0** "**Electrical Specifications**" for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOD (see **Section 12.6** "**Brown-out Reset (BOR)**").

Note:	The POR circuit does not produce an						
	internal Reset when VDD declines. To						
	re-enable the POR, VDD must reach VSS						
	for a minimum of 100 μs.						

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to the Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

12.4 Wake-up Reset (WUR)

The PIC12F635/PIC16F636/639 has a modified wake-up from Sleep mechanism. When waking from Sleep, the WUR function resets the device and releases Reset when VDD reaches an acceptable level.

If the WURE bit is enabled ('0') in the Configuration Word register, the device will Wake-up Reset from Sleep through one of the following events:

- 1. On any event that causes a wake-up event. The peripheral must be enabled to generate an interrupt or wake-up, GIE state is ignored.
- 2. When WURE is enabled, RA3 will always generate an interrupt-on-change signal during Sleep.

The \overline{WUR} , \overline{POR} and \overline{BOR} bits in the PCON register and the \overline{TO} and \overline{PD} bits in the STATUS register can be used to determine the cause of device Reset.

To allow WUR upon RA3 change:

- Enable the WUR function, WURE Configuration Bit = 0.
- 2. Enable RA3 as an input, MCLRE Configuration Bit = 0.
- 3. Read PORTA to establish the current state of RA3.
- 4. Execute **SLEEP** instruction.
- 5. When RA3 changes state, the device will wake-up and then reset. The WUR bit in PCON will be cleared to '0'.

12.4.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the 31 kHz LFINTOSC oscillator. For more information, see **Section 3.5 "Internal Clock Modes"**. The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip due to:

- VDD variation
- Temperature variation
- Process variation

See DC parameters for details (Section 15.0 "Electrical Specifications").


Note: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin, rather than pulling this pin directly to Vss.

12.5 MCLR

PIC12F635/PIC16F636/639 has a noise filter in the MCLR Reset path. The filter will ignore small pulses.

It should be noted that a WDT Reset does not drive $\overline{\text{MCLR}}$ pin low. See Figure 12-2 for the recommended $\overline{\text{MCLR}}$ circuit.

An internal MCLR option is enabled by clearing the MCLRE bit in the Configuration Word register. When cleared, MCLR is internally tied to VDD and an internal weak pull-up is enabled for the MCLR pin. In-Circuit Serial Programming is not affected by selecting the internal MCLR option.



12.6 Brown-out Reset (BOR)

The BOREN0 and BOREN1 bits in the Configuration Word register select one of four BOR modes. Two modes have been added to allow software or hardware control of the BOR enable. When BOREN<1:0> = 01, the SBOREN bit of the PCON register enables/disables the BOR allowing it to be controlled in software. By selecting BOREN<1:0>, the BOR is automatically disabled in Sleep to conserve power and enabled on wake-up. In this mode, the SBOREN bit is disabled. See Register 12-1 for the Configuration Word definition.

If VDD falls below VBOD for greater than parameter (TBOD) (see **Section 15.0 "Electrical Specifications"**), the Brown-out situation will reset the device. This will occur regardless of VDD slew rate. A Reset is not ensured to occur if VDD falls below VBOD for less than parameter (TBOD).

On any Reset (Power-on, Brown-out Reset, Watchdog Timer, etc.), the chip will remain in Reset until VDD rises above VBOD (see Figure 12-3). The Power-up Timer will now be invoked, if enabled and will keep the chip in Reset an additional nominal 64 ms.

Note:	The Power-up Timer is enabled by the
	PWRTE bit in the Configuration Word
	register.

If VDD drops below VBOD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOD, the Power-up Timer will execute a 64 ms Reset.




FIGURE 12-3: BROWN-OUT RESET SITUATIONS

12.7 Time-out Sequence

On power-up, the time-out sequence is as follows: first, PWRT time-out is invoked after POR has expired, then OST is activated after the PWRT time-out has expired. The total time-out will vary based on oscillator Configuration and <u>PWRTE</u> bit status. For example, in EC mode with <u>PWRTE</u> bit erased (PWRT disabled), there will be no time-out at all. Figure 12-4, Figure 12-5 and Figure 12-6 depict time-out sequences. The device can execute code from the INTOSC, while OST is active, by enabling Two-Speed Start-up or Fail-Safe Clock Monitor (See Section 3.7.2 "Two-Speed Start-up Sequence" and Section 3.8 "Fail-Safe Clock Monitor").

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (see Figure 12-5). This is useful for testing purposes or to synchronize more than one PIC12F635/PIC16F636/639 device operating in parallel.

Table 12-5 shows the Reset conditions for some special registers, while Table 12-4 shows the Reset conditions for all the registers.

TABLE 12-1:

12.8 Power Control (PCON) Register

The Power Control register, PCON (address 8Eh), has two Status bits to indicate what type of Reset that last occurred.

Bit 0 is \overrightarrow{BOR} (Brown-out). \overrightarrow{BOR} is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if $\overrightarrow{BOR} = 0$, indicating that a Brown-out has occurred. The \overrightarrow{BOR} Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (BOREN<1:0> = 00 in the Configuration Word register).

Bit 1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset, if POR is '0', it will indicate that a Power-on Reset has occurred (i.e., VDD may have gone too low).

For more information, see Section 4.2.3 "Ultra Low-Power Wake-up" and Section 12.6 "Brown-out Reset (BOR)".

Oscillator	Power-	up	Brown-out I	Wake-up	
Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	from Sleep
XT, HS, LP	TPWRT + 1024 • TOSC	1024 • Tosc	TPWRT + 1024 • TOSC	1024 • Tosc	1024 • Tosc
RC, EC, INTOSC	TPWRT	—	TPWRT	—	—

TABLE 12-2. SUMMART OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET												
Name	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets ⁽¹⁾
CONFIG ⁽²⁾	BOREN1	BOREN0	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	_
PCON			_	_	ULPWUE	SBOREN	WUR	_	POR	BOR	01qq	0uuu
STATUS			IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
Leneral markers and makers				uniman	omonited hit	reede ee (v volu	in denend		tion Chad	فمعامما معام	

TABLE 12-2: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT RESET

Legend:u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are not used by BOR.Note1:Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset duri
 See Configuration Word register (Register 12-1) for operation of all register bits.

TIME-OUT IN VARIOUS SITUATIONS

POR	BOR	WUR	то	PD	Condition
0	x	х	1	1	Power-on Reset
u	0	u	1	1	Brown-out Reset
u	u	u	0	u	WDT Reset
u	u	u	0	0	WDT Wake-up
u	u	u	u	u	MCLR Reset during normal operation
u	u	u	1	0	MCLR Reset during Sleep
u	u	0	1	0	Wake-up Reset during Sleep
u	0	u	1	1	Brown-out Reset during Sleep

Legend: u = unchanged, x = unknown




FIGURE 12-5: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR)





FIGURE 12-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD)



Register	Address	Power-on Reset Wake-up Reset	MCLR Reset WDT Reset Brown-out Reset ⁽¹⁾ Wake-up Reset	Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out
W	_	xxxx xxxx	uuuu uuuu	սսսս սսսս
INDF	00h/80h	xxxx xxxx	XXXX XXXX	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h/82h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h/83h	0001 1xxx	000q quuu (4)	uuuq quuu ⁽⁴⁾
FSR	04h/84h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	05h	xx xx00	00 0000	uu uu00
PORTC ⁽⁶⁾	07h	xx xx00	00 0000	uu uu00
PCLATH	0Ah/8Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh	0000 000x	0000 000x	uuuu uuuu (2)
PIR1	0Ch	0000 00-0	0000 00-0	uuuu uu-u ⁽²⁾
TMR1L	0Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	0Fh	xxxx xxxx	นนนน นนนน	uuuu uuuu
T1CON	10h	0000 0000	սսսս սսսս	-uuu uuuu
WDTCON	18h	0 1000	0 1000	u uuuu
CMCON0	19h	0000 0000	0000 0000	<u>uuuu</u> uuuu
CMCON1	1Ah	10	10	uu
OPTION_REG	81h	1111 1111	1111 1111	uuuu uuuu
TRISA	85h	11 1111	11 1111	uu luuu
TRISC ⁽⁶⁾	87h	11 1111	11 1111	uu luuu
PIE1	8Ch	0000 00-0	0000 00-0	uuuu uu-u
PCON	8Eh	01 q-qq	0u u-uu (1,5)	Ou u-uu
OSCCON	8Fh	-110 q000	-110 q000	-uuu uuuu
OSCTUNE	90h	0 0000	u uuuu	u uuuu
WPUDA	95h	11 -111	11 -111	uuuu uuuu
IOCA	96h	00 0000	00 0000	uu uuuu
WDA	97h	11 -111	11 -111	uuuu uuuu
VRCON	99h	0-0-0000	0-0- 0000	u-u- uuuu
EEDAT	9Ah	0000 0000	0000 0000	uuuu uuuu
EEADR	9Bh	0000 0000	0000 0000	uuuu uuuu
EECON1	9Ch	x000	q000	uuuu
EECON2	9Dh			
ADRESL	9Eh	xxxx xxxx	<u>uuuu</u> uuuu	uuuu uuuu
ADCON1	9Fh	-000	-000	-uuu
LVDCON	94h	00 -000	00-000	uu -uuu
CRCON	110h	0000	0000	uuuu

TABLE 12-4 :	INITIALIZATION CONDITION FOR REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 12-5 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

6: PIC16F636/639 only.

TABLE 12-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	010x
MCLR Reset during normal operation	000h	000u uuuu	0uuu
MCLR Reset during Sleep	000h	0001 Ouuu	0uuu
WDT Reset	000h	0000 uuuu	0uuu
WDT Wake-up	PC + 1	սսս0 Օսսս	uuuu
Brown-out Reset	000h	0001 luuu	0110
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuul Ouuu	uuuu
Wake-up Reset	000h	0001 1xxx	010x

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and the Global Interrupt Enable bit, GIE, is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

12.9 Interrupts

The PIC12F635/PIC16F636/639 has multiple interrupt sources:

- External Interrupt RA2/INT
- Timer0 Overflow Interrupt
- PORTA Change Interrupts
- 2 Comparator Interrupts
- Timer1 Overflow Interrupt
- EEPROM Data Write Interrupt
- Fail-Safe Clock Monitor Interrupt

The Interrupt Control register (INTCON) and Peripheral Interrupt Request Register 1 (PIR1) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

A Global Interrupt Enable bit GIE of the INTCON register enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in the INTCON register and PIE1 register. GIE is cleared on Reset.

The Return from Interrupt instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT Pin Interrupt
- PORTA Change Interrupt
- TMR0 Overflow Interrupt

The peripheral interrupt flags are contained in the special register, PIR1. The corresponding interrupt enable bit is contained in special register, PIE1.

The following interrupt flags are contained in the PIR1 register:

- EEPROM Data Write Interrupt
- 2 Comparator Interrupts
- Timer1 Overflow Interrupt
- Fail-Safe Clock Monitor Interrupt

When an interrupt is serviced:

- The GIE is cleared to disable any further interrupt.
- The return address is pushed onto the stack.
- The PC is loaded with 0004h.

For external interrupt events, such as the INT pin or PORTA change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 12-8). The latency is the same for one or two-cycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts, which were ignored, are still pending to be serviced when the GIE bit is set again.

For additional information on Timer1, comparators or data EEPROM modules, refer to the respective peripheral section.

12.9.1 RA2/INT INTERRUPT

External interrupt on RA2/INT pin is edge-triggered; either rising if the INTEDG bit of the OPTION register is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RA2/INT pin, the INTF bit of the INTCON register is set. This interrupt can be disabled by clearing the INTE control bit of the INTCON register. The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The RA2/INT interrupt can wake-up the processor from Sleep if the INTE bit was set prior to going into Sleep. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up (0004h). See **Section 12.12 "Power-Down Mode (Sleep)"** for details on Sleep and Figure 12-10 for timing of wake-up from Sleep through RA2/INT interrupt.

Note: The CMCON0 (19h) register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

12.9.2 TIMER INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF bit of the INTCON register. The interrupt can be enabled/disabled by setting/clearing T0IE bit of the INTCON register. See **Section 5.0 "Timer0 Module"** for operation of the Timer0 module.

12.9.3 PORTA INTERRUPT

An input change on PORTA change sets the RAIF bit of the INTCON register. The interrupt can be enabled/disabled by setting/clearing the RAIE bit of the INTCON register. Plus, individual pins can be configured through the IOCA register.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the RAIF interrupt flag may not get set.





FIGURE 12-7: INTERRUPT LOGIC



- 2: Asynchronous interrupt latency = 3-4 Tcy. Synchronous latency = 3 Tcy, where Tcy = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
- 3: CLKOUT is available only in INTOSC and RC Oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 15.0 "Electrical Specifications".
- 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	T0IE	INTE	RAIE	T0IF	INTF	RAIF	0000 000x	0000 000x
IOCA	—	—	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
PIR1	EEIF	LVDIF	CRIF	C2IF ⁽¹⁾	C1IF	OSFIF	—	TMR1IF	0000 00-0	0000 00-0
PIE1	EEIE	LVDIE	CRIE	C2IE ⁽¹⁾	C1IE	OSFIE	_	TMR1IE	0000 00-0	0000 00-0

TABLE 12-6: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends upon condition. Shaded cells are not used by the Interrupt module.

Note 1: PIC16F636/639 only.

12.10 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and STATUS registers). This must be implemented in software.

Since the lower 16 bytes of all banks are common in the PIC12F635/PIC16F636/639 (see Figure 2-2), temporary holding registers, W_TEMP and STATUS_TEMP, should be placed in here. These 16 locations do not require banking and therefore, make it easier to context save and restore. The same code shown in Example 12-1 can be used to:

- Store the W register.
- Store the STATUS register.
- Execute the ISR code.
- Restore the Status (and Bank Select Bit register).
- Restore the W register.

MOVWF SWAPF	W_TEMP STATUS,W	;Copy W to TEMP register ;Swap status to be saved into W ;Swaps are used because they do not affect the status bits
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:(ISR) :		;Insert user code here
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W ;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W TEMP,F	;Swap W TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

Note: The PIC12F635/PIC16F636/639 normally does not require saving the PCLATH. However, if computed GOTO's are used in the ISR and the main code, the PCLATH must be saved and restored in the ISR.

12.11 Watchdog Timer (WDT)

The PIC12F635/PIC16F636/639 WDT is code and functionally compatible with other PIC16F WDT modules and adds a 16-bit prescaler to the WDT. This allows the user to have a scaler value for the WDT and TMR0 at the same time. In addition, the WDT time-out value can be extended to 268 seconds. WDT is cleared under certain conditions described in Table 12-7.

12.11.1 WDT OSCILLATOR

The WDT derives its time base from the 31 kHz LFINTOSC. The LTS bit does not reflect that the LFINTOSC is enabled.

The value of WDTCON is '---0 1000' on all Resets. This gives a nominal time base of 16 ms, which is compatible with the time base generated with previous PIC12F635/PIC16F636/639 microcontroller versions.

Note:	When the Oscillator Start-up Timer (OST)
	is invoked, the WDT is held in Reset,
	because the WDT Ripple Counter is used
	by the OST to perform the oscillator delay
	count. When the OST count has expired,
	the WDT will begin counting (if enabled).

A new prescaler has been added to the path between the INTRC and the multiplexers used to select the path for the WDT. This prescaler is 16 bits and can be programmed to divide the INTRC by 32 to 65536, giving the WDT a nominal range of 1 ms to 268s.

12.11.2 WDT CONTROL

The WDTE bit is located in the Configuration Word register. When set, the WDT runs continuously.

When the WDTE bit in the Configuration Word register is set, the SWDTEN bit of the WDTCON register has no effect. If WDTE is clear, then the SWDTEN bit can be used to enable and disable the WDT. Setting the bit will enable it and clearing the bit will disable it.

The PSA and PS<2:0> bits of the OPTION register have the same function as in previous versions of the PIC16F family of microcontrollers. See **Section 5.0 "Timer0 Module"** for more information.

FIGURE 12-9: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 12-7: WDT STATUS

Conditions	WDT
WDTE = 0	
CLRWDT Command	Cleared
Oscillator Fail Detected	Cleared
Exit Sleep + System Clock = T1OSC, EXTRC, HFINTOSC, EXTCLK	
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST

U-0	U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	
_	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN ⁽¹⁾	
bit 7								
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'		
-n = Value at POR '1' = Bit is set '0' = Bit is clea					eared	x = Bit is unk	nown	
bit 7-5	Unimplemen	ted: Read as	'O'					
bit 4-1	WDTPS<3:0:	>: Watchdog T	imer Period Se	elect bits				
	Bit Value = F	Prescale Rate						
	0000 = 1:32	2						
0001 = 1:64								
0010 = 1:128 0011 = 1:256								
	0100 = 1:512 (Reset value) 0101 = 1:1024 0110 = 1:2048 0111 = 1:4096							
	1000 = 1:8192 1001 = 1:16384							
	1010 = 1:32							
	1011 = 1:65							
1100 = Reserved 1101 = Reserved 1110 = Reserved								
	1110 = Res 1111 = Res							
bit 0			or Disable the	Watchdog Tir	mer bit ⁽¹⁾			
	1 = WDT is to			, natonaog m				
		urned off (Res	et value)					

REGISTER 12-2: WDTCON: WATCHDOG TIMER CONTROL REGISTER

TABLE 12-8: SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
WDTCON	—	—		WDTPS3	WDTPS2	WSTPS1	WDTPS0	SWDTEN	0 1000	0 1000
OPTION_REG	RAPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
CONFIG	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	—

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 12-1 for operation of all Configuration Word register bits.

12.12 Power-Down Mode (Sleep)

The Power-down mode is entered by executing a SLEEP instruction.

If the Watchdog Timer is enabled:

- WDT will be cleared but keeps running.
- PD bit in the STATUS register is cleared.
- TO bit is set.
- · Oscillator driver is turned off.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSS, with no external circuitry drawing current from the I/O pin and the comparators and CVREF should be disabled. I/O pins that are high-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTA should be considered.

The $\overline{\text{MCLR}}$ pin must be at a logic high level.

- Note 1: It should be noted that a Reset generated by a WDT time-out does not drive MCLR pin low.
 - 2: The Analog Front-End (AFE) section in the PIC16F639 device is independent of the microcontroller's power-down mode (Sleep). See Section 11.32.2.3 "Sleep Command" for AFE's Sleep mode.

12.12.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from RA2/INT pin, PORTA change or a peripheral interrupt.

The first event will cause a device Reset. The two latter events are considered a continuation of program execution. The \overline{TO} and \overline{PD} bits in the STATUS register can be used to determine the cause of device Reset. The \overline{PD} bit, which is set on power-up, is cleared when Sleep is invoked. \overline{TO} bit is cleared if WDT wake-up occurred.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 3. EEPROM write operation completion.
- 4. Comparator output changes state.
- 5. Interrupt-on-change.
- 6. External Interrupt from INT pin.

Other peripherals cannot generate interrupts, since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note:	If the global interrupts are disabled (GIE is
	cleared), but any interrupt source has both
	its interrupt enable bit and the corresponding
	interrupt flag bits set, the device will
	immediately wake-up from Sleep. The
	SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

Note: If WUR is enabled (WURE = 0 in Configuration Word), then the Wake-up Reset module will force a device Reset.


12.12.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.



2: TOST = 1024 TOSC (drawing not to scale). This delay does not apply to EC and RC Oscillator modes.

WAKE-UP FROM SLEEP THROUGH INTERRUPT

- 3: GIE = 1 assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = 0, execution will continue in-line.
- 4: CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference.

12.13 Code Protection

FIGURE 12-10:

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP for verification purposes.

Note:	The entire data EEPROM and Flash pro-
	gram memory will be erased when the
	code protection is turned off. See the
	"PIC12F6XX/16F6XX Memory Program-
	ming Specification" (DS41204) for more
	information.

12.14 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify mode. Only the Least Significant 7 bits of the ID locations are used.

12.15 In-Circuit Serial Programming

The PIC12F635/PIC16F636/639 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for:

- Power
- Ground
- Programming Voltage


This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the RA0 and RA1 pins low, while raising the MCLR (VPP) pin from VIL to VIHH. See the 'PIC12F6XX/16F6XX *Memory Programming Specification*" (DS41204) for more information. RA0 becomes the programming data and RA1 becomes the programming clock. Both RA0 and RA1 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Program/Verify mode, the Program Counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204).

A typical In-Circuit Serial Programming connection is shown in Figure 12-11.

FIGURE 12-11: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



12.16 In-Circuit Debugger

Since in-circuit debugging requires the loss of clock, data and MCLR pins, MPLAB[®] ICD 2 development with a 14-pin device is not practical. A special 20-pin PIC16F636 ICD device is used with MPLAB ICD 2 to provide separate clock, data and MCLR pins and frees all normally available pins to the user.

Use of the ICD device requires the purchase of a special header. On the top of the header is an MPLAB ICD 2 connector. On the bottom of the header is a 14-pin socket that plugs into the user's target via the 14-pin stand-off connector.


When the $\overline{\text{ICD}}$ pin on the PIC16F636 ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 12-9 shows which features are consumed by the background debugger:

TABLE 12-9: DEBUGGER RESOURCES	TABLE 12-9:	DEBUGGER RESOURCES
--------------------------------	-------------	--------------------

Resource	Description
I/O pins	ICDCLK, ICDDATA
Stack	1 level
Program Memory	Address 0h must be NOP 700h-7FFh

For more information, see the "*MPLAB*[®] *ICD 2 In-Circuit Debugger User's Guide*" (DS51331), available on Microchip's web site (www.microchip.com).

FIGURE 12-12: 20-PIN ICD PINOUT



NOTES:

13.0 INSTRUCTION SET SUMMARY

The PIC12F635/PIC16F636/639 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 13-1, while the various opcode fields are summarized in Table 13-1.

Table 13-2 lists the instructions recognized by the MPASMTM assembler.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

13.1 Read-Modify-Write Operations


Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a CLRF PORTA instruction will read PORTA, clear all the data bits, then write the result back to PORTA. This example would have the unintended consequence of clearing the condition that set the RAIF flag.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$.
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



Operands Image: Constraint of the second secon	Mnemonic, Operands		Description			14-Bit	Opcode)	Status	Natas
ADDWF f, d Add W and f 1 00 0111 dfff ffff C, DC, Z ANDWF f, d AND W with f 1 00 0101 dfff ffff Z CLRF f Clear f 1 00 0001 dfff ffff Z CLRW 1 00 0001 dfff ffff Z Z COMF f, d Decrement f 1 00 0011 dfff ffff Z DECFSZ f, d Decrement f, Skip if 0 1(2) 00 1011 dfff ffff Z INCF f, d Increment f, Skip if 0 1(2) 00 1010 dfff ffff Z INCFSZ f, d Increment f, Skip if 0 1(2) 00 1000 dfff ffff Z MOVF f, d Move dr 1 00 0000 0x00 0x00 REF f, d Rotate Left fthrough Carry 1 00 1010 dfff fffff C C, DC, Z			Description	Cycles	MSb			LSb	Affected	Notes
ANDWF f, d AND W with f 1 00 0101 dfff ffff Z CLRF f Clear f 1 00 0001 1ff ffff Z CLRW - Clear W 1 00 0001 0xxxxx Z COMF f, d Decrement f 1 00 0011 dfff ffff Z DECFSZ f, d Decrement f Skip if 0 1(2) 00 1011 dfff ffff Z 1 INCF f, d Increment f 1 00 1010 dfff ffff Z 1 INCF f, d Increment f 1 00 1000 dfff ffff Z 1 INCF f, d Increment f 1 0 1000 0000 dff ffff Z 1 INCF f, d Move f 1 00 0000 0xxxxxx 0xxxxxx Z 1 0 1010			BYTE-ORIENTED FILE REGI	STER OPE	RATIO	NS				
CLRF f Clear f Clear f 1 00 0001 lfff ffff Z COMF f, d Complement f 1 00 0001 0xxx xxxx Z COMF f, d Decrement f 1 00 0011 dfff ffff Z DECF f, d Decrement f, Skip if 0 1(2) 00 1011 dfff ffff Z DECF f, d Increment f, Skip if 0 1(2) 00 1010 dfff ffff Z Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z Increment f, Skip if 0 1(2) 00 1100 dfff ffff Z Increment f, Skip if 0 1(2) 00 100 dfff ffff Z Increment f, Skip if 0 1(2) 00 100 dfff ffff Z Increment f, Skip if 0 Increment f, Skip if 0 1 00 000 000 fff GC R R R	ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
CLRW - Clear W 1 00 0001 0xxx xxxx Z COMF f, d Complement f 1 00 1001 dfff ffff Z DECF f, d Decrement f 1 00 1001 dfff ffff Z INCF f, d Increment f 1 00 1010 dfff ffff Z 1 INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z 1 IORWF f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z 1 IORWF f, d Move f 1 00 1000 dfff ffff Z 1 MOVF f, d Noperation 1 00 1000 dfff fff C C C C C C C C C C C C C	ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
COMF f, d Complement f 1 00 1001 dfff ffff Z DECFSz f, d Decrement f, Skip if 0 11(2) 00 1011 dfff ffff Z INCF f, d Increment f 1 00 1010 dfff ffff Z Increment f INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z Increment f MOVF f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z I MOVF f, d Move f 1 00 0000 dfff ffff Z I MOVF f Move f 1 00 0000 0xx0 0000 R GR fdfff Z I I I I I I I I I I I I I I I I I I	CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
DECF f, d Decrement f 1 00 0011 dfff ffff Z 1 DECFSZ f, d Increment f, Skip if 0 1(2) 00 1011 dfff ffff Z 1 INCF f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z 1 INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z 1 INCFSZ f, d Incuesve OR W with f 1 00 0100 dfff ffff Z 1 MOVF f, d Move V to f 1 00 0000 0xx0 0000 REF f, d Rotate Right fthrough Carry 1 00 1100 dfff ffff C DC, DC, Z SWAPF f, d Subaract W from f 1 00 0110 dfff ffff Z DC DC, DC, Z DC, DC, Z DC DC, DC, Z DC, DC, Z DC<	CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
DECFSZ f, d Decrement f, Skip if 0 1(2) 00 1011 dfff ffff I INCF f, d Increment f 1 00 1010 dfff ffff Z 1 INCFSZ f, d Increment f, Skip if 0 120 00 1111 dfff ffff Z 1 IORWF f, d Move f 1 00 1000 dfff ffff Z 1 MOVF f, d Move f 1 00 1000 dfff ffff Z 1 MOVF f Move W to f 1 00 1000 dfff ffff Z 1 NOP - No Operation 1 00 100 dfff ffff C<	COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
INCF f, d Increment f 1 00 1010 dfff ffff Z 1 INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z 1 IORWF f, d Inclusive OR W with f 1 00 000 dfff ffff Z 1 MOVF f, d Move f 1 00 0000 dfff ffff Z 1 MOVF f Move W to f 1 00 0000 0xx0 0000 RLF f, d Rotate Left fthrough Carry 1 00 1101 dfff ffff C SUBWF f, d Subtract W from f 1 00 0100 dfff ffff C D, Z SWAPF f, d Swap nibbles in f 1 00 0100 dfff fffff Z Z SWAPF f, d Exclusive OR W with f 1 01 010bb bfff	DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff Z IORWF f, d Inclusive OR W with f 1 00 0100 dfff ffff Z Inclusive OR W with f 1 00 1000 dfff ffff Z Inclusive OR W with f 1 00 1000 dfff ffff Z Inclusive OR W with f 1 00 1000 dfff ffff Z Inclusive OR W with f 1 00 1000 dfff ffff Z Inclusive OR W with f 1 00 0000 0xx0 0000 R Inclusive OR W with f 1 00 1101 dfff ffff C C C C, DC, Z S SWAPF f, d Subtract W from f 1 00 1101 dfff ffff C C, DC, Z S S S DC	DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2, 3
IORWF f, d Inclusive OR W with f 1 00 0100 dfff ffff Z MOVF f, d Move f 1 00 1000 dfff ffff Z MOVWF f Move W to f 1 00 0000 lfff ffff Z MOVWF f Move W to f 1 00 0000 lfff ffff Z NOP - No Operation 1 00 1000 dfff ffff C RRF f, d Rotate Left fthrough Carry 1 00 1100 dfff ffff C D, D, Z SWBWF f, d Subtract W from f 1 00 0110 dfff ffff C D, Z SWAPF f, d Swap nibbles in f 1 00 0110 dfff ffff Z SWAWF Swap nibbles Swap nibbles Move f 1 1 00 0100 b bfff fffff Z Swap Sister f	INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
IORWF f, d Inclusive OR W with f 1 00 0100 dfff ffff Z MOVF f, d Move f 1 00 1000 dfff ffff Z MOVWF f Move W to f 1 00 0000 lfff ffff Z MOVWF f Move W to f 1 00 0000 lfff ffff Z NOP - No Operation 1 00 1000 dfff ffff C RRF f, d Rotate Left fthrough Carry 1 00 1100 dfff ffff C D, D, Z SWBWF f, d Subtract W from f 1 00 0110 dfff ffff C D, Z SWAPF f, d Swap nibbles in f 1 00 0110 dfff ffff Z SWAWF Swap nibbles Swap nibbles Move f 1 1 00 0100 b bfff fffff Z Swap Sister f	INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1, 2, 3
MOVWF f Move W to f 1 00 0000 lfff ffff NOP - No Operation 1 00 0000 0xx0 0000 RLF f, d Rotate Left fthrough Carry 1 00 1101 dfff ffff C RRF f, d Subtract W from f 1 00 1010 dfff ffff C SWAPF f, d Swap nibbles in f 1 00 0110 dfff ffff Z SWAPF f, d Exclusive OR W with f 1 00 0110 dfff ffff Z BCF f, b Bit Clear f 1 01 00bb bfff ffff BSF f, b Bit Test f, Skip if Clear 1 1 01 00bb bfff ffff BTFSS f, b Bit Test f, Skip if Set 1 1 1 11 111x kkkk kkkk Z ADDLW k Add literal and	IORWF	f, d	Inclusive OR W with f		00	0100	dfff	ffff	Z	1, 2
NOP - No Operation 1 00 0000 0xx0 0000 RLF f, d Rotate Left f through Carry 1 00 1101 dfff ffff C RRF f, d Subtract W from f 1 00 100 dfff ffff C SUBWF f, d Subtract W from f 1 00 0010 dfff ffff C DC	MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
RLF f, d Rotate Left fthrough Carry 1 00 1101 dfff ffff C RRF f, d Rotate Right f through Carry 1 00 1100 dfff ffff C SUBWF f, d Subtract W from f 1 00 0010 dfff ffff C D, D, D, Z SWAPF f, d Swap nibbles in f 1 00 1100 dfff ffff Z C, DC, Z SWAPF f, d Exclusive OR W with f 1 00 1101 dfff ffff Z BIT-ORIENTED FILE REGISTER OPERATIONS BCF f, b Bit Clear f 1 01 00bb bfff ffff BTFSC f, b Bit Test f, Skip if Clear 1 1 01 10bb bfff ffff BTFSS f, b Bit Test f, Skip if Set 1 1 11 1111 111 111 111 111 111 111 111 1100 <td>MOVWF</td> <td>f</td> <td>Move W to f</td> <td>1</td> <td>00</td> <td>0000</td> <td>lfff</td> <td>ffff</td> <td></td> <td>-</td>	MOVWF	f	Move W to f	1	00	0000	lfff	ffff		-
RRF f, d Rotate Right f through Carry 1 00 1100 dff ffff C SUBWF f, d Subtract W from f 1 00 0010 dfff ffff C, DC, Z SWAPF f, d Swap nibbles in f 1 00 0110 dfff ffff Z XORWF f, d Exclusive OR W with f 1 00 0110 dfff ffff Z BIT-ORIENTED FILE REGISTER OPERATIONS BCF f, b Bit Clear f 1 01 00bb bfff ffff Z BTFSC f, b Bit Test f, Skip if Clear 1 01 01bb bfff ffff Ffff BTFSS f, b Bit Test f, Skip if Set 1 12 11 11bb bfff ffff LITERAL AND CONTROL OPERATIONS ADDLW k Add literal and W 1 1 11 1111 111kkkk kkkk Z CLRWDT Clear Watchdog Timer 2 10 0kkk kkkkkk Z	NOP	-	No Operation	1	00	0000	0xx0	0000		
SUBWFf, dSubtract W from f1000010dfffffffC, DC, ZSWAPFf, dSwap nibbles in f1001110dfffffffZBIT-ORIENTED FILE REGISTER OPERATIONSBCFf, bBit Clear f10100bbbfffffffZBCFf, bBit Set f10100bbbfffffffFfffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111111kkkkkkkC, DC, ZADDLWkAdd literal and W1111111kkkkkkkkZClear Watchdog Timer10000000110010bbfffffffClear Watchdog Timer100000001100100KkkkkkkkZGOTOkGo to address2101kkk kkkkkZIORLWkInclusive OR literal with W1111000kkkk kkkkZMOVLWkMove literal to W1111000kkkk kkkkZMOVLWkReturn from interrupt200000000001001	RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1, 2
SUBWFf, dSubtract W from f1000010dfffffffC, DC, ZSWAPFf, dSwap nibbles in f1001110dfffffffZBIT-ORIENTED FILE REGISTER OPERATIONSBCFf, bBit Clear f10100bbbfffffffZBCFf, bBit Clear f10101bbbfffffffFfffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111xkkkkkkkC, DC, ZADDLWkAdd literal and W1111111xkkkkkkkkZCLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W1111111xkkkkkkkkZCLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W1111111xkkkkkkkkZCOULW KAdd literal and W11111001kkkk kkkkZCLIREAL AND CONTROL OPERATIONSADDLWkAdd literal and W11111101kkkk kkkkZCLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W11111010kkkk kkkkZCLITERAL AND CONTROL OPERATIONSClear Wa	RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1, 2
XORWFf, dExclusive OR W with f1000110dfffffffZBIT-ORIENTED FILE REGISTER OPERATIONSBCFf, bBit Clear f10100bbbfffffffBSFf, bBit Set f10101bbbfffffffBTFSCf, bBit Test f, Skip if Clear1 (2)0110bbbfffffffBTFSSf, bBit Test f, Skip if Set1 (2)0111bbbfffffffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111 111xkkkkkkkkZADDLWkAdd literal with W1111001kkkk kkkkZCALLkCall Subroutine21000000100TO, PDGOTOkGo to address2101kkk kkkk kkkkZIORLWkInclusive OR literal with W1111000kkkk kkkkZMOVLWkReturn from interrupt200000010010100	SUBWF		• • •	1	00	0010	dfff	ffff	C, DC, Z	1, 2
XORWFf, dExclusive OR W with f1000110dfffffffZBIT-ORIENTED FILE REGISTER OPERATIONSBCFf, bBit Clear f10100bbbfffffffBSFf, bBit Set f10101bbbfffffffBTFSCf, bBit Test f, Skip if Clear1 (2)0110bbbfffffffBTFSSf, bBit Test f, Skip if Set1 (2)0111bbbfffffffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111xkkkkkkkkZANDLWkAdd literal with W1111001kkkkkkkkZCALLkCall Subroutine2100kkkkkkkKkkkTO, PDGOTOkGo to address2101kkkkkkkkZIORLWkInclusive OR literal with W1111000kkkkZMOVLWkMove literal to W111000xkkkkZMOVLWkReturn from interrupt20000001001Ion	SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2
BCFf, bBit Clear f10100bbbfffffffBSFf, bBit Set f10101bbbfffffffBTFSCf, bBit Test f, Skip if Clear1 (2)0110bbbfffffffBTFSSf, bBit Test f, Skip if Set1 (2)0111bbbfffffffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111xkkkkkkkkZANDLWkAND literal with W1111001kkkkkkkkZCALLkCall Subroutine2100kkkkkkkKkkkTO, PDGOTOkGo to address2101kkkkkkkZIORLWkInclusive OR literal with W1111000kkkkZGOTOkReturn from interrupt200000000011001	XORWF	f, d		1	00	0110	dfff	ffff	Z	1, 2
BSFf, bBit Set f10101bbbfffffffBTFSCf, bBit Test f, Skip if Clear11110bbbfffffffBTFSSf, bBit Test f, Skip if Set1(2)0110bbbfffffffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111xkkkkkkkkC, DC, ZANDLWkAND literal with W1111001kkkkkkkkZCALLkCall Subroutine2100kkkkkkkkkkkTo, PDGOTOkGo to address2101kkkkkkkKkkkZIORLWkInclusive OR literal with W1111000kkkkZMOVLWkReturn from interrupt200000000001001	BIT-ORIENTED FILE REGISTER OPERATIONS									
BSFf, bBit Set f10101bbbfffffffBTFSCf, bBit Test f, Skip if Clear1 (2)0110bbbfffffffBTFSSf, bBit Test f, Skip if Set1 (2)0111bbbfffffffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111xkkkkkkkkZANDLWkAND literal with W1111001kkkkkkkkZCALLkCall Subroutine2100kkkkkkkkkkkZCLRWDT-Clear Watchdog Timer100000001100100TO, PDGOTOkGo to address2101kkkkkkkKkkkZIORLWkInclusive OR literal with W1111000kkkkZMOVLWkMove literal to W11100xxkkkkZRETFIE-Return from interrupt20000001001I	BCF	f. b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
BTFSC BTFSSf, bBit Test f, Skip if Clear Bit Test f, Skip if Set1 (2)0110bbbfffffffLITERAL AND CONTROL OPERATIONSADDLW ANDLWkAdd literal and W111111xkkkkkkkkC, DC, ZANDLW 	-	,		1	-					1, 2
BTFSSf, bBit Test f, Skip if Set1 (2)0111bbbfffffffLITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111xkkkkkkkkC, DC, ZANDLWkAND literal with W1111001kkkkkkkkZCALLkCall Subroutine2100kkkkkkkkkkkZCLRWDT-Clear Watchdog Timer100000001100100TO, PDGOTOkGo to address2101kkkkkkkkkkkZIORLWkInclusive OR literal with W1111000kkkkkkkkZMOVLWkMove literal to W11100xxkkkkkkkkZRETFIE-Return from interrupt200000000001001	BTFSC	,	Bit Test f. Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
LITERAL AND CONTROL OPERATIONSADDLWkAdd literal and W111111 xkkkkkkkkC, DC, ZANDLWkAND literal with W1111001 kkkkkkkkZCALLkCall Subroutine2100kkkkkkkkkkkZCLRWDT-Clear Watchdog Timer100000001100100TO, PDGOTOkGo to address2101kkkkkkkkkkkZIORLWkInclusive OR literal with W1111000kkkkkkkkZMOVLWkMove literal to W11100xxkkkkkkkkZRETFIE-Return from interrupt20000001001Ion					01					3
ANDLW k AND literal with W 1 11 1001 kkkk kkkk Z CALL k Call Subroutine 2 10 0kkk kkkk kkkk Z CLRWDT - Clear Watchdog Timer 1 00 0000 0110 0100 TO, PD GOTO k Go to address 2 10 1kkk kkkk kkkk IORLW k Inclusive OR literal with W 1 11 1000 kkkk Z MOVLW k Move literal to W 1 11 00000 0000 1001 RETFIE - Return from interrupt 2 00 00000 1001 1010			LITERAL AND CONTROL	OPERAT	IONS					
CALL k Call Subroutine 2 10 0kk kkkk kkkk CLRWDT – Clear Watchdog Timer 1 00 0000 0110 0100 TO, PD GOTO k Go to address 2 10 1kkk kkkk kkkk IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW k Move literal to W 1 11 00xx kkkk kkkk RETFIE – Return from interrupt 2 00 0000 1001	ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C, DC, Z	
CLRWDT - Clear Watchdog Timer 1 00 0000 0110 0100 TO, PD GOTO k Go to address 2 10 1kkk kkkk kkkk IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW k Move literal to W 1 11 00xx kkkk kkkk RETFIE - Return from interrupt 2 00 0000 1001	ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
GOTOkGo to address2101kkkkkkkkkkIORLWkInclusive OR literal with W1111000kkkkkkkkZMOVLWkMove literal to W11100xxkkkkkkkkZRETFIE-Return from interrupt20000001001	CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk Z MOVLW k Move literal to W 1 11 000x kkkk kkkk Z RETFIE - Return from interrupt 2 00 0000 1001	CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
MOVLW k Move literal to W 1 11 00xx kkkk kkkk RETFIE - Return from interrupt 2 00 0000 1001	GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE – Return from interrupt 2 00 0000 1001	IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
	MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
	RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW k Return with literal in W 2 11 01xx kkkk kkkk	RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN – Return from Subroutine 2 00 0000 1000	RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP – Go into Standby mode 1 00 0000 011 TO, PD	SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
SUBLW k Subtract W from literal 1 11 110x kkkk kkkk C, DC, Z	SUBLW	k		1	11		kkkk		C, DC, Z	
XORLW k Exclusive OR literal with W 1 11 1010 kkkk Z	XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk		

TABLE 13-2: PIC12F635/PIC16F636/639 INSTRUCTION SET

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF GPIO, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

ADDLW	Add literal and W				
Syntax:	[label] ADDLW k				
Operands:	$0 \le k \le 255$				
Operation:	$(W) + k \to (W)$				
Status Affected:	C, DC, Z				
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.				

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

	register.
ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in

the W register. If 'd' is '1', the result is stored back in register 'f'.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a two-cycle instruction.

Instruction Descriptions 13.2

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT} \\ \text{0} \rightarrow \underline{\text{WDT}} \text{ prescaler,} \\ \text{1} \rightarrow \overline{\underline{\text{TO}}} \\ \text{1} \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \le k \le 2047$
Operation:	$\begin{array}{l} (PC) + 1 \rightarrow TOS, \\ k \rightarrow PC < 10:0>, \\ (PCLATH < 4:3>) \rightarrow PC < 12:11> \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

COMF	Complement f
Syntax:	[<i>label</i>] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \le f \le 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

	cleared and the 2 bit is set.
CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a two-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a two-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

IORLW	Inclusive OR literal with W	
Syntax:	[<i>label</i>] IORLW k	
Operands:	$0 \le k \le 255$	
Operation:	(W) .OR. $k \rightarrow$ (W)	
Status Affected:	Z	
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.	

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[label] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

MOVF	Move f	
Syntax:	[<i>label</i>] MOVF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	$(f) \rightarrow (dest)$	
Status Affected:	Z	
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.	
Words:	1	
Cycles:	1	
Example:	MOVF FSR, 0	
	After Instruction W = value in FSR register Z = 1	

MOVWF	Move W to f
Syntax:	[label] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVW OPTION F
	Before Instruction
	OPTION = 0xFF
	W = 0x4F After Instruction
	OPTION = 0x4F
	W = 0x4F

MOVLW	Move literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.
Words:	1
Cycles:	1
Example:	MOVLW 0x5A
	After Instruction W = 0x5A

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

RETFIE	Return from Interrupt	RETLW	Return with literal in W
Syntax:	[label] RETFIE	Syntax:	[<i>label</i>] RETLW k
Operands:	None	Operands:	$0 \le k \le 255$
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$	Operation:	$\begin{array}{l} k \rightarrow (W);\\ TOS \rightarrow PC \end{array}$
Status Affected:	None	Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE	Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
	(INTCON<7>). This is a two-cycle instruction.	Words:	1
Words:	1	Cycles:	2
Cycles: Example:	2 RETFIE	Example:	CALL TABLE;W contains table ;offset value
	After Interrupt PC = TOS GIE = 1	TABLE	<pre>;W now has table value . ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ;</pre>

RETURN	Return from Subroutine	
Syntax:	[label] RETURN	
Operands:	None	
Operation:	$TOS\toPC$	
Status Affected:	None	
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.	

•

RETLW kn ; End of table

W = 0x07

W = value of k8

Before Instruction

After Instruction

RLF	Rotate Left f through Carry							
Syntax:	[<i>label</i>] RLF f,d							
Operands:	$0 \le f \le 127$ $d \in [0,1]$							
Operation:	See description below							
Status Affected:	С							
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.							
	If 'd' is '1', the result is stored back in register 'f'.							
Words:	If 'd' is '1', the result is stored back in register 'f'.							
Words: Cycles:	If 'd' is '1', the result is stored back in register 'f'. ← C ← Register f							
	If 'd' is '1', the result is stored back in register 'f'.							
Cycles:	If 'd' is '1', the result is stored back in register 'f'.							
Cycles:	If 'd' is '1', the result is stored back in register 'f'. C Register f 1 1 RLF REG1, 0 Before Instruction REG1 = 1110 0110							
Cycles:	If 'd' is '1', the result is stored back in register 'f'. C Register f 1 1 RLF REG1, 0 Before Instruction REG1 = 1110 0110 C = 0							
Cycles:	If 'd' is '1', the result is stored back in register 'f'. C Register f 1 1 RLF REG1, 0 Before Instruction REG1 = 1110 0110 C = 0 After Instruction							
Cycles:	If 'd' is '1', the result is stored back in register 'f'. C Register f 1 1 RLF REG1, 0 Before Instruction REG1 = 1110 0110 C = 0							

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{WDT} \text{ prescaler}, \\ 1 \rightarrow \overline{\underline{TO}}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, \overline{PD} is cleared. Time-out Status bit, \overline{TO} is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

RRF	Rotate Right f through Carry				
Syntax:	[label] RRF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	See description below				
Status Affected:	С				
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.				
	C Register f				

SUBLW	Subtract W from literal							
Syntax:	[<i>label</i>] SUBLW k							
Operands:	$0 \leq k \leq 255$							
Operation:	$k \text{ - (W)} \to (N)$	N)						
Status Affected:	C, DC, Z							
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.							
	C = 0 W > k							
	C = 1	$W \leq k$						
	W<3:0>>k<3:0>							

DC = 1

W<3:0> ≤ k<3:0>

SUBWF	Subtract W from f							
Syntax:	[<i>label</i>] SUBWF f,d							
Operands:	$0 \le f \le 127$ $d \in [0,1]$							
Operation:	(f) - (W) \rightarrow (destination)						
Status Affected:	C, DC, Z							
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.							
	W > f							
	$W \leq f$							

DC = 0

DC = 1

W<3:0>>f<3:0>

 $W < 3:0 > \le f < 3:0 >$

XORLW	Exclusive OR literal with W					
Syntax:	[<i>label</i>] XORLW k					
Operands:	$0 \le k \le 255$					
Operation:	(W) .XOR. $k \rightarrow (W)$					
Status Affected:	Z					
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.					

SWAPF	Swap Nibbles in f				
Syntax:	[<i>label</i>] SWAPF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$				
Status Affected:	None				
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.				

XORWF	Exclusive OR W with f						
Syntax:	[label] XORWF f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	(W) .XOR. (f) \rightarrow (destination)						
Status Affected:	Z						
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.						

NOTES:

14.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK™ Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

14.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Visual device initializer for easy register initialization
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

14.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

14.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

14.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

14.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

14.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows[®] 32-bit operating system were chosen to best make these features available in a simple, unified application.

14.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC[®] and MCU devices. It debugs and programs PIC[®] and dsPIC[®] Flash microcontrollers with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high speed, noise tolerant, lowvoltage differential signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

14.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

14.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP[™] cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

14.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

14.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly using PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

14.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart[®] battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) and the latest *"Product Selector Guide"* (DS00148) for the complete list of demonstration, development and evaluation kits.

15.0 ELECTRICAL SPECIFICATIONS


Absolute Maximum Ratings^(†)


Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +6.5V
Voltage on MCLR with respect to Vss	
Voltage on all other pins with respect to Vss	-0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss/Vsst pin	95 mA
Maximum current into VDD/VDDT pin	95 mA
Input clamp current, Iк (Vi < 0 or Vi > Vod)	± 20 mA
Output clamp current, IOK (Vo < 0 or Vo >VDD)	
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA and PORTC (combined)	95 mA
Maximum current sourced PORTA and PORTC (combined)	95 mA
Maximum LC Input Voltage (LCX, LCY, LCZ) ⁽²⁾ loaded, with device	10.0 Vpp
Maximum LC Input Voltage (LCX, LCY, LCZ) ⁽²⁾ unloaded, without device	700.0 Vpp
Maximum Input Current (rms) into device per LC Channel ⁽²⁾	10 mA
Human Body ESD rating	4000 (min.) V
Machine Model ESD rating	400 (min.) V

- Note 1: Power dissipation for PIC12F635/PIC16F636/639 (AFE section not included) is calculated as follows: PDIS = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOL x IOL). Power dissipation for AFE section is calculated as follows: PDIS = VDD x IACT = 3.6V x 16 μ A = 57.6 μ W
 - 2: Specification applies to the PIC16F639 only.


† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


Note:	Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up.
	Thus, a series resistor of 50-100 Ω should be used when applying a 'low' level to the MCLR pin, rather than
	pulling this pin directly to Vss.











15.1 DC Characteristics: PIC12F635/PIC16F636-I (Industrial) PIC12F635/PIC16F636-E (Extended)

DC CHA	RACTE	Standard Operating Conditions (unless oth Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for $-40^{\circ}C \le TA \le +125^{\circ}C$					· · · · · · · · · · · · · · · · · · ·		
Param No.	Sym	Characteristic	Min Typ† Max Units Conditions						
D001 D001A D001B D001C	Vdd	Supply Voltage	2.0 2.0 3.0 4.5		5.5 5.5 5.5 5.5 5.5	> > > >	Fosc < = 4 MHz Fosc < = 8 MHz, HFINTOSC, EC Fosc < = 10 MHz Fosc < = 20 MHz		
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5*	—	—	V	Device in Sleep mode		
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	_	V	See Section 12.3 "Power-on Reset" for details.		
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05*	—	—	V/ms	See Section 12.3 "Power-on Reset" for details.		
D005	VBOD	Brown-out Reset	2.0	2.1	2.2	V			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param	0						Conditions	
No.	Sym	Device Characteristics	Min	Тур†	Мах	Units	Vdd	Note
D010	IDD	Supply Current ^(1,2)	_	11	16	μΑ	2.0	Fosc = 32.768 kHz
			—	18	28	μΑ	3.0	LP Oscillator mode
			—	35	54	μA	5.0	
D011			—	140	240	μA	2.0	Fosc = 1 MHz
			—	220	380	μΑ	3.0	XT Oscillator mode
			—	380	550	μA	5.0	
D012			—	260	360	μA	2.0	Fosc = 4 MHz
			_	420	650	μA	3.0	XT Oscillator mode
			_	0.8	1.1	mA	5.0	
D013			_	130	220	μA	2.0	Fosc = 1 MHz
			_	215	360	μA	3.0	EC Oscillator mode
			_	360	520	μA	5.0	
D014			_	220	340	μA	2.0	Fosc = 4 MHz
			_	375	550	μA	3.0	EC Oscillator mode
			_	0.65	1.0	mA	5.0	
D015			_	8	20	μA	2.0	Fosc = 31 kHz
			_	16	40	μA	3.0	LFINTOSC mode
			_	31	65	μA	5.0	
D016			—	340	450	μΑ	2.0	Fosc = 4 MHz
			—	500	700	μΑ	3.0	HFINTOSC mode
			_	0.8	1.2	mA	5.0	1
D017			—	410	650	μA	2.0	Fosc = 8 MHz
		—	700	950	μA	3.0	HFINTOSC mode	
			—	1.30	1.65	mA	5.0]
D018			—	230	400	μA	2.0	Fosc = 4 MHz
			—	400	680	μA	3.0	EXTRC mode
			—	0.63	1.1	mA	5.0]
D019			—	2.6	3.25	mA	4.5	Fosc = 20 MHz
			_	2.6	3.25	mA	5.0	HS Oscillator mode

15.2 DC Characteristics: PIC12F635/PIC16F636-I (Industrial)

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled. MCU only, Analog Front-End not included.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. MCU only, Analog Front-End not included.
 - 3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
 - 4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

15.2	DC Characteristics: PIC12F635/PIC16F636-I	(Industrial)	(Continued))
------	---	--------------	-------------	---

DC CHA	RACTERI	STICS		ard Ope ting temp	-		•	ss otherwise stated) +85°C for industrial	
Param	C	Device Characteristics	Min	Trust	Max	Lin ite	Conditions		
No.	Sym	Device Characteristics	Min	Тур†	Мах	Units	Vdd	Note	
D020	IPD	Power-down Base	—	0.15	1.2	μΑ	2.0	WDT, BOR,	
		Current ⁽⁴⁾	—	0.20	1.5	μA	3.0	Comparators, VREF	
				0.35	1.8	μA	5.0	and T1OSC disabled	
D021			_	1.0	2.2	μA	2.0	WDT Current ⁽¹⁾	
			_	2.0	4.0	μA	3.0		
			_	3.0	7.0	μA	5.0	7	
D022A			_	58	60	μA	3.0	BOR Current ⁽¹⁾	
			_	109	122	μA	5.0	1	
D022B			_	22	28	μA	2.0	PLVD Current	
				25	35	μA	3.0	-	
				33	45	μA	5.0	-	
D023			_	32	45	μA	2.0	Comparator Current ⁽³⁾	
			—	60	78	μA	3.0		
				120	160	μA	5.0	-	
D024A			_	30	36	μA	2.0	CVREF Current ⁽¹⁾	
				45	55	μA	3.0	(high-range)	
			_	75	95	μA	5.0		
D024B			—	39	47	μA	2.0	CVREF Current ⁽¹⁾	
			—	59	72	μΑ	3.0	(low-range)	
			—	98	124	μA	5.0		
D025			—	4.5	7.0	μA	2.0	T1OSC Current ⁽³⁾	
				5.0	8.0	μA	3.0		
			—	6.0	12	μA	5.0]	

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled. MCU only, Analog Front-End not included.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. MCU only, Analog Front-End not included.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

15.3	DC Characteristics: PIC12F635/PIC16F636-E (Extended)	
------	--	--

DC CHA	RACTER	ISTICS		i rd Opera ing tempe				otherwise stated) 125°C for extended
Param	•							Conditions
No.	Sym	Device Characteristics	Min	Тур†	Max	Units	Vdd	Note
D010E	IDD	Supply Current ^(1,2)	_	11	16	μA	2.0	Fosc = 32.768 kHz
				18	28	μA	3.0	LP Oscillator mode
			—	35	54	μΑ	5.0	
D011E			—	140	240	μΑ	2.0	Fosc = 1 MHz
			—	220	380	μΑ	3.0	XT Oscillator mode
			—	380	550	μA	5.0	1
D012E			_	260	360	μA	2.0	Fosc = 4 MHz
			—	420	650	μA	3.0	XT Oscillator mode
			—	0.8	1.1	mA	5.0	
D013E			—	130	220	μA	2.0	Fosc = 1 MHz
			_	215	360	μA	3.0	EC Oscillator mode
			_	360	520	μA	5.0	7
D014E			_	220	340	μA	2.0	Fosc = 4 MHz
				375	550	μA	3.0	EC Oscillator mode
				0.65	1.0	mA	5.0	-
D015E			-	8	20	μA	2.0	Fosc = 31 kHz
				16	40	μA	3.0	LFINTOSC mode
				31	65	μA	5.0	-
D016E			—	340	450	μA	2.0	Fosc = 4 MHz
			_	500	700	μA	3.0	HFINTOSC mode
			—	0.8	1.2	mA	5.0	1
D017E			—	410	650	μA	2.0	Fosc = 8 MHz
				700	950	μA	3.0	HFINTOSC mode
			_	1.30	1.65	mA	5.0	1
D018E			1 _	230	100	μA	2.0	Fosc = 4 MHz
			EXTRC mode					
			_	0.63	1.1	mA	5.0	1
D019E			1 _	2.6	3.25	mA	4.5	Fosc = 20 MHz
				2.8	3.35	mA	5.0	HS Oscillator mode

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

15.3 DC Characteristics: PIC12F635/PIC16F636-E (Extended) (Continued)

DC CHA	RACTER	ISTICS		ird Operating tempe				otherwise stated) 125°C for extended	
Param	C: um	Device Characteristics	Min	Turnet	Max	Unite	Conditions		
No.	Sym	Device Characteristics	Min	Тур†	Max	Units	Vdd	Note	
D020	IPD	Power-down Base	—	0.15	1.2	μA	2.0	WDT, BOR, Comparators,	
		Current ⁽⁴⁾	—	0.20	1.5	μA	3.0	VREF and T1OSC disabled	
			—	0.35	1.8	μA	5.0		
D021			_	1.0	17.5	μA	2.0	WDT Current ⁽¹⁾	
			—	2.0	19	μA	3.0		
			—	3.0	22	μA	5.0	1	
D022A			—	42	60	μA	3.0	BOR Current ⁽¹⁾	
			—	85	122	μA	5.0]	
D022B			—	22	48	μA	2.0	PLVD Current	
			—	25	55	μA	3.0		
			—	33	65	μA	5.0		
D023			—	32.3	45	μA	2.0	Comparator Current ⁽¹⁾	
			—	60	78	μA	3.0		
			—	120	160	μA	5.0		
D024A			—	30	36	μA	2.0	CVREF Current ⁽¹⁾	
			—	45	55	μA	3.0	(high-range)	
			—	75	95	μA	5.0		
D024B			—	39	47	μA	2.0	CVREF Current ⁽¹⁾	
	— 59 72 μA	μA	3.0	(low-range)					
			—	98	124	μA	5.0		
D025			—	4.5	25	μA	2.0	T1OSC Current ⁽³⁾	
			—	5.0	30	μA	3.0		
			—	6.0	40	μA	5.0		

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

- 3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
- 4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

15.4 DC Characteristics: PIC12F635/PIC16F636-I (Industrial) PIC12F635/PIC16F636-E (Extended)

DC CH	ARACTE	RISTICS	Standard Operating temport		-40°C :	≤ TA ≤ +	s otherwise stated) +85°C for industrial +125°C for extended	
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions	
	VIL	Input Low Voltage						
		I/O ports:						
D030		with TTL buffer	Vss	-	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$	
D030A			Vss	—	0.15 Vdd	V	Otherwise	
D031		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	V	Entire range	
D032		MCLR, OSC1 (RC mode)	Vss	_	0.2 Vdd	V		
D033		OSC1 (XT and LP modes) ⁽¹⁾	Vss	_	0.3	V		
D033A		OSC1 (HS mode) ⁽¹⁾	Vss	_	0.3 Vdd	V		
	VIH	Input High Voltage						
		I/O ports:						
D040		with TTL buffer	2.0	_	Vdd	V	$4.5V \le VDD \le 5.5V$	
D040A			(0.25 Vdd + 0.8)	_	Vdd	V	Otherwise	
D041		with Schmitt Trigger buffer	0.8 Vdd	_	Vdd	V	Entire range	
D042		MCLR	0.8 Vdd	_	Vdd	V		
D043		OSC1 (XT and LP modes)	1.6	_	Vdd	V	(Note 1)	
D043A		OSC1 (HS mode)	0.7 Vdd		Vdd	V	(Note 1)	
D043B		OSC1 (RC mode)	0.9 Vdd	_	Vdd	V		
	lı∟	Input Leakage Current ⁽²⁾						
D060		I/O ports	_	±0.1	± 1	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance	
D060A		Analog inputs	—	± 0.1	± 1	μA	$VSS \le VPIN \le VDD$	
D060B		VREF	—	± 0.1	± 1	μΑ	$VSS \leq VPIN \leq VDD$	
D061		MCLR ⁽³⁾	—	± 0.1	±5	μΑ	$VSS \leq VPIN \leq VDD$	
D063		OSC1	_	±0.1	± 5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP oscillator configuration	
D070	Ipur	PORTA Weak Pull-up Current	50	250	400	μA	VDD = 5.0V, VPIN = VSS	
D071	IPDR	PORTA Weak Pull-down Current	50	250	400	μA	VDD = 5.0V, VPIN = VDD	
	Vol	Output Low Voltage						
D080		I/O ports	—	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V (Ind.)	
D083		OSC2/CLKOUT (RC mode)	—	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V (Ind.) IOL = 1.2 mA, VDD = 4.5V (Ext.)	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 9.4.1 "Using the Data EEPROM" for additional information.

15.4 DC Characteristics: PIC12F635/PIC16F636-I (Industrial) PIC12F635/PIC16F636-E (Extended) (Continued)

DC CH	ARACTE	RISTICS	Standard Operating temp		onditions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended			
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
	Vон	Output High Voltage						
D090		I/O ports	Vdd - 0.7	—	_	V	IOH = -3.0 mA, VDD = 4.5V (Ind.)	
D092		OSC2/CLKOUT (RC mode)	Vdd - 0.7	_	—	V	IOH = -1.3 mA, VDD = 4.5V (Ind.) IOH = -1.0 mA, VDD = 4.5V (Ext.)	
D100	IULP	Ultra Low-power Wake-up Current	—	200	_	nA		
		Capacitive Loading Specs on Output Pins						
D101	COSC2	OSC2 pin	_	_	15*	pF	In XT, HS and LP modes when external clock is used to drive OSC1	
D101A	Сю	All I/O pins	_	—	50*	pF		
		Data EEPROM Memory						
D120	ED	Byte Endurance	100K	1M	_	E/W	-40°C ≤ TA ≤ +85°C	
D120A	ED	Byte Endurance	10K	100K	_	E/W	+85°C ≤ TA ≤ +125°C	
D121	Vdrw	VDD for Read/Write	Vmin	_	5.5	V	Using EECON1 to read/write VMIN = Minimum operating voltage	
D122	TDEW	Erase/Write cycle time	_	5	6	ms		
D123	Tretd	Characteristic Retention	40	-	—	Year	Provided no other specifications are violated	
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽⁴⁾	1M	10M	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$	
		Program Flash Memory						
D130	Eр	Cell Endurance	10K	100K	—	E/W	-40°C ≤ TA ≤ +85°C	
D130A	ED	Cell Endurance	1K	10K	—	E/W	+85°C ≤ TA ≤ +125°C	
D131	Vpr	VDD for Read	Vmin	-	5.5	V	VMIN = Minimum operating voltage	
D132	VPEW	VDD for Erase/Write	4.5	—	5.5	V		
D133	TPEW	Erase/Write cycle time	—	2	2.5	ms		
D134	Tretd	Characteristic Retention	40	-	—	Year	Provided no other specifications are violated	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 9.4.1 "Using the Data EEPROM" for additional information.

DC CHA	RACTE	RISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
D001	Vdd	Supply Voltage	2.0		3.6	V	Fosc ≤ 10 MHz			
D001A	Vddt	Supply Voltage (AFE)	2.0	_	3.6	V	Analog Front-End VDD voltage. Treated as VDD in this document.			
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5*	_	_	V	Device in Sleep mode			
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	—	V	See Section 12.3 "Power-on Reset" for details.			
D003A	VPORT	VDD Start Voltage (AFE) to ensure internal Power- on Reset signal	—	—	1.8	V	Analog Front-End POR voltage.			
D004	Svdd	VDD Rise Rate to ensure internal Power-on Reset signal	0.05*	—	_	V/ms	See Section 12.3 "Power-on Reset" for details.			
D005	VBOD	Brown-out Reset	2.0	2.1	2.2	V				
D006	Rм	Turn-on Resistance or Modulation Transistor		50	100	Ohm	VDD = 3.0V			
D007	Rpu	Digital Input Pull-Up Resistor CS, SCLK	50	200	350	kOhm	VDD = 3.6V			
D008	Iail	Analog Input Leakage Current LCX, LCY, LCZ			±1	μA	VDD = 3.6V, VSS \leq VIN \leq VDD, tested at			
		LCCOM	_	_	±1	μΑ	Sleep mode			

DC Characteristics: PIC16F639-I (Industrial) 15.5

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

15.6 DC Characteristics: PIC16F639-I (Industrial)

DC CHAF	RACTERIST	ICS		temperatu				e stated) C for industrial
Param								Conditions
No.	Sym	Device Characteristics	Min	Тур†	Мах	Units	Vdd	Note
D010	IDD	Supply Current ^(1,2,3)		11	16	μA	2.0	Fosc = 32.768 kHz
			-	18	28	μΑ	3.0	LP Oscillator mode
D011				140	240	μA	2.0	Fosc = 1 MHz
				220	380	μΑ	3.0	XT Oscillator mode
D012			-	260	360	μΑ	2.0	Fosc = 4 MHz
			-	420	650	μΑ	3.0	XT Oscillator mode
D013			-	130	220	μΑ	2.0	Fosc = 1 MHz
				215	360	μΑ	3.0	EC Oscillator mode
D014			-	220	340	μA	2.0	Fosc = 4 MHz
				375	550	μA	3.0	EC Oscillator mode
D015			_	8	20	μA	2.0	Fosc = 31 kHz
			_	16	40	μΑ	3.0	LFINTOSC mode
D016			-	340	450	μΑ	2.0	Fosc = 4 MHz
			-	500	700	μΑ	3.0	HFINTOSC mode
D017			-	230	400	μΑ	2.0	Fosc = 4 MHz
			-	400	680	μΑ	3.0	EXTRC mode
D020	IPD	Power-down Base Current ⁽⁴⁾	-	0.15	1.2	μΑ	2.0	WDT, BOR, Comparators, VREF and T1OSC disabled (excludes AFE)
				0.20	1.5	μΑ	3.0	
D021	IWDT		-	1.2	2.2	μΑ	2.0	WDT Current ⁽¹⁾
			-	2.0	4.0	μΑ	3.0	
D022A	IBOR		-	42	60	μΑ	3.0	BOR Current ⁽¹⁾
D022B	ILVD		_	22	28	μA	2.0	PLVD Current
			_	25	35	μA	3.0	
D023	ICMP		_	32	45	μA	2.0	Comparator Current ⁽¹⁾
			_	60	78	μA	3.0	
D024A	IVREFHS		_	30	36	μA	2.0	CVREF Current ⁽¹⁾
			_	45	55	μΑ	3.0	(high-range)
D024B	IVREFLS		_	39	47	μΑ	2.0	CVREF Current ⁽¹⁾
			_	59	72	μΑ	3.0	(low-range)
D025	IT10SC		-	4.5	7.0	μA	2.0	T1OSC Current ⁽¹⁾
				5.0	8.0	μΑ	3.0	
D026	IACT	Active Current of AFE only (receiving signal) 1 LC Input Channel Signal 3 LC Input Channel Signals		10 13	— 18	μΑ μΑ	3.6 3.6	CS VDD; Input = Continuous Wave (CW); Amplitude = 300 mVPP. All channels enabled. All channels enabled.
D027	ISTDBY	Standby Current of AFE only (not receiving signal) 1 LC Input Channel Enabled 2 LC Input Channels Enabled 3 LC Input Channels Enabled		3 4 5	5 6 7	μΑ μΑ μΑ	3.6 3.6 3.6	CS = VDD; ALERT = VDD
D028	ISLEEP	Sleep Current of AFE only		0.2	1	μΑ	3.6	$\overline{CS} = VDD; \overline{ALERT} = VDD$

h Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 h test conditions for all <u>IDD</u> measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled. MCU only, Analog Front-End not included.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. MCU only, Analog Front-End not included.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

15.7	DC Characteristics:	PIC16F639-I (Industrial)
------	---------------------	--------------------------

DC CHA	RACTER	STICS	Standard Operating Operating temperation Supply Voltage			TA ≤ +85°	C for industrial
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	VIL	Input Low Voltage					
		I/O ports:					
D030A		with TTL buffer	Vss	—	0.15 Vdd	V	
D031		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	V	
D032		MCLR, OSC1 (RC mode)	Vss	—	0.2 Vdd	V	
D033		OSC1 (XT and LP modes) ⁽¹⁾	Vss	—	0.3	V	
D033A		OSC1 (HS mode) ⁽¹⁾	Vss	—	0.3 Vdd	V	
D034		Digital Input Low Voltage	Vss	—	0.3 Vdd	V	Analog Front-End section
	VIH	Input High Voltage					
		I/O ports:					
D040		with TTL buffer					
D040A			(0.25 VDD + 0.8)	—	Vdd	V	
D041		with Schmitt Trigger buffer	0.8 VDD	—	Vdd	V	
D042		MCLR	0.8 VDD	—	Vdd	V	
D043		OSC1 (XT and LP modes)	1.6	—	Vdd	V	(Note 1)
D043A		OSC1 (HS mode)	0.7 VDD	—	Vdd	V	(Note 1)
D043B		OSC1 (RC mode)	0.9 Vdd	—	Vdd	V	
		Digital Input High Voltage					Analog Front-End section
D044		SCLK, CS, SDIO for Analog Front-End (AFE)	0.8 VDD	_	Vdd	V	
	lı∟	Input Leakage Current ⁽²⁾					
D060		I/O ports	_	± 0.1	± 1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at high-impedance
D060A		Analog inputs	_	± 0.1	± 1	μΑ	$VSS \leq VPIN \leq VDD$
D060B		VREF	_	± 0.1	± 1	μΑ	$VSS \leq VPIN \leq VDD$
D061		MCLR ⁽³⁾	—	± 0.1	± 5	μA	$VSS \leq VPIN \leq VDD$
D063		OSC1	_	± 0.1	± 5	μΑ	Vss \leq VPIN \leq VDD, XT, HS and LP oscillator configuration
		Digital Input Leakage Current ⁽²⁾					VDD = 3.6V, Analog Front-End section
D064		SDI for Analog Front-End (AFE)	_	—	± 1	μΑ	$VSS \leq VPIN \leq VDD$
D064A		SCLK, CS for Analog Front-End (AFE)	_	_	± 1	μA	$VPIN \leq VDD$
D070	IPUR	PORTA Weak Pull-up Current	50*	250	400	μΑ	VDD = 3.6V, VPIN = VSS
D071	IPDR	PORTA Weak Pull-down Current	50	250	400	μΑ	VDD = 3.6V, VPIN = VDD
	Vol	Output Low Voltage					
D080		I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 3.6V (Ind.)
D083		OSC2/CLKOUT (RC mode)	_	-	0.6	V	IOL = 1.6 mA, VDD = 3.6V (Ind.) IOL = 1.2 mA, VDD = 3.6V (Ext.)
		Digital Output Low Voltage					Analog Front-End section
D084		ALERT, LFDATA/SDIO for Analog Front-End (AFE)	—	-	VSS + 0.4	V	IOL = 1.0 mA, VDD = 2.0V

These parameters are characterized but not tested.

t Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2:

Negative current is defined as current sourced by the pin. The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating 3: conditions. Higher leakage current may be measured at different input voltages. See Section 9.4.1 "Using the Data EEPROM" for additional information

4:

15.7 DC Characteristics: PIC16F639-I (Industrial) (Continued)

DC CHA	RACTERI	STICS	Standard Operating Operating temperate Supply Voltage		-40°C ≤	otherwise stated) TA ≤ +85°C for industrial /pD ≤ 3.6V		
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
	Voн	Output High Voltage						
D090		I/O ports	Vdd - 0.7		—	V	Юн = -3.0 mA, VDD = 3.6V (Ind.)	
D092		OSC2/CLKOUT (RC mode)	Vdd - 0.7	—	—	V	IOH = -1.3 mA, VDD = 3.6V (Ind.) IOH = -1.0 mA, VDD = 3.6V (Ext.)	
		Digital Output High Voltage					Analog Front-End (AFE) section	
D093		LFDATA/SDIO for Analog Front-End (AFE)	Vdd - 0.5	—	—	V	IOH = -400 μ A, VDD = 2.0V	
		Capacitive Loading Specs on Output Pins						
D100	COSC2	OSC2 pin	_	—	15*	pF	In XT, HS and LP modes when external clock is used to drive OSC1	
D101	Сю	All I/O pins	_	_	50*	pF		
D102	IULP	Ultra Low-power Wake-up Current	—	200		nA		
		Data EEPROM Memory						
D120	ED	Byte Endurance	100K	1M	_	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$	
D120A	ED	Byte Endurance	10K	100K	_	E/W	$+85^{\circ}C \leq TA \leq +125^{\circ}C$	
D121	Vdrw	VDD for Read/Write	Vmin	—	5.5	V	Using EECON1 to read/write VMIN = Minimum operating voltage	
D122	TDEW	Erase/Write cycle time	—	5	6	ms		
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated	
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$	
		Program Flash Memory						
D130	Eр	Cell Endurance	10K	100K	—	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$	
D130A	ED	Cell Endurance	1K	10K	—	E/W	+85°C ≤ TA ≤ +125°C	
D131	Vpr	VDD for Read	Vmin	—	5.5	V	VMIN = Minimum operating voltage	
D132	VPEW	VDD for Erase/Write	4.5	—	5.5	V		
D133	TPEW	Erase/Write cycle time	—	2	2.5	ms		
D134	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated	

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. t

In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC 1: mode.

2:

Negative current is defined as current sourced by the pin. The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating 3: conditions. Higher leakage current may be measured at different input voltages.

4: See Section 9.4.1 "Using the Data EEPROM" for additional information

Note

15.8 Thermal Considerations

Para m No.	Sym	Characteristi	c	Тур	Units	Conditions
TH01	θја	Thermal Resistance Junction to Ambient	PIC12F635	84.6	°C/W	8-pin PDIP package
				163.0	°C/W	8-pin SOIC package
				52.4	°C/W	8-pin DFN 4x4x0.9 mm package
				52.4	°C/W	8-pin DFN-S 6x5 mm package
				69.8	°C/W	14-pin PDIP package
			PIC16F636	85.0	°C/W	14-pin SOIC package
				100.4	°C/W	14-pin TSSOP package
				46.3	°C/W	16-pin QFN 4x0.9mm package
			PIC16F639	108.1	°C/W	20-pin SSOP package
TH02	θις	Thermal Resistance Junction to Case	PIC12F635	41.2	°C/W	8-pin PDIP package
				38.8	°C/W	8-pin SOIC package
				3.0	°C/W	8-pin DFN 4x4x0.9 mm package
				3.0	°C/W	8-pin DFN-S 6x5 mm package
			PIC16F636	32.5	°C/W	14-pin PDIP package
				31.0	°C/W	14-pin SOIC package
				31.7	°C/W	14-pin TSSOP package
				2.6	°C/W	16-pin QFN 4x0.9mm package
			PIC16F639	32.2	°C/W	20-pin SSOP package
TH03	TJ	Junction Temperature		150	°C	For derated power calculations
TH04	PD	Power Dissipation			W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation		_	W	PINTERNAL = IDD x VDD (NOTE 1)
TH06	Pi/o	I/O Power Dissipation		_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power		_	W	Pder = (Tj - Ta)/θja (NOTE 2, 3)

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature.

3: Maximum allowable power dissipation is the lower value of either the absolute maximum total power dissipation or derated power (PDER).

15.9 Timing Parameter Symbology


The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. TppS

2. 1pp5							
т							
F	Frequency	Т	Time				
Lowercase letters (pp) and their meanings:							
рр							
СС	CCP1	OSC	OSC1				
ck	CLKOUT	rd	RD				
CS	CS	rw	RD or WR				
di	SDI	sc	SCLK				
do	SDO	ss	SS				
dt	Data in	tO	TOCKI				
io	I/O port	t1	T1CKI				
mc	MCLR	wr	WR				
Uppercase letters and their meanings:							
S							
F	Fall	Р	Period				
н	High	R	Rise				
1	Invalid (High-impedance)	V	Valid				
L	Low	Z	High-impedance				

FIGURE 15-4: LOAD CONDITIONS



15.10 AC Characteristics: PIC12F635/PIC16F636/639 (Industrial, Extended)




TABLE 15-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standar Operatin	-	ting Conditions (unless otherw rature $-40^{\circ}C \le TA \le +125^{\circ}$		ed)			
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	DC	—	37	kHz	LP Oscillator mode
			DC	—	4	MHz	XT Oscillator mode
			DC	_	20	MHz	HS Oscillator mode
			DC	—	20	MHz	EC Oscillator mode
		Oscillator Frequency ⁽¹⁾	_	32.768	_	kHz	LP Oscillator mode
			0.1	—	4	MHz	XT Oscillator mode
			1	—	20	MHz	HS Oscillator mode
			DC	—	4	MHz	RC Oscillator mode
OS02	Tosc	External CLKIN Period ⁽¹⁾	27	—	∞	μs	LP Oscillator mode
			250	—	∞	ns	XT Oscillator mode
			50	—	∞	ns	HS Oscillator mode
			50	—	∞	ns	EC Oscillator mode
		Oscillator Period ⁽¹⁾	_	30.5	_	μs	LP Oscillator mode
			250	—	10,000	ns	XT Oscillator mode
			50	—	1,000	ns	HS Oscillator mode
			250	—	_	ns	RC Oscillator mode
OS03	Тсү	Instruction Cycle Time ⁽¹⁾	200	Тсү	DC	ns	TCY = 4/FOSC
OS04*	TosH,	External CLKIN High,	2	_	-	μs	LP oscillator
	TosL	External CLKIN Low	100	—	—	ns	XT oscillator
			20	—	—	ns	HS oscillator
OS05*	TosR,	External CLKIN Rise,	0	_	50	ns	LP oscillator
	TosF	External CLKIN Fall	0	—	25	ns	XT oscillator
			0		15	ns	HS oscillator

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

TABLE 15-2: OSCILLATOR PARAMETERS

	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym	Characteristic	Freq Tolerance	Min	Тур†	Max	Units	Conditions			
OS06	Twarm	Internal Oscillator Switch when running ⁽³⁾	—		_	2	Tosc	Slowest clock			
OS07	Tsc	Fail-Safe Sample Clock Period ⁽¹⁾	—	_	21	_	ms	LFINTOSC/64			
OS08	HFosc	Internal Calibrated	±1%	7.92	8.0	8.08	MHz	VDD = 3.5V, 25°C			
		HFINTOSC Frequency ⁽²⁾	±2%	7.84	8.0	8.16	MHz	$2.5V \le VDD \le 5.5V$, $0^{\circ}C \le TA \le +85^{\circ}C$			
			±5%	7.60	8.0	8.40	MHz	$2.0V \le VDD \le 5.5V$, -40°C $\le TA \le +85$ °C (Ind.), -40°C $\le TA \le +125$ °C (Ext.)			
OS09*	LFosc	Internal Uncalibrated LFINTOSC Frequency	—	15	31	45	kHz				
OS10*	TIOSCST	HFINTOSC Oscillator	_	5.5	12	24	μs	VDD = 2.0V, -40°C to +85°C			
		Wake-up from Sleep	—	3.5	7	14	μs	VDD = 3.0V, -40°C to +85°C			
		Start-up Time	—	3	6	11	μs	VDD = 5.0V, -40°C to +85°C			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - 2: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.
 - 3: By design.




TABLE 15-3: CLKOUT AND I/O TIMING PARAMETERS

	Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C ≤ TA ≤ +125°C									
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ ⁽¹⁾	—	_	70	ns	VDD = 5.0V			
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ ⁽¹⁾	—	_	72	ns	VDD = 5.0V			
OS13	TCKL2IOV	CLKOUT↓ to Port out valid ⁽¹⁾	—	_	20	ns				
OS14	ТюV2скН	Port input valid before CLKOUT↑ ⁽¹⁾	Tosc + 200 ns	_		ns				
OS15*	TosH2IoV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70	ns	VDD = 5.0V			
OS16	TosH2ıol	Fosc [↑] (Q2 cycle) to Port input invalid (I/O in hold time)	50	—	_	ns	VDD = 5.0V			
OS17	TioV2osH	Port input valid to Fosc1 (Q2 cycle) (I/O in setup time)	20			ns				
OS18	TIOR	Port output rise time ⁽²⁾		40 15	72 32	ns	VDD = 2.0V VDD = 5.0V			
OS19	TIOF	Port output fall time ⁽²⁾		28 15	55 30	ns	VDD = 2.0V VDD = 5.0V			
OS20*	TINP	INT pin input high or low time	25	—	_	ns				
OS21*	Trap	PORTA interrupt-on-change new input level time	Тсү	_	_	ns				

* These parameters are characterized but not tested.

 $\dagger~$ Data in "Typ" column is at 5.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

2: Includes OSC2 in CLKOUT mode.




FIGURE 15-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING






TABLE 15-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET PARAMETERS

	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions				
30	ТмсL	MCLR Pulse Width (low)	2 5	—	—	μs μs	VDD = 5V, -40°C to +85°C VDD = 5V				
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	10 10	16 16	29 31	ms ms	VDD = 5V, -40°C to +85°C VDD = 5V				
32	Tost	Oscillation Start-up Timer Period ^(1, 2)	_	1024	—	Tosc	(NOTE 3)				
33*	TPWRT	Power-up Timer Period	40	65	140	ms					
34*	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	—	_	2.0	μs					
35	VBOR	Brown-out Reset Voltage	2.0	—	2.2	V	(NOTE 4)				
36*	VHYST	Brown-out Reset Hysteresis	_	50		mV					
37*	TBOR	Brown-out Reset Minimum Detection Period	100	—	—	μs	Vdd ≤ Vbor				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - 2: By design.
 - **3:** Period of the slower clock.
 - **4:** To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

FIGURE 15-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 15-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym		Characteristic		Min	Тур†	Max	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width	No Prescaler	0.5 Tcy + 20	—	_	ns	
				With Prescaler	10	_	_	ns	
41*	TT0L	T0CKI Low P	ulse Width	No Prescaler	0.5 TCY + 20	—	_	ns	
				With Prescaler	10	—	_	ns	
42*	Тт0Р	T0CKI Period	1			—	_	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High	Synchronous,	No Prescaler	0.5 TCY + 20	—	—	ns	
		Time	Synchronous, with Prescaler		15	—	_	ns	
			Asynchronous		30	—	_	ns	
46*	TT1L	T1CKI Low	Synchronous,	No Prescaler	0.5 TCY + 20	—	_	ns	
		Time	Synchronous, with Prescaler		15	—	_	ns	
			Asynchronous		30	—	_	ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value $(1, 2, 4, 8)$
			Asynchronous		60	—	_	ns	
48	FT1		ator Input Frequency Range abled by setting bit T1OSCEN)		-	32.768	_	kHz	
49*	TCKEZTMR1	Delay from E Increment	ternal Clock Edge to Timer		2 Tosc		7 Tosc	-	Timers in Sync mode

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 15-6: COMPARATOR SPECIFICATIONS

	Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C ≤ TA ≤ +125°C										
Param No.	Sym	Characteristics		Min	Тур†	Мах	Units	Comments			
CM01	Vos	Input Offset Voltage		_	± 5.0	± 10	mV	(Vdd - 1.5)/2			
CM02	Vсм	Input Common Mode Voltage		0	_	Vdd - 1.5	V				
CM03*	CMRR	Common Mode Rejection Ratio		+55	_	_	dB				
CM04*	Trt	Response Time	Falling	_	150	600	ns	(NOTE 1)			
			Rising	_	200	1000	ns				
CM05*	Тмс2coV	Comparator Mode Change to Output Valid		—	—	10	μs				

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and t are not tested.

Note 1: Response time is measured with one comparator input at (VDD - 1.5)/2 - 100 mV to (VDD - 1.5)/2 + 20 mV.

TABLE 15-7: **COMPARATOR VOLTAGE REFERENCE (CVREF) SPECIFICATIONS**

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Sym	Characteristics	Min	Тур†	Max	Units	Comments				
Clsb	Step Size ⁽²⁾	_	VDD/24 VDD/32		V V	Low Range (VRR = 1) High Range (VRR = 0)				
CACC	Absolute Accuracy		_	± 1/2 ± 1/2	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)				
CR	Unit Resistor Value (R)	_	2k	_	Ω					
Сѕт	Settling Time ⁽¹⁾	_	_	10	μs					
	g tempera Sym CLSB CACC CR	g temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ SymCharacteristicsCLSBStep Size ⁽²⁾ CACCAbsolute AccuracyCRUnit Resistor Value (R)	g temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ SymCharacteristicsMinCLSBStep Size ⁽²⁾ —CACCAbsolute Accuracy—CRUnit Resistor Value (R)—	g temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ SymCharacteristicsMinTyp†CLSBStep Size ⁽²⁾ — $VDD/24$ CACCAbsolute Accuracy——CRUnit Resistor Value (R)—2k	g temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ SymCharacteristicsMinTyp†MaxCLSBStep Size ⁽²⁾ —VDD/24—CACCAbsolute Accuracy——± 1/2CRUnit Resistor Value (R)—2k—	g temperature-40°C \leq TA \leq +125°CSymCharacteristicsMinTyp†MaxUnitsCLSBStep Size ⁽²⁾ —VDD/24—VCACCAbsolute Accuracy—— $\frac{1}{2}$ LSbCRUnit Resistor Value (R)—2k— Ω				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from '0000' to '1111'.

2: See Section 7.11 "Comparator Voltage Reference" for more information.

TABLE 15-8: PIC12F635/PIC16F636 PLVD CHARACTERISTICS:

DC CHAR		3	Operating T	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ Operating VoltageVDD Range 2.0V-5.5V						
Sym.	Cł	naracteristic	Min	Тур†	Max	Units	Conditions			
Vplvd	PLVD	LVDL<2:0> = 001	1.900	2.0	2.125	V				
	Voltage	LVDL<2:0> = 010	2.000	2.1	2.225	V				
		LVDL<2:0> = 011	2.100	2.2	2.325	V				
		LVDL<2:0> = 100	2.200	2.3	2.425	V				
		LVDL<2:0> = 101	3.825	4.0	4.200	V				
		LVDL<2:0> = 110	4.025	4.2	4.400	V				
		LVDL<2:0> = 111	4.325	4.5	4.700	V				
*TPLVDS	PLVD Settling time		—	50	—	μs	VDD = 5.0V			
				25			VDD = 3.0V			

These parameters are characterized but not tested

Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t

TABLE 15-9: PIC16F639 PLVD CHARACTERISTICS:

DC CHARACTERISTICS			Operating T	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ Operating VoltageVDD Range 2.0V-5.5V							
Sym.	Ch	naracteristic	Min	Тур†	Max	Units	Conditions				
Vplvd	PLVD	LVDL<2:0> = 001	1.900	2.0	2.100	V					
	Voltage	LVDL<2:0> = 010	2.000	2.1	2.200	V					
		LVDL<2:0> = 011	2.100	2.2	2.300	V					
		LVDL<2:0> = 100	2.200	2.3	2.400	V					
		LVDL<2:0> = 101	3.825	4.0	4.175	V					
		LVDL<2:0> = 110	4.025	4.2	4.375	V					
		LVDL<2:0> = 111	4.325	4.5	4.675	V					
*TPLVDS	PLVD Settling	time		50	_	μs	VDD = 5.0V				
				25			VDD = 3.0V				

* These parameters are characterized but not tested

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

15.11	AC Characteristics: Analog Front-End for PIC16F639 (Industrial)	
-------	---	--

AC CH		STICS	Standard (Supply Vol Operating t LC Signal I Carrier Fre LCCOM co	tage temperatui Input quency	re	ns (unless otherwise stated) 2.0V ≤ VDD ≤ 3.6V -40°C ≤ TAMB ≤ +85°C for industrial Sinusoidal 300 mVPP 125 kHz		
Param No.	Sym.	Characteristic	Min	Тур†	Max	Units	Conditions	
AF01	VSENSE	LC Input Sensitivity	1	3.0	6	mVpp	VDD = 3.0V Output enable filter disabled AGCSIG = 0; MODMIN = 00 (33% modulation depth setting) Input = Continuous Wave (CW) Output = Logic level transition from low-to- high at sensitivity level for CW input.	
AF02	Vde_Q	Coil de-Q'ing Voltage - RF Limiter (RFLM) must be active	3	—	5	V	VDD = 3.0V, Force IIN = 5 μ A	
AF03	Rflm	RF Limiter Turn-on Resistance (LCX, LCY, LCZ)	-	300	700	Ohm	VDD = 2.0V, VIN = 8 VDC	
AF04	Sadj	Sensitivity Reduction		0 -30		dB dB	VDD = 3.0V No sensitivity reduction selected Max reduction selected Monotonic increment in attenuation value from setting = 0000 to 1111 by design	
AF05	VIN_MOD	Minimum Modulation Depth 75% ± 12% 50% ± 12% 25% ± 12% 12% ± 12%	63 38 13 0	75 50 25 12	87 62 37 24	% % %	VDD = 3.0V	
AF06	CTUNX	LCX Tuning Capacitor	_	0	_	pF	VDD = 3.0V, Config. Reg. 1, bits <6:1> Setting = 000000	
			44	63	82	pF	63 pF +/- 30% Config. Reg. 1, bits <6:1> Setting = 111111 63 steps, 1 pF/step Monotonic increment in capacitor value from setting = 000000 to 111111 by design	
AF07	CTUNY	LCY Tuning Capacitor	_	0	_	pF	VDD = 3.0V, Config. Reg. 2, bits <6:1> Setting = 000000	
			44	63	82	pF	63 pF +/- 30% Config. Reg. 2, bits <6:1> Setting = 111111 63 steps, 1 pF/step Monotonic increment in capacitor value from setting = 000000 to 111111 by design	
AF08	CTUNZ	LCZ Tuning Capacitor	-	0	_	pF	VDD = 3.0V, Config. Reg. 3, bits<6:1> Setting = 000000	
			44	63	82	pF	63 pF +/- 30% Config. Reg. 3, bits<6:1> Setting = 111111 63 steps, 1 pF/step Monotonic increment in capacitor value from setting = 000000 to 111111 by design	
AF09	FCARRIER	Carrier frequency	_	125		kHz	Characterized at bench.	
AF10	FMOD	Input modulation frequency	_		10	kHz	Input data rate, characterized at bench.	
AF11	C_Q	Q of Trimming Capacitors	50*		—	pF	Characterized at bench test	
AF12	TDR	Demodulator Charge Time (delay time of demodulated output to rise)	_	50	_	μs	VDD = 3.0V MOD depth setting = 50% Input conditions: Amplitude = 300 mVPP Modulation depth = 80%	
AF13	Tdf	Demodulator Discharge Time (delay time of demodulated output to fall)	-	50		μs	VDD = 3.0V MOD depth setting = 50% Input conditions: Amplitude = 300 mVPP Modulation depth = 80%	

Parameter is characterized but not tested. Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Required output enable filter high time must account for input path analog delays (= ТОЕН - TDR + TDF). Required output enable filter low time must account for input path analog delays (= ТОЕL + TDR - TDF). t

Note 1: 2:

AC Characteristics: Analog Front-End for PIC16F639 (Industrial) (Continued) 15.11

AC CH	ARACTERIS	STICS	Standard O Supply Volta Operating te LC Signal In Carrier Freq LCCOM cor	age emperatu put juency	re	ns (unless otherwise stated) 2.0V ≤ VDD ≤ 3.6V -40°C ≤ TAMB ≤ +85°C for industrial Sinusoidal 300 mVPP 125 kHz			
Param No.	Sym.	Characteristic	Min	Тур†	Мах	Units	Conditions		
AF14	TlfdataR	Rise time of LFDATA	—	0.5	_	μs	VDD = 3.0V Time is measured from 10% to 90% of amplitude		
AF15	TlfdataF	Fall time of LFDATA	_	0.5	_	μs	VDD = 3.0V Time is measured from 10% to 90% of amplitude		
AF16	TAGC	AGC initialization time	_	3.5*	_	ms	Time required for AGC stabilization		
AF17	TPAGC	High time after AGC settling time	_	62.5	_	μs	Equivalent to two Internal clock cycle (Fosc)		
AF18	TSTAB	AGC stabilization time plus high time (after AGC settling time) (TAGC + TPAGC)	4	_		ms	AGC stabilization time		
AF19	TGAP	Gap time after AGC settling time	200	-		μs	Typically 1 Te		
AF20	Trdy	Time from exiting Sleep or POR to being ready to receive signal	—		50*	ms			
AF21	TPRES	Minimum time AGC level must be held after receiving AGC Preserve command	5*	_		ms	AGC level must not change more than 10% during TPRES.		
AF22	Fosc	Internal RC oscillator frequency (±10%)	28.8	32	35.2	kHz	Internal clock trimmed at 32 kHz during test		
AF23	TINACT	Inactivity timer time-out	14.4	16	17.6	ms	512 cycles of RC oscillator @ Fosc		
AF24	TALARM	Alarm timer time-out	28.8	32	35.2	ms	1024 cycles of RC oscillator @ Fosc		
AF25	RLC	LC Pin Input Impedance LCX, LCY, LCZ	_	1*	_	MOhm	Device in Standby mode		
AF26	CIN	LC Pin Input Capacitance LCX, LCY, LCZ	_	24	_	pF	LCCOM grounded. Vdd = 3.0V, FCARRIER = 125 kHz		
AF27	TE	Time element of pulse	100	_	_	μs			
AF28	Тоен	Minimum output enable filter high time OEH (Bits Config0<7:6>) 01 = 1 ms 10 = 2 ms 11 = 4 ms 00 = Filter Disabled	32 (~1ms) 64 (~2ms) 128 (~4ms) —		 	clock count	RC oscillator = FOSC Viewed from the pin input: (Note 1)		
AF29	Toel	Minimum output enable filter low time OEL (Bits Config0<5:4>) 00 = 1 ms 01 = 1 ms 10 = 2 ms 11 = 4 ms	32 (~1ms) 32 (~1ms) 64 (~2ms) 128 (~4ms)			clock count	RC oscillator = Fosc Viewed from the pin input: (Note 2)		

* Parameter is characterized but not tested.
 † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
 Note 1: Required output enable filter high time must account for input path analog delays (= ТОЕН - TDR + TDF).

2: Required output enable filter low time must account for input path analog delays (= TOEL + TDR - TDF).

15.11	AC Characteristics: Analog Front-End for PIC16F639	(Industrial) (Continued))
-------	--	-------------	---------------	---

AC CHA	ARACTERI	STICS	Supply Volta Operating te LC Signal In Carrier Freq	Standard Operating Conditions (unless otherwise stated) Supply Voltage 2.0V ≤ VDD ≤ 3.6V Operating temperature -40°C ≤ TAMB ≤ +85°C for industrial LC Signal Input Sinusoidal 300 mVPP Carrier Frequency 125 kHz LCCOM connected to Vss Vss			
Param No.	Sym.	Characteristic	Min	Тур†	Мах	Units	Conditions
AF30	ΤΟΕΤ	$\begin{array}{c c c c c c c c c c c c c c c c c c c $			96 (~3ms) 96 (~3ms) 128 (~4ms) 192 (~6ms) 128 (~4ms) 160 (~5ms) 250 (~8ms) 192 (~6ms) 192 (~6ms) 256 (~8ms) 320 (~10ms)	clock count	RC oscillator = Fosc
		00 XX = Filter Disabled	—	—	—		LFDATA output appears as long as input signal level is greater than VSENSE.
AF31	IRSSI	RSSI current output	_	100	_	μA	$\label{eq:VDD} \begin{array}{l} V\text{DD}=3.0\text{V},\\ V\text{IN}=0 \text{ to } 4 \text{ VPP}\\ \text{Linearly increases with input signal amplitude.}\\ \hline \text{Tested at VIN}=40 \text{ mVPP}, 400 \text{ mVPP}, \text{ and}\\ 4 \text{ VPP} \end{array}$
				1 10 100		μΑ μΑ μΑ	VIN = 40 mVPP VIN = 400 mVPP VIN = 4 VPP
AF32	IrssiLR	RSSI current linearity	-15	—	15	%	Tested at room temperature only

Parameter is characterized but not tested. Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. Required output enable filter high time must account for input path analog delays (= **Тоен** - TDR + TDF). Required output enable filter low time must account for input path analog delays (= **ToeL** + TDR - TDF). t

Note 1: 2:

15.12 SPI Timing: Analog Front-End (AFE) for PIC16F639

AC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)					
		Operatir LC Sign Carrier F	Supply Voltage Operating temperature LC Signal Input Carrier Frequency LCCOM connected to VSS			$2.0V \le VDD \le 3.6V$ -40°C \le TAMB \le +85°C for industrial Sinusoidal 300 mVPP 125 kHz		
Param	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
AF33	FSCLK	SCLK Frequency	—	—	3	MHz		
AF34	Tcssc	CS fall to first SCLK edge setup time	100	—	—	ns		
AF35	Tsu	SDI setup time	30	—	—	ns		
AF36	THD	SDI hold time	50	—	—	ns		
AF37	Тні	SCLK high time	150	—	—	ns		
AF38	Tlo	SCLK low time	150	_	—	ns		
AF39	TDO	SDO setup time	—	—	150	ns		
AF40	Tsccs	SCLK last edge to $\overline{\text{CS}}$ rise setup time	100	—	—	ns		
AF41	Тсѕн	CS high time	500	—	—	ns		
AF42	Tcs1	CS rise to SCLK edge setup time	50	—	_	ns		
AF43	Tcs0	SCLK edge to $\overline{\text{CS}}$ fall setup time	50	—	—	ns	SCLK edge when \overline{CS} is high	
AF44	TSPIR	Rise time of SPI data (SPI Read command)	_	10	_	ns	VDD = 3.0V. Time is measured from 10% to 90% of amplitude	
AF45	TSPIF	Fall time of SPI data (SPI Read command)	—	10	_	ns	VDD = 3.0V. Time is measured from 90% to 10% of amplitude	

* Parameter is characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


The graphs and tables provided in this section are for **design guidance** and are **not tested**.


In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.


"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.























FIGURE 16-5: TYPICAL IDD vs. VDD OVER Fosc (XT MODE)










































FIGURE 16-14: MAXIMUM IPD vs. VDD (SLEEP MODE, ALL PERIPHERALS DISABLED)















FIGURE 16-18: MAXIMUM WDT IPD vs. VDD OVER TEMPERATURE











FIGURE 16-21: CVREF IPD vs. VDD OVER TEMPERATURE (HIGH RANGE)













FIGURE 16-23: Vol vs. IoL OVER TEMPERATURE (VDD = 3.0V)







© 2007 Microchip Technology Inc.











FIGURE 16-26: VOH VS. IOH OVER TEMPERATURE (VDD = 5.0V)















FIGURE 16-31: **COMPARATOR RESPONSE TIME (FALLING EDGE)**










FIGURE 16-34: MAXIMUM HFINTOSC START-UP TIMES vs. VDD OVER TEMPERATURE













FIGURE 16-37: TYPICAL HFINTOSC FREQUENCY CHANGE OVER DEVICE VDD (85°C)







FIGURE 16-38: TYPICAL HFINTOSC FREQUENCY CHANGE vs. VDD (125°C)





17.0 PACKAGING INFORMATION


17.1 Package Marking Information

8-Lead PDIP XXXXXXXX XXXXNNN XXXXXNNN

8-Lead SOIC

	-	XXXXXXXX XXXYYWW
--	---	---------------------

8-Lead DFN (4x4x0.9 mm)




8-Lead DFN-S (6x5 mm)



Example



Example



Example



Example



Legend	: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.				
	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.					

* Standard PIC device marking consists of Microchip part number, year code, week code and traceability code. For PIC device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

17.1 Package Marking Information (Continued)


14-Lead PDIP



14-Lead SOIC



14-Lead TSSOP



16-Lead QFN



20-Lead SSOP




Example



Example




Example



Example



Example




17.2 Package Details

The following sections give the technical details of the packages.

8-Lead Plastic Dual In-Line (P or PA) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	INCHES			
Dimensio	MIN	NOM	MAX	
Number of Pins	8			
Pitch	е	.100 BSC		
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

8-Lead Plastic Small Outline (SN or OA) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimens	MIN	NOM	MAX			
Number of Pins	Ν		8			
Pitch	е		1.27 BSC			
Overall Height	А	-	-	1.75		
Molded Package Thickness	A2	1.25	-	-		
Standoff §	A1	0.10	-	0.25		
Overall Width	E	6.00 BSC				
Molded Package Width	E1	3.90 BSC				
Overall Length	D	4.90 BSC				
Chamfer (optional)	h	0.25 – 0.50				
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.04 REF				
Foot Angle	¢	0°	-	8°		
Lead Thickness	С	0.17	-	0.25		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-057B

8-Lead Plastic Dual Flat, No Lead Package (MD) – 4x4x0.9 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
Din	nension Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.80 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Length	D		4.00 BSC	
Exposed Pad Width	E2	0.00	2.20	2.80
Overall Width	E		4.00 BSC	
Exposed Pad Length	D2	0.00	3.00	3.60
Contact Width	b	0.25	0.30	0.35
Contact Length	L	0.30	0.55	0.65
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-131C

8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	5
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	e		1.27 BSC	
Overall Height	A	0.80	0.85	1.00
Standoff	A1	0.00	0.01	0.05
Contact Thickness	A3		0.20 REF	
Overall Length	D		5.00 BSC	
Overall Width	E		6.00 BSC	
Exposed Pad Length	D2	3.90	4.00	4.10
Exposed Pad Width	E2	2.20	2.30	2.40
Contact Width	b	0.35	0.40	0.48
Contact Length	L	0.50	0.60	0.75
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. Package may have one or more exposed tie bars at ends.
- 3. Package is saw singulated.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-122B

14-Lead Plastic Dual In-Line (P or PD) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dime	nsion Limits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.735	.750	.775
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-005B

14-Lead Plastic Small Outline (SL or OD) – Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		14		
Pitch	е		1.27 BSC		
Overall Height	A	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	E		6.00 BSC		
Molded Package Width	E1		3.90 BSC		
Overall Length	D		8.65 BSC		
Chamfer (optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	¢	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-065B

14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		14	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	Е		6.40 BSC	
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	¢	0°	_	8°
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.19	-	0.30

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087B

16-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		16	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		4.00 BSC	
Exposed Pad Width	E2	2.50	2.65	2.80
Overall Length	D		4.00 BSC	
Exposed Pad Length	D2	2.50	2.65	2.80
Contact Width	b	0.25	0.30	0.35
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	_

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-127B

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimensi	on Limits	MIN	NOM	MAX
Number of Pins	Ν		20	
Pitch	е		0.65 BSC	
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	E	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	с	0.09	_	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	_	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	ication (optional):	
Wou	ld you like a reply? <u>Y</u>	
Devi	ce: PIC12F635/PIC16F636/639	Literature Number: DS41232D
Ques	stions:	
1. V	What are the best features of this do	cument?
_		
_		
2. H	How does this document meet your h	nardware and software development needs?
_		
_		
3. E	Do you find the organization of this d	locument easy to follow? If not, why?
_		
_		
4. V	What additions to the document do y	ou think would enhance the structure and subject?
-		
-		
5. V	What deletions from the document co	ould be made without affecting the overall usefulness?
-		
6. I	s there any incorrect or misleading in	nformation (what and where)?
_		
- 7 I	low would you improve this desume	nt?
1. Г	How would you improve this docume	ant :
_		
_		

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A

This is a new data sheet.

Revision B

Added PIC16F639 to the data sheet.

Revision C (12/2006)

Added Characterization data; Updated Package Drawings; Added Comparator Voltage Reference section.

Revision D (03/2007)

Replaced Package Drawings (Rev. AM); Replaced Development Support Section. Updated Product ID System.

NOTES:

INDEX

Α
Absolute Maximum Ratings163
AC Characteristics
Analog Front-End (AFE) for PIC16F639187
Industrial and Extended179
Load Conditions 178
AGC Settling
Analog Front-End
Configuration Registers
Summary Table
Analog Front-End (AFE)
A/D Data Conversion of RSSI Signal
AFE Status Register Bit Condition
AGC Preserve
Battery Back-up and Batteryless Operation
Block Diagrams
Bidirectional PKE System Application Example 102
Functional
LC Input Path101
Output Enable Filter Timing
Output Enable Filter Timing (Detailed)
Carrier Clock Detector
Carrier Clock Output
Examples
Command Decoder/Controller
Configuration Registers122
Data Slicer
Demodulator
De-Q'ing of Antenna Circuit110
Error Detection109
Factory Calibration110
Fixed Gain Amplifiers98
Input Sensitivity Control 105
LF Field Powering/Battery Back-up
Examples
LFDATA Output Selection
Case I
Case II
Low Current Modes Operating
Sleep
Modulation Circuit
Modulation Depth
Examples
Output Enable Filter
Configurable Smart
Output Enable Filter Timing (Table)
Power-on Reset
RF Limiter97
RSSI
Output Path Diagram116
Power-up Sequence Diagram118
SPI Read Sequence Diagram120
SPI Write Sequence Diagram 119
RSSI Output Current vs. Input Signal Level
Example
Sensitivity Control
Soft Reset
SPI Interface Timing Diagram
Timers
Alarm99

Auto Channel Selection	
Inactivity	
Period	99
Preamble Counters	
Pulse Width	99
RC Oscillator	
Tuning Capacitor	
Variable Attenuator	97
Analog Input Connection Considerations	73
Assembler	
MPASM Assembler	160

В

Block Diagrams	
Analog Input Model	73
Clock Source	35
Comparator	71
Comparator C1	
Comparator C2	
Comparator Modes	75
Crystal Operation	38
External RC Mode	39
Fail-Safe Clock Monitor (FSCM)	45
Functional (AFE)	100
In-Circuit Serial Programming Connection	147
Interrupt Logic	140
On-Chip Reset Circuit	131
PIC12F635 Device	9
PIC16F636 Device	10
PIC16F639 Device	11
RA0 Pin	52
RA1 Pin	53
RA2 Pin	53
RA3 Pin	54
RA4 Pin	55
RA5 Pin	55
RC0 and RC1 Pins	58
RC2, RC3 and RC5 Pins	58
RC4 Pin	
Recommended MCLR Circuit	
Resonator Operation	38
Timer1	
TMR0/WDT Prescaler	61
Watchdog Timer (WDT)	143
Brown-out Reset (BOR)	134
Associated	135
Specifications	
Timing and Characteristics	87, 182

С

C Compilers	
MPLAB C18	
MPLAB C30	
Clock Sources	
External Modes	
EC	37
HS	
LP	
OST	37
RC	
XT	
Internal Modes	39
Frequency Selection	41
HFINTOSC	39

INTOSC
INTOSCIO
LFINTOSC
Clock Switching
CMCON0 Register
CMCON1 Register
Code Examples
Assigning Prescaler to Timer062
Assigning Prescaler to WDT62
Data EEPROM Read93
Data EEPROM Write93
Indirect Addressing32
Initializing PORTA47
Initializing PORTC57
Saving Status and W Registers in RAM142
Ultra Low-Power Wake-up Initialization51
Write Verify93
Code Protection146
Comparator71
Associated registers85
C2OUT as T1 Gate81
Configurations74
I/O Operating Modes74
Interrupts77
Operation71, 76
Operation During Sleep79
Response Time77
Synchronizing CxOUT w/Timer181
Comparator Voltage Reference (CVREF)
Response Time
Specifications
Comparator Voltage Reference (CVREF)
Effects of a Reset
Specifications
Comparators
C2OUT as T1 Gate
Effects of a Reset
Specifications
CONFIG Register
Configuration Bits
CPU Features
Customer Change Notification Service
Customer Support

D

Data EEPROM Memory
Associated Registers94
Code Protection
Protection Against Spurious Write94
Using
Data Memory17
DC and AC Characteristics
Graphs and Tables191
DC Characteristics
Extended (PIC12F635/PIC16F636)169
Industrial (PIC12F635/PIC16F636)167
Industrial (PIC16F639)174
Industrial/Extended (PIC12F635/PIC16F636) 166, 171
Industrial/Extended (PIC16F639)173, 175
Development Support159
Device Overview9
E

EEADR Register	. 91
EECON1 (EEPROM Control 1) Register	. 92

EECON1 Register	92
EECON2 (EEPROM Control 2) Register	
EEDAT Register	91
EEPROM Data Memory	
Reading	93
Write Verify	
Writing	
Electrical Specifications	163
Errata	7

F

-	
Fail-Safe Clock Monitor	45
Fail-Safe Condition Clearing	45
Fail-Safe Detection	45
Fail-Safe Operation	45
Reset or Wake-up from Sleep	45
Firmware Instructions	149
Fuses. See Configuration Bits	

G

General Purpose Register (GPR)	File 18
--------------------------------	---------

L

ID Locations	146
In-Circuit Debugger	147
In-Circuit Serial Programming (ICSP)	147
Indirect Addressing, INDF and FSR Registers	. 32
Instruction Format	
Instruction Set	149
ADDLW	151
ADDWF	151
ANDLW	151
ANDWF	151
BCF	151
BSF	151
BTFSC	151
BTFSS	-
CALL	
CLRF	
CLRW	-
CLRWDT	-
COMF	
DECF	
DECFSZ	
GOTO	
INCF	
INCFSZ	
IORLW	
IORWF	
MOVF	
MOVLW	
MOVWF	-
NOP	-
RETFIE	-
RETLW	
RETURN	
RLF	
RRF	
SLEEP	
SUBLW	
SUBWF	
SUBWF	
XORLW	
XORLW	-
-	-
Summary Table	
INTCON Register	28

Internal Oscillator Block	
INTOSC	
Specifications	180, 181
Internet Address	223
Interrupts	
Associated Registers	
Comparator	77
Context Saving	142
Data EEPROM Memory Write	
Interrupt-on-Change	
PORTA Interrupt-on-change	
RA2/INT	
Timer0	140
TMR1	67
INTOSC Specifications	180, 181
IOCA Register	

Κ

KEELOQ	

L

Load Conditions	78
-----------------	----

Μ

MCLR	
Memory Organization1	7
Data 1	
Data EEPROM Memory9) 1
Program1	7
Microchip Internet Web Site 22	23
MPLAB ASM30 Assembler, Linker, Librarian 16	30
MPLAB ICD 2 In-Circuit Debugger 16	51
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator16	51
MPLAB Integrated Development Environment Software 15	;9
MPLAB PM3 Device Programmer16	51
MPLAB REAL ICE In-Circuit Emulator System	51
MPLINK Object Linker/MPLIB Object Librarian	30

0

OPCODE Field Descriptions OPTION Register OPTION_REG Register OSCCON Register	27 63
Oscillator	
Associated registers	46, 69
Oscillator Module	
EC	
HFINTOSC	35
HS	35
INTOSC	
INTOSCIO	
LFINTOSC	
LP	
RC	35
RCIO	35
XT	35
Oscillator Parameters	180
Oscillator Specifications	179
Oscillator Start-up Timer (OST)	
Specifications	183
Oscillator Switching	
Fail-Safe Clock Monitor	45
Two-Speed Clock Start-up	43
OSCTUNE Register	

Ρ

Packaging
Details
Marking
PCL and PCLATH
Stack
PCON Register
PICSTART Plus Development Programmer
PIE1 Register
Pin Diagrams
Pinout Descriptions
PIC12F635
PIC16F636
PIC16F639
PIR1 Register
PLVD
Associated Registers
PORTA
Additional Pin Functions
Interrupt-on-Change 50
Ultra Low-Power Wake-up
Weak Pull-down
Weak Pull-up
Associated Registers
Pin Descriptions and Diagrams
RA0/C1IN+/ICSPDAT/ULPWU Pin
RA1/C1IN-/Vref/ICSPCLK Pin
RA2/T0CKI/INT/C1OUT Pin
RA3/MCLR/VPP PIN
RA4/T1G/OSC2/CLKOUT Pin
RA4/110/0302/02/02/01 Pin
Specifications
PORTA Register
PORTC
Associated Registers
RC0/C2IN+ Pin
RC0/C2IN+ PIN
RC2 Pin
KUS PID
RC4/C2OUT Pin 59
RC4/C2OUT Pin
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181 PORTC Register 57
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181 PORTC Register 57 Power Control (PCON) Register 135
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181 PORTC Register 57 Power Control (PCON) Register 135 Power-Down Mode (Sleep) 145
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181 PORTC Register 57 Power Control (PCON) Register 135 Power-Down Mode (Sleep) 145 Power-on Reset 132
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181 PORTC Register 57 Power Control (PCON) Register 135 Power-Down Mode (Sleep) 145 Power-on Reset 132 Power-up Timer (PWRT) 132
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181 PORTC Register 57 Power Control (PCON) Register 135 Power-Down Mode (Sleep) 145 Power-on Reset 132 Power-up Timer (PWRT) 132 Specifications 183
RC4/C2OUT Pin59RC5 Pin58Specifications181PORTC Register57Power Control (PCON) Register135Power-Down Mode (Sleep)145Power-on Reset132Power-up Timer (PWRT)132Specifications183Precision Internal Oscillator Parameters181
RC4/C2OUT Pin59RC5 Pin58Specifications181PORTC Register57Power Control (PCON) Register135Power-Down Mode (Sleep)145Power-on Reset132Power-up Timer (PWRT)132Specifications183Precision Internal Oscillator Parameters181Prescaler181
RC4/C2OUT Pin59RC5 Pin58Specifications181PORTC Register57Power Control (PCON) Register135Power-Down Mode (Sleep)145Power-on Reset132Power-up Timer (PWRT)132Specifications183Precision Internal Oscillator Parameters181Prescaler62
RC4/C2OUT Pin59RC5 Pin58Specifications181PORTC Register57Power Control (PCON) Register135Power-Down Mode (Sleep)145Power-on Reset132Power-up Timer (PWRT)132Specifications183Precision Internal Oscillator Parameters181Prescaler62Switching Prescaler Assignment62
RC4/C2OUT Pin59RC5 Pin58Specifications181PORTC Register57Power Control (PCON) Register135Power-Down Mode (Sleep)145Power-on Reset132Power-up Timer (PWRT)132Specifications183Precision Internal Oscillator Parameters181Prescaler62Shared WDT/Timer062Switching Prescaler Assignment62Product Identification231
RC4/C2OUT Pin59RC5 Pin58Specifications181PORTC Register57Power Control (PCON) Register135Power-Down Mode (Sleep)145Power-on Reset132Power-up Timer (PWRT)132Specifications183Precision Internal Oscillator Parameters181Prescaler62Switching Prescaler Assignment62Product Identification231Program Memory17
RC4/C2OUT Pin59RC5 Pin58Specifications181PORTC Register57Power Control (PCON) Register135Power-Down Mode (Sleep)145Power-on Reset132Power-up Timer (PWRT)132Specifications183Precision Internal Oscillator Parameters181Prescaler62Shared WDT/Timer062Switching Prescaler Assignment62Product Identification231Program Memory17Program Memory Map and Stack
RC4/C2OUT Pin59RC5 Pin58Specifications181PORTC Register57Power Control (PCON) Register135Power-Down Mode (Sleep)145Power-on Reset132Power-up Timer (PWRT)132Specifications183Precision Internal Oscillator Parameters181Prescaler62Switching Prescaler Assignment62Product Identification231Program Memory17Program Memory Map and Stack17
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181 PORTC Register 57 Power Control (PCON) Register 135 Power-Down Mode (Sleep) 145 Power-on Reset 132 Power-up Timer (PWRT) 132 Specifications 183 Precision Internal Oscillator Parameters 181 Prescaler 58 Switching Prescaler Assignment 62 Switching Prescaler Assignment 62 Product Identification 231 Program Memory 17 Program Memory Map and Stack 17 PIC12F635 17 PIC16F636/639 17
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181 PORTC Register 57 Power Control (PCON) Register 135 Power-Down Mode (Sleep) 145 Power-on Reset 132 Power-up Timer (PWRT) 132 Specifications 183 Precision Internal Oscillator Parameters 181 Prescaler 62 Switching Prescaler Assignment 62 Product Identification 231 Program Memory 17 Program Memory Map and Stack 17 PIC12F635 17 PIC16F636/639 17 Programmable Low-Voltage Detect (PLVD) Module 87
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181 PORTC Register 57 Power Control (PCON) Register 135 Power-Down Mode (Sleep) 145 Power-on Reset 132 Power-up Timer (PWRT) 132 Specifications 183 Precision Internal Oscillator Parameters 181 Prescaler 58 Switching Prescaler Assignment 62 Switching Prescaler Assignment 62 Product Identification 231 Program Memory 17 Program Memory Map and Stack 17 PIC12F635 17 PIC16F636/639 17
RC4/C2OUT Pin59RC5 Pin58Specifications181PORTC Register57Power Control (PCON) Register135Power-Down Mode (Sleep)145Power-on Reset132Power-up Timer (PWRT)132Specifications183Precision Internal Oscillator Parameters181Prescaler62Switching Prescaler Assignment62Switching Prescaler Assignment62Product Identification231Program Memory17Program Memory Map and Stack17PIC12F63517PIC16F636/63917Programmable Low-Voltage Detect (PLVD) Module87Programming, Device Instructions149
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181 PORTC Register 57 Power Control (PCON) Register 135 Power-Down Mode (Sleep) 145 Power-on Reset 132 Power-up Timer (PWRT) 132 Specifications 183 Precision Internal Oscillator Parameters 181 Prescaler 181 Shared WDT/Timer0 62 Switching Prescaler Assignment 62 Product Identification 231 Program Memory 17 Program Memory Map and Stack 17 PIC12F635 17 PIC16F636/639 17 Programmable Low-Voltage Detect (PLVD) Module 87 Programming, Device Instructions 149 R R
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181 PORTC Register 57 Power Control (PCON) Register 135 Power-Down Mode (Sleep) 145 Power-on Reset 132 Power-up Timer (PWRT) 132 Specifications 183 Precision Internal Oscillator Parameters 181 Prescaler 181 Shared WDT/Timer0 62 Switching Prescaler Assignment 62 Product Identification 231 Program Memory 17 Program Memory Map and Stack 17 PIC12F635 17 PIC16F636/639 17 Programmable Low-Voltage Detect (PLVD) Module 87 Programming, Device Instructions 149 R Reader Response 224
RC4/C2OUT Pin 59 RC5 Pin 58 Specifications 181 PORTC Register 57 Power Control (PCON) Register 135 Power-Down Mode (Sleep) 145 Power-on Reset 132 Power-up Timer (PWRT) 132 Specifications 183 Precision Internal Oscillator Parameters 181 Prescaler 181 Shared WDT/Timer0 62 Switching Prescaler Assignment 62 Product Identification 231 Program Memory 17 Program Memory Map and Stack 17 PIC12F635 17 PIC16F636/639 17 Programmable Low-Voltage Detect (PLVD) Module 87 Programming, Device Instructions 149 R R

S

Software Simulator (MPLAB SIM)	
Special Function Registers (SFR)	
Maps	
PIC12F635	19
PIC16F636/639	20
Summary	
PIC12F635, Bank 0	21
PIC12F635, Bank 1	22
PIC12F635/PIC16F636/639, Bank 2	25
PIC16F636/639, Bank 0	23
PIC16F636/639, Bank 1	
SPI Timing	
Analog Front-End (AFE) for PIC16F639	
STATUS Register	26
т	
T1CON Register	68
Thermal Considerations	
Time-out Sequence	

Thermal Considerations	177
Time-out Sequence	
Timer0	61
Associated Registers	63
External Clock	62
Interrupt	63
Operation	61, 64
Specifications	

T0CKI	62
Timer1	64
Associated registers	69
Asynchronous Counter Mode	
Reading and Writing	66
Interrupt	67
Modes of Operation	64
Operation During Sleep	67
Oscillator	
Prescaler	
Specifications	184
Timer1 Gate	
Inverting Gate	66
Selecting Source	
Synchronizing CxOUT w/Timer1	
TMR1H Register	
TMR1L Register	64
Timers	
Timer1	
T1CON	68
Timing Diagrams	
Brown-out Reset (BOR)	
Brown-out Reset Situations	
CLKOUT and I/O	
Clock Timing	
Comparator Output	
Fail-Safe Clock Monitor (FSCM)	
INT Pin Interrupt	
Internal Oscillator Switch Timing	
Reset, WDT, OST and Power-up Timer	182
Time-out Sequence on Power-up (Delayed MCL	R).136
Time-out Sequence on Power-up (MCLR with V	
Timer0 and Timer1 External Clock	
Timer1 Incrementing Edge	
Two Speed Start-up	
Wake-up from Sleep through Interrupt	
Timing Parameter Symbology	
TRISA	
TRISA Register	
TRISC Register	
Two-Speed Clock Start-up Mode	43
11	

U

Ultra Low-Power Wake-up	12	11	17	51
Ultra Low-Power wake-up	13,	14,	47,	эι

۷

Voltage Reference. See Comparator Voltage
Reference (CVREF)
Voltage References
Associated registers 85

W

Wake-up from Sleep	
Wake-up Reset (WUR)	132
Wake-up using Interrupts	145
Watchdog Timer (WDT)	143
Associated Registers	
Control	
Oscillator	
Specifications	
WDA Register	49
WDTCON Register	144
WPUDA Register	49
WWW Address	223
WWW, On-Line Support	7

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X /XX XXX Temperature Package Pattern Range	 Examples: a) PIC12F635-E/P 301 = Extended Temp., PDIP package, 20 MHz, QTP pattern #301 b) PIC12F635-I/S = Industrial Temp., SOIC package, 20 MHz
Device:	PIC12F635 ^(1, 2) , PIC16F636 ^(1, 2) , PIC16F639 ^(1, 2) VDD range 2.0V to 5.5V	<u>-</u>
Temperature Range:	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package:	$\begin{array}{llllllllllllllllllllllllllllllllllll$	Note 1: F = Standard Voltage Range 2: T = in tape and reel PLCC.
Pattern:	3-Digit Pattern Code for QTP (blank otherwise)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Fuzhou Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Gumi Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-572-9526 Fax: 886-3-572-6459

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

12/08/06

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

CY8C20524-12PVXIT MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F478KPMC2-G-SNE2 MB95F564KPF-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F818KPMC1-G-SNE2 901015X CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 LC87F0G08AUJA-AH CP8361BT CG8421AF MB95F202KPF-G-SNE2 DF36014FPV 5962-8768407MUA MB95F318EPMC-G-SNE2 MB94F601APMC1-GSE1 MB95F656EPF-G-SNE2 LC78615E-01US-H LC87F5WC8AVU-QIP-H MB95F108AJSPMC-G-JNE1 73S1210F-68M/F/PJ MB89F538-101PMC-GE1 LC87F7DC8AVU-QIP-H MB95F876KPMC-G-SNE2 MB88386PMC-GS-BNDE1 LC87FBK08AU-SSOP-H LC87F2C64AU-QFP-H MB95F636KNWQN-G-118-SNE1 MB95F136NBSTPFV-GS-N2E1 LC87F5NC8AVU-QIP-E LC87F76C8AU-TQFP-E LC87F2G08AU-SSOP-E CP8085AT MB95F564KPF-G-UNE2 MC9S08PA4VWJ MC9S08QG8CDTE MC9S08SH4CWJR