

PIC16C64X & PIC16C66X

8-Bit EPROM Microcontrollers with Analog Comparators

Devices included in this data sheet:

- PIC16C641
- PIC16C642
- PIC16C661
- PIC16C662

High Performance RISC CPU:

- · Only 35 instructions to learn
- All single-cycle instructions (200 ns), except for program branches which are two-cycle
- Operating speed:
 - DC 20 MHz clock input
 - DC 200 ns instruction cycle

| Device | Program Memory x14 | Data Memory x8 | | |
|-----------|-----------------------|-------------------|--|--|
| PIC16C641 | 2K | 128 | | |
| PIC16C642 | 4K | 176 | | |
| PIC16C661 | 2K | 128 | | |
| PIC16C662 | 4K | 176 | | |

- · Interrupt capability
- 8-level deep hardware stack
- · Direct, Indirect and Relative addressing modes


Peripheral Features:


- Up to 33 I/O pins with individual direction control
- · High current sink/source for direct LED drive
- Analog comparator module with:
 - Two analog comparators
 - Programmable on-chip voltage reference (VREF) module
 - Programmable input multiplexing from device inputs and internal voltage reference
 - Comparator outputs can be output signals
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler

Special Microcontroller Features:

- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code protection
- · Power saving SLEEP mode
- · Selectable oscillator options
- Serial in-circuit programming (via two pins)

Pin Diagrams





- Four user programmable ID locations
- Program Memory Parity Error checking circuitry with Parity Error Reset (PER)
- CMOS Technology:
- Low-power, high-speed CMOS EPROM technology
- Fully static design
- Wide operating voltage range: 3.0V to 6.0V
- Commercial, Industrial and Automotive temperature ranges
- Low power consumption
 - < 2.0 mA @ 5.0V, 4.0 MHz
 - 15 μA typical @ 3.0V, 32 kHz
 - < 1.0 μA typical standby current @ 3.0V

© 1996 Microchip Technology Inc.

Preliminary

PIC16C64X & PIC16C66X

Pin Diagrams (Cont.'d)




Table of Contents

| 1.0 | General Description | 5 |
|-------------|--|------|
| | PIC16C64X & PIC16C66X Device Varieties | |
| | Architectural Overview | |
| 4.0 | Memory Organization | .17 |
| 5.0 | I/O Ports | .29 |
| 6.0 | Timer0 Module | . 41 |
| 7.0 | Comparator Module | . 47 |
| 8.0 | Voltage Reference Module | .53 |
| 9.0 | Special Features of the CPU | . 55 |
| 10.0 | Instruction Set Summary | .73 |
| 11.0 | Development Support | . 87 |
| 12.0 | Electrical Specifications | . 91 |
| 13.0 | Device Characterization Information | 03 |
| 14.0 | Packaging Information 1 | 105 |
| Appendix | KA: Enhancements1 | 15 |
| Appendix | KB: Compatibility1 | 115 |
| Appendix | x C: What's New 1 | 16 |
| Appendix | x D: What's Changed1 | 16 |
| Appendix | x E: PIC16/17 Microcontrollers 1 | 117 |
| Pin Com | patibility1 | 125 |
| Index | | 127 |
| List of Ex | xamples | 129 |
| List of Fig | gures | 129 |
| List of Ta | ables1 | 30 |
| On-Line | Support | 31 |
| | Response | |
| PIC16C6 | 34X & PIC16C66X Product Identification System1 | 135 |

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

NOTES:

1.0 GENERAL DESCRIPTION

PIC16C64X & PIC16C66X devices are 28-pin and 40-pin EPROM-based members of the versatile PIC16CXXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC16CXXX family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single-cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CXXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in its class.

The PIC16C641 has 128 bytes of RAM and the PIC16C642 has 176 bytes of RAM. Both devices have 22 I/O pins, and an 8-bit timer/counter with an 8-bit programmable prescaler. In addition, they have two analog comparators with a programmable on-chip voltage reference module. Program Memory has internal parity error detection circuitry with a Parity Error Reset. The comparator module is ideally suited for applications requiring a low-cost analog interface (e.g., battery chargers, threshold detectors, white goods controllers, etc.).

The PIC16C661 has 128 bytes of RAM and the PIC16C662 has 176 bytes of RAM. Both devices have 33 I/O pins, and an 8-bit timer/counter with an 8-bit programmable prescaler. They also have an 8-bit Parallel Slave Port. In addition, the devices have two analog comparators with a programmable on-chip voltage reference module. Program Memory has internal parity error detection circuitry with a Parity Error Reset. The comparator module is ideally suited for applications requiring a low-cost analog interface (e.g., battery threshold detectors, chargers. white goods controllers, etc.).

PIC16CXXX devices have special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers power saving. The user can wake-up the chip from SLEEP through several external and internal interrupts and resets. A highly reliable Watchdog Timer (WDT) with its own on-chip RC oscillator provides protection against software lock-up.

A UV-erasable CERDIP-packaged version is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

The PIC16CXXX series fit perfectly in applications ranging from battery chargers to low-power remote sensors. The EPROM technology makes customization of application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, high-performance, ease of use, and I/O flexibility make the PIC16C64X & PIC16C66X very versatile.

1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for PIC16C5X can be easily ported to the PIC16C64X & PIC16C66X (Appendix B).


1.2 Development Support

PIC16C64X & PIC16C66X devices are supported by the complete line of Microchip Development tools, including:

- MPLAB Integrated Development Environment including MPLAB-Simulator.
- MPASM Universal Assembler and MPLAB-C Universal C compiler.
- PRO MATE II and PICSTART Plus device programmers.
- PICMASTER In-circuit Emulator System
- *fuzzy*TECH-MP Fuzzy Logic Development Tools
- DriveWay Visual Programming Tool

Please refer to Section 11.0 for more details about these and other Microchip development tools.

TABLE 1-1: PIC16C64X & PIC16C66X DEVICE FEATURES



2.0 PIC16C64X & PIC16C66X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements the proper device option can be selected using the information in the Product Identification System page at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART[®] Plus and PRO MATE[®] II programmers both support programming of the PIC16C64X & PIC16C66X.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers who need flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround-</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C64X & PIC16C66X devices can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C64X & PIC16C66X use a Harvard architecture in which program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than an 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz) except for program branches, which require two cycles.

The PIC16C641 and PIC16C661 both address $2K \times 14$ on-chip program memory while the PIC16C642 and PIC16C662 address $4K \times 14$. All program memory is internal.


PIC16C64X & PIC16C66X devices can directly or indirectly address their register files or data memory. All special function registers including the program counter are mapped in the data memory. These devices have an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C64X & PIC16C66X simple yet efficient. In addition, the learning curve is reduced significantly. PIC16C64X & PIC16C66X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.


The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.


The W register is an 8-bit working register used for ALU operations. It is not an addressable register.


Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

FIGURE 3-1: PIC16C641/642 BLOCK DIAGRAM









| Name | Pin # | I/O/P Type | Buffer Type | Description |
|--------------|--------|---------------|-----------------------|--|
| OSC1/CLKIN | 9 | I | ST/CMOS | Oscillator crystal input or external clock source input. |
| OSC2/CLKOUT | 10 | 0 | _ | Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate. |
| MCLR/Vpp | 1 | I/P | ST | Master clear (reset) input or programming voltage input. This pin is an active low reset to the device. |
| | | | | PORTA is a bi-directional I/O port. |
| RA0/AN0 | 2 | I/O | ST | Analog comparator input. |
| RA1/AN1 | 3 | I/O | ST | Analog comparator input. |
| RA2/AN2/VREF | 4 | I/O | ST | Analog comparator input or VREF output. |
| RA3/AN3 | 5 | I/O | ST | Analog comparator input or comparator output. |
| RA4/T0CKI | 6 | I/O | ST | Can be selected to be the clock input to the Timer0 timer/counter or a comparator output. Output is open drain type. |
| RA5 | 7 | I/O | ST | |
| | | | | PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-ups on all inputs. |
| RB0/INT | 21 | I/O | TTL/ST(1) | RB0 can also be selected as an external interrupt pin. |
| RB1 | 22 | I/O | TTL | |
| RB2 | 23 | I/O | TTL | |
| RB3 | 24 | I/O | TTL | |
| RB4 | 25 | I/O | TTL | Interrupt on change pin. |
| RB5 | 26 | I/O | TTL | Interrupt on change pin. |
| RB6 | 27 | I/O | TTL/ST(2) | Interrupt on change pin. Serial programming clock. |
| RB7 | 28 | I/O | TTL/ST ⁽²⁾ | Interrupt on change pin. Serial programming data. |
| | | | | PORTC is a bi-directional I/O port. |
| RC0 | 11 | I/O | ST | |
| RC1 | 12 | I/O | ST | |
| RC2 | 13 | I/O | ST | |
| RC3 | 14 | I/O | ST | |
| RC4 | 15 | I/O | ST | |
| RC5 | 16 | I/O | ST | |
| RC6 | 17 | I/O | ST | |
| RC7 | 18 | I/O | ST | |
| Vss | 8,19 | Р | _ | Ground reference for logic and I/O pins. |
| Vdd | 20 | Р | _ | Positive supply for logic and I/O pins. |
| Legend: | | output | | = input/output P = power |
| | I = in | put | | not used ST = Schmitt Trigger input |

TABLE 3-1:PIC16C641/642 PINOUT DESCRIPTION

TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

| TABLE 3-2: PIC16C661/662 PINOUT DESCRIPTION | | | | | | |
|---|--------------|--------------|---------------|---------------|-----------------------|---|
| Name | DIP Pin # | QFP Pin # | PLCC Pin # | l/O/P Type | Buffer Type | Description |
| OSC1/CLKIN | 13 | 30 | 14 | I | ST/CMOS | Oscillator crystal input or external clock source input. |
| OSC2/CLKOUT | 14 | 31 | 15 | 0 | | Oscillator crystal output. Connects to crystal or reso- nator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate. |
| MCLR/Vpp | 1 | 18 | 2 | I/P | ST | Master clear (reset) input or programming voltage input. This pin is an active low reset to the device. |
| | | | | | | PORTA is a bi-directional I/O port. |
| RA0/AN0 | 2 | 19 | 3 | I/O | ST | Analog comparator input. |
| RA1/AN1 | 3 | 20 | 4 | I/O | ST | Analog comparator input. |
| RA2/AN2/VREF | 4 | 21 | 5 | I/O | ST | Analog comparator input or VREF output. |
| RA3/AN3 | 5 | 22 | 6 | I/O | ST | Analog comparator input or comparator output. |
| RA4/T0CKI | 6 | 23 | 7 | I/O | ST | Can be selected to be the clock input to the Timer0 timer/counter or a comparator output. Output is open drain type. |
| RA5 | 7 | 24 | 8 | I/O | ST | |
| | | | | | | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. |
| RB0/INT | 33 | 8 | 36 | I/O | TTL/ST ⁽¹⁾ | RB0 can also be selected as an external interrupt pin. |
| RB1 | 34 | 9 | 37 | I/O | TTL | |
| RB2 | 35 | 10 | 38 | I/O | TTL | |
| RB3 | 36 | 11 | 39 | I/O | TTL | |
| RB4 | 37 | 14 | 41 | I/O | TTL | Interrupt on change pin. |
| RB5 | 38 | 15 | 42 | I/O | TTL | Interrupt on change pin. |
| RB6 | 39 | 16 | 43 | I/O | TTL/ST ⁽²⁾ | Interrupt on change pin. Serial programming clock. |
| RB7 | 40 | 17 | 44 | I/O | TTL/ST ⁽²⁾ | Interrupt on change pin. Serial programming data. |
| | | | | | | PORTC is a bi-directional I/O port. |
| RC0 | 15 | 32 | 16 | I/O | ST | |
| RC1 | 16 | 35 | 18 | I/O | ST | |
| RC2 | 17 | 36 | 19 | I/O | ST | |
| RC3 | 18 | 37 | 20 | I/O | ST | |
| RC4 | 23 | 42 | 25 | I/O | ST | |
| RC5 | 24 | 43 | 26 | I/O | ST | |
| RC6 | 25 | 44 | 27 | I/O | ST | |
| RC7 | 26 | 1 | 29 | I/O | ST | |

TABLE 3-2: PIC16C661/662 PINOUT DESCRIPTION

I = input - = not used ST = Schmitt Trigger input TTL = TTL input

I/O = input/output

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured as a general purpose I/O and a TTL input when used in the Parallel Slave Port Mode (for interfacing to a microprocessor port).

P = power

Legend:

O = output

PIC16C64X & PIC16C66X

| Name | DIP Pin # | QFP Pin # | PLCC Pin # | l/O/P Type | Buffer Type | Description |
|----------|-----------------|-----------------|---------------|----------------------|-----------------------|--|
| | | | | | | PORTD can be a bi-directional I/O port or parallel slave port for interfacing to a microprocessor bus. |
| RD0/PSP0 | 19 | 38 | 21 | I/O | ST/TTL ⁽³⁾ | |
| RD1/PSP1 | 20 | 39 | 22 | I/O | ST/TTL ⁽³⁾ | |
| RD2/PSP2 | 21 | 40 | 23 | I/O | ST/TTL ⁽³⁾ | |
| RD3/PSP3 | 22 | 41 | 24 | I/O | ST/TTL ⁽³⁾ | |
| RD4/PSP4 | 27 | 2 | 30 | I/O | ST/TTL ⁽³⁾ | |
| RD5/PSP5 | 28 | 3 | 31 | I/O | ST/TTL ⁽³⁾ | |
| RD6/PSP6 | 29 | 4 | 32 | I/O | ST/TTL ⁽³⁾ | |
| RD7/PSP7 | 30 | 5 | 33 | I/O | ST/TTL ⁽³⁾ | |
| | | | | | | PORTE is a bi-directional I/O port. |
| RE0/RD | 8 | 25 | 9 | I/O | ST/TTL ⁽³⁾ | RE0/RD read control for parallel slave port. |
| RE1/WR | 9 | 26 | 10 | I/O | ST/TTL ⁽³⁾ | RE1/WR write control for parallel slave port. |
| RE2/CS | 10 | 27 | 11 | I/O | ST/TTL ⁽³⁾ | RE2/CS select control for parallel slave port. |
| Vss | 12,31 | 6,29 | 13,34 | Р | | Ground reference for logic and I/O pins. |
| Vdd | 11,32 | 7,28 | 12,35 | Р | | Positive supply for logic and I/O pins. |
| NC | — | 12,13, 33,34 | 1,17 28,40 | _ | — | Not Connected. |
| Legend: | 0 = 0 l = in | output | | I/O = inp — = not | ut/output used | P = power ST = Schmitt Trigger input |

ST = Schmitt Trigger input

TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured as a general purpose I/O and a TTL input when used in the Parallel Slave Port Mode (for interfacing to a microprocessor port).

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3, and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-3.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3, and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



NOTES:

PIC16C642/662 PROGRAM


FIGURE 4-2:

4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization

The PIC16C64X & PIC16C66X have a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16C641 and PIC16C661 only the first 2K x 14 (0000h - 07FFh) is physically implemented. For the PIC16C642 and PIC16C662 only the first 4K x 14 (0000h - 0FFh) is physically implemented. Accessing a location above the 2K or 4K boundary will cause a wrap-around. The reset vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1 and Figure 4-2). See Section 4.4 for Program Memory paging.

FIGURE 4-1: PIC16C641/661 PROGRAM MEMORY MAP AND STACK



MEMORY MAP AND STACK PC<12:0> CALL, RETURN 13 RETFIE, RETLW Stack Level 1 Stack Level 2 Stack Level 8 **Reset Vector** 0000h Memory Space Interrupt Vector 0004h 0005h On-chip Program Memory User Page0 07FFh 0800h **On-chip Program** Memory Page1 0FFFh 1000h 1FFFh TEST 2000h Configuration Word 2007h TEST 3FFFh

© 1996 Microchip Technology Inc.

4.2 Data Memory Organization

The data memory (Figure 4-4) is partitioned into two banks which contain the general purpose registers and the special function registers. Bank 0 is selected when bit RP0 (STATUS<5>) is cleared. Bank 1 is selected when the RP0 bit is set. The Special Function Registers are located in the first 32 locations of each Bank. Register locations A0h-EFh (Bank 1) are general purpose registers implemented as static RAM. Some special function registers are mapped in Bank 1.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 176×8 for the PIC16C642/662, and 128 x8 for the PIC16C641/661. Each is accessed either directly, or indirectly through the File Select Register FSR (Section 4.5).

FIGURE 4-3: PIC16C641/661 DATA MEMORY MAP

| | MEMORY | | |
|------------------|--|----------------------|-----------------|
| File Address | 5 | | File Address |
| 00h | INDF ⁽¹⁾ | INDF ⁽¹⁾ | 80h |
| 01h | TMR0 | OPTION | 81h |
| 02h | PCL | PCL | |
| 03h | STATUS | STATUS | |
| 04h | FSR | FSR | |
| 05h | PORTA | TRISA | 85h |
| 06h | PORTB | TRISB | 86h |
| 07h | PORTC | TRISC | 87h |
| 08h | PORTD ⁽²⁾ | TRISD ⁽²⁾ | 88h |
| 09h | PORTE ⁽²⁾ | TRISE ⁽²⁾ | 89h |
| 0Ah | PCLATH | PCLATH | 8Ah |
| 0Bh | INTCON | INTCON | 8Bh |
| 0Ch | PIR1 | PIE1 | 8Ch |
| 0Dh | | | 8Dh |
| 0Eh | | PCON | 8Eh |
| 0Fh | | | 8Fh |
| 10h | | | 90h |
| 11h | | | 91h |
| 12h | | | 92h |
| 13h | | | 93h |
| 14h | | | 94h |
| 15h | | | 95h |
| 16h | | | 96h |
| 17h | | | 97h |
| 18h | | | 98h |
| 19h | | | 99h |
| 1Ah 1Ph | | | 9Ah 9Bh |
| 1Bh 1Ch | | | 960 9Ch |
| 1Dh | | | 90h |
| 1Eh | | | 9Eh |
| 1Fh | CMCON | VRCON | 9Eh |
| 20h | CIVICOIN | VICON | |
| 2011 | General Purpose | General Purpose | A0h |
| | Register | Register | BFh |
| | | | C0h |
| | | | EFh |
| | | Mapped | F0h |
| | | in Page 0 | |
| 7Fh ^l | Bank 0 | Bank 1 | _ FFh |
| Note 1: N | lemented data mer lot a physical reg lot implemented | gister. | |
| | | | |

FIGURE 4-4: PIC16C642/662 DATA MEMORY MAP

| File Address | 3 | 1 | File Address |
|-----------------|-----------------------------|----------------------|-----------------|
| 00h | INDF ⁽¹⁾ | INDF ⁽¹⁾ | 80h |
| 01h | TMR0 | OPTION | 81h |
| 02h | PCL | PCL | 82h |
| 03h | STATUS | STATUS | 83h |
| 04h | FSR | FSR | 84h |
| 05h | PORTA | TRISA | 85h |
| 06h | PORTB | TRISB | 86h |
| 07h | PORTC | TRISC | 87h |
| 08h | PORTD ⁽²⁾ | TRISD ⁽²⁾ | 88h |
| 09h | PORTE ⁽²⁾ | TRISE ⁽²⁾ | 89h |
| 0Ah | PCLATH | PCLATH | 8Ah |
| 0Bh | INTCON | INTCON | 8Bh |
| 0Ch | PIR1 | PIE1 | 8Ch |
| 0Dh | | | 8Dh |
| 0Eh | | PCON | 8Eh |
| 0Fh | | | 8Fh |
| 10h | | | 90h |
| 11h | | | 91h |
| 12h | | | 92h |
| 13h | | | 93h |
| 14h | | | 94h |
| 15h | | | 95h |
| 16h | | | 96h |
| 17h | | | 97h |
| 18h | | | 98h |
| 19h | | | 99h |
| 1Ah | | | 9Ah |
| 1Bh | | | 9Bh |
| 1Ch | | | 9Ch |
| 1Dh | | | 9Dh |
| 1Eh | | | 9Eh |
| 1Fh | CMCON | VRCON | 9Fh |
| 20h | | | A0h |
| | General | General Purpose | |
| | Purpose | Register | |
| | Register | | EFh |
| | | Mannad | F0h |
| | | Mapped in Bank 0 | |
| 7Fh | | | FFh |
| | Bank 0 | Bank 1 | |
| | Unimplemente tions, read as | d data memory | loca- |
| Note 1: I | Not a physical re | | |
| 2: 1 | Not implemented | on the PIC16C | 642. |
| | | | |
| | | | |

4.2.2 SPECIAL FUNCTION REGISTERS

The special function registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device (Table 4-1). These registers are static RAM.

The special function registers can be classified into two sets (core and peripheral). The special function registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR, PER | Value on all other resets ⁽¹⁾ |
|-----------|----------------------|----------------------|--------------------|---------------|----------------|---------------|----------------|--------------|--------------|---------------------------------|--|
| Bank 0 | | | | | • | | • | | • | • | |
| 00h | INDF | Addressing | this location | uses conte | nts of FSR to | address dat | a memory (I | not a physic | al register) | XXXX XXXX | xxxx xxxx |
| 01h | TMR0 | Timer0 Mod | dule's Regist | er | | | | | | XXXX XXXX | uuuu uuuu |
| 02h | PCL | Program C | ounter's (PC) |) Least Sign | ificant Byte | | | | | 0000 0000 | 0000 0000 |
| 03h | STATUS | IRP(2) | RP1 ⁽²⁾ | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 000q quuu |
| 04h | FSR | Indirect dat | a memory ad | dress point | er | 1 | | | | XXXX XXXX | uuuu uuuu |
| 05h | PORTA | _ | _ | PORTA Da | ta Latch wher | n written: PC | ORTA pins w | hen read | | xx 0000 | xu 0000 |
| 06h | PORTB | PORTB Da | ta Latch whe | n written: P | ORTB pins wh | nen read | · · | | | XXXX XXXX | uuuu uuuu |
| 06h | PORTC | PORTC Da | ta Latch whe | en written: P | ORTC pins wi | nen read | | | | xxxx xxxx | uuuu uuuu |
| 06h | PORTD ⁽³⁾ | PORTD Da | ta Latch whe | en written: P | ORTD pins wi | nen read | | | | XXXX XXXX | uuuu uuuu |
| 06h | PORTE ⁽³⁾ | _ | _ | _ | | _ | RE2 | RE1 | RE0 | xxx | uuu |
| 0Ah | PCLATH | _ | _ | _ | Write buffer | for upper 5 l | bits of progra | am counter | | 0 0000 | 0 0000 |
| 0Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | PSPIF ⁽⁴⁾ | CMIF | _ | _ | _ | _ | _ | _ | 00 | 00 |
| 0Dh-1Eh | Unimplemented | | | | | | | | | - | _ |
| 1Fh | CMCON | C2OUT | C1OUT | _ | _ | CIS | CM2 | CM1 | CM0 | 00 0000 | 00 0000 |
| Bank 1 | • | | | | | | • | | | | |
| 80h | INDF | Addressing | this location | uses conte | nts of FSR to | address dat | a memory (I | not a physic | al register) | XXXX XXXX | xxxx xxxx |
| 81h | OPTION | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 82h | PCL | Program C | ounter's (PC) | Least Sign | ificant Byte | | | | 1 | 0000 0000 | 0000 0000 |
| 83h | STATUS | IRP ⁽²⁾ | RP1 ⁽²⁾ | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 000q quuu |
| 84h | FSR | Indirect dat | a memory ad | dress point | er | | | | | XXXX XXXX | uuuu uuuu |
| 85h | TRISA | _ | _ | PORTA Da | ta Direction R | egister | | | | 11 1111 | 11 1111 |
| 86h | TRISB | PORTB Da | ta Direction I | Register | | - | | | | 1111 1111 | 1111 1111 |
| 86h | TRISC | PORTC Da | ta Direction | Register | | | | | | 1111 1111 | 1111 1111 |
| 86h | TRISD ⁽³⁾ | PORTD Da | ta Direction | Register | | | | | | 1111 1111 | 1111 1111 |
| 86h | TRISE ⁽³⁾ | IBF | OBF | IBOV | PSPMODE | _ | TRISE2 | TRISE1 | TRISE0 | 0000 -111 | 0000 -111 |
| 8Ah | PCLATH | — | — | — | Write buffer | for upper 5 l | bits of progra | am counter | | 0 0000 | 0 0000 |
| 8Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000x |
| 8Ch | PIE1 | PSPIE ⁽⁴⁾ | CMIE | — | _ | — | _ | — | — | 00 | 00 |
| 8Dh | Unimplemented | | | | | | | | | - | - |
| 8Eh | PCON | MPEEN | _ | _ | _ | _ | PER | POR | BOR | uqqq | uuuu |
| 8Fh-9Eh | Unimplemented | | | | | | • | | | _ | _ |
| 0111-9211 | | | | | | | | | | | |

Legend: - = unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented
1: Other (non power-up) resets include MCLR Reset and Watchdog Timer Reset during normal operation.
2: The IRP and RP1 bits are reserved, always maintain these bits clear.
3: The PORTD, PORTE, TRISD, and TRISE registers are not implemented on the PIC16C641/642.
4: Bits PSPIE and PSPIF are reserved on the PIC16C641/642, always maintain these bits clear. Note

4.2.2.1 STATUS REGISTER

The STATUS register, shown in Figure 4-5, contains the arithmetic status of the ALU, the RESET status, and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000uu1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF, and MOVWF instructions are used to alter the STATUS register because these instructions do not affect any status bit. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are reserved on the PIC16C64X & PIC16C66X and should be maintained clear. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
- Note 2: The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

| R/W-0 | R/W-0 | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x | |
|-------------|--|---|--|---|---|----------------------------|----------------------------|---|
| IRP bit7 | RP1 | RP0 | TO | PD | Z | DC | C bit0 | R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset |
| bit 7: | 1 = Bank 2 0 = Bank (| 2, 3 (100h -), 1 (00h - | - 1FFh) FFh) | | ndirect addr PIC16C66 | 0. | maintain thi | |
| bit 6-5: | 11 = Bank 10 = Bank 01 = Bank 00 = Bank | 3 (180h - 2 (100h - 1 (80h - F 0 (00h - 7 | 1FFh) 17Fh) Fh) Fh) | | ed for direct | | | 6C66X, always maintain this bi |
| bit 4: | TO : Time- 1 = After p 0 = A WDT | ower-up, c | | struction, c | or SLEEP ins | struction | | |
| bit 3: | PD : Powe 1 = After p 0 = By exe | ower-up o | | | | | | |
| bit 2: | | sult of an a | | | peration is z | | | |
| bit 1: | 1 = A carry | -out from | the 4th lov | w order bit | , SUBLW , SU of the resu bit of the res | It occurred | | porrow the polarity is reversed) |
| bit 0: | 1 = A carry 0 = No car Note: For | v-out from ry-out fron borrow the erand. For | the most s n the mos polarity is | significant t significan s reversed | | sult occurr result occu | ed irred uted by add | ding the two's complement of the either the high or low order bit o |

FIGURE 4-5: STATUS REGISTER (ADDRESS 03h, 83h)

4.2.2.2 OPTION REGISTER

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0, and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT.

FIGURE 4-6: OPTION REGISTER (ADDRESS 81h)

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | |
|----------|--|---|--|-------------|--------------|------------|-------|--|
| RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | R= Readable bit |
| bit7 | | | | | | | bit0 | W= Writable bit U= Unimplemented bit, read as '0' - n= Value at POR reset |
| bit 7: | 1 = PORTE | RTB Pull-up 3 pull-ups ai 3 pull-ups ai | e disable | ed | idual port l | atch value | es | |
| bit 6: | 1 = Interrup | nterrupt Edg ot on rising o ot on falling | edge of F | 8B0/INT pi | | | | |
| bit 5: | 1 = Transit | R0 Clock Sc ion on RA4/ I instruction | T0CKI pi | n | OUT) | | | |
| bit 4: | 1 = Increm | R0 Source E ent on high- ent on low-t | to-low tra | ansition or | | | | |
| bit 3: | 1 = Presca | caler Assign ler is assigr ler is assigr | ed to the | | nodule | | | |
| bit 2-0: | PS2:PS0: | Prescaler R | ate Selec | t bits | | | | |
| | Bit Value | TMR0 Rate | WDT F | Rate | | | | |
| | 000 001 010 011 100 101 110 111 | 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256 | 1 : 1 1 : 2 1 : 4 1 : 8 1 : 1 1 : 3 1 : 6 1 : 1 | 2 4 | | | | |

4.2.2.3 INTCON REGISTER

The INTCON register is a readable and writable register which contains the various enable and flag bits for all non-peripheral interrupt sources.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

FIGURE 4-7: INTCON REGISTER (ADDRESS 0Bh, 8Bh)


| GIE | PEIE | TOIE | R/W-0 INTE | R/W-0 RBIE | R/W-0 T0IF | R/W-0 | R/W-x RBIF | R= Readable bit |
|--------|-----------|--|---------------|---------------|---------------|-----------|---------------|--|
| bit7 | | | | | | | bitO | W= Writable bit U= Unimplemented bit, read as '0' - n= Value at POR reset |
| bit 7: | 1 = Enabl | oal Interrup les all un-r les all inte | nasked in | | | | | |
| bit 6: | 1 = Enabl | ripheral Int les all un-r les all per | nasked pe | eripheral ir | nterrupts | | | |
| bit 5: | 1 = Enabl | R0 Overflo les the TM les the TM | R0 interru | ıpt | bit | | | |
| bit 4: | 1 = Enabl | 0/INT Exte les the RB les the RE | 0/INT exte | ernal interi | rupt | | | |
| bit 3: | 1 = Enabl | Port Cha les the RB les the RE | port char | ige interru | pt | | | |
| bit 2: | 1 = TMRC | R0 Overflo) register o) register o | verflowed | l (must be | cleared in | software) | | |
| bit 1: | 1 = The R | 0/INT Exte 8B0/INT ex 8B0/INT ex | ternal inte | errupt occu | urred (must | be cleare | d in softwar | e) |
| bit 0: | | | ne of the | RB7:RB4 | pins chang | | See Section | 5.2 to clear interrupt) |

PIC16C64X & PIC16C66X

4.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the comparator and Parallel Slave Port interrupts.

FIGURE 4-8: PIE1 REGISTER (ADDRESS 8Ch)




4.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the comparator and Parallel Slave Port interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 4-9: PIR1 REGISTER (ADDRESS 0Ch)



4.2.2.6 PCON REGISTER

The PCON register contains flag bits to differentiate between a Power-on Reset (POR), an external $\overline{\text{MCLR}}$ reset, WDT reset, Brown-out Reset (BOR), and Parity Error Reset (PER). The PCON register also contains a status bit, MPEEN, which reflects the value of the MPEEN bit in Configuration Word. See Table 9-4 for status of these bits on various resets.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is cleared, indicating a brown-out has occurred. The BOR status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by programming the BODEN bit in the Configuration word).


FIGURE 4-10: PCON REGISTER (ADDRESS 8Eh)

| R-U | U-0 | U-0 | U-0 | U-0 | R/W-1 | R/W-0 | R/W-u | | |
|----------|---|-----------|------------|-----|-------|-------|-------|--|--|
| MPEEN | | _ | _ | — | PER | POR | BOR | R= Readable bit | |
| bit7 | | | | | | | bit0 | W= Writable bit U= Unimplemented bit, read as '0' - n= Value at POR reset | |
| bit 7: | MPEEN: Memory Parity Error Circuitry Status bit Reflects the value of Configuration Word bit, MPEEN | | | | | | | | |
| bit 6-3: | Unimplen | nented: R | ead as '0' | | | | | | |
| bit 2: | PER : Memory Parity Error Reset Status bit 1 = No error occurred 0 = Program memory fetch parity error occurred (must be set in software after a Parity Error Reset occurs) | | | | | | | | |
| bit 1: | POR : Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) | | | | | | | | |
| bit 0: | BOR : Brown-out Reset Status bit 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) | | | | | | | | |

4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is readable and writable. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any reset, the PC is cleared. Figure 4-11 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-11: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note *"Implementing a Table Read"* (AN556).

4.3.2 STACK

PIC16C64X & PIC16C66X devices have an 8 level deep x 13-bit wide hardware stack (Figure 4-2). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

| Note 1: | There are no status bits to indicate stack |
|---------|--|
| | overflow or stack underflow conditions. |

Note 2: There are no instructions mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address.

4.4 Program Memory Paging

PIC16C642 and PIC16C662 devices have 4K of program memory, but the CALL and GOTO instructions only have an 11-bit address range. This 11-bit address range allows a branch within a 2K program memory page size. To allow CALL and GOTO instructions to address the entire 4K program memory address range, there must be another bit to specify the program memory page. This paging bit comes from the PCLATH<3> bit (Figure 4-11). When doing a CALL or GOTO instruction, the user must ensure that this page select bit (PCLATH<3>) is programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<3> bit is not required for the return instructions (which POPs the address from the stack).

| Note: | The PIC16C64X & PIC16C66X ignore the |
|-------|--|
| | PCLATH<4> bit, which is used for program |
| | memory pages 2 and 3 (1000h - 1FFFh). |
| | The use of PCLATH<4> as a general pur- |
| | pose read/write bit is not recommended |
| | since this may affect upward compatibility |
| | with future products. |

4.5 Indirect Addressing, INDF, and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the file select register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a nooperation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-12. However, bit IRP is not used in the PIC16C64X & PIC16C66X. A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-1.

EXAMPLE 4-1: INDIRECT ADDRESSING

| | movlw | 0x20 | ;initialize pointer |
|-----------|-------|-------|----------------------|
| | movwf | FSR | ;to RAM |
| NEXT | clrf | INDF | clear INDF register; |
| | incf | FSR | ;inc pointer |
| | btfss | FSR,4 | ;all done? |
| | goto | NEXT | ;no goto next |
| | | | ;yes continue |
| CONTINUE: | | | |




FIGURE 4-12: DIRECT/INDIRECT ADDRESSING

5.0 I/O PORTS

The PIC16C641 and PIC16C642 have three ports, PORTA, PORTB, and PORTC. PIC16C661 and PIC16C662 devices have five ports, PORTA through PORTE. Some pins for these I/O ports are multiplexed with alternate functions for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers


PORTA is a 6-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Pin RA4 is multiplexed with the T0CKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as input or output.

Setting a bit in the TRISA register puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISA register puts the contents of the output latch on the selected pin.

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (comparator control register) register and the VRCON (voltage reference control) register. When selected as comparator inputs, these pins will read as '0's.

FIGURE 5-1: BLOCK DIAGRAM OF RA1:RA0 PINS



Note: On reset, the TRISA register is set to all inputs. The digital inputs are disabled and the comparator inputs are forced to ground to reduce excess current consumption.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very hi-impedance output. The user must set the TRISA<2> bit and use hi-impedance loads.

In one of the comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA

| CLRF | PORTA | ;Initialize PORTA by |
|-------|-------------|--------------------------|
| | | ;clearing output latches |
| MOVLW | 0x07 | ;Turn comparators off, |
| MOVWF | CMCON | ;enable pins for I/O |
| BSF | STATUS, RPO | ;Select bank1 |
| MOVLW | 0x1F | ;Value to initialize |
| | | ;data direction |
| MOVWF | TRISA | ;Set RA<4:0> as inputs |
| | | ;TRISA<7:5> are clear |







FIGURE 5-3: BLOCK DIAGRAM OF RA3 PIN






FIGURE 5-4: BLOCK DIAGRAM OF RA4 PIN

TABLE 5-1: PORTA FUNCTIONS

| Name | Bit # | Buffer Type | Function |
|--------------|-------|----------------|--|
| RA0/AN0 | bit0 | ST | Input/output or comparator input. |
| RA1/AN1 | bit1 | ST | Input/output or comparator input. |
| RA2/AN2/VREF | bit2 | ST | Input/output or comparator input or VREF output. |
| RA3/AN3 | bit3 | ST | Input/output or comparator input/output. |
| RA4/T0CKI | bit4 | ST | Input/output or external clock input for TMR0 or comparator output. Output is open drain type. |
| RA5 | bit5 | ST | Input/output. |

Legend: ST = Schmitt Trigger input

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|---------|-------|-------|-------|--------|--------|--------|--------|--------|--------|--------------------------|---------------------------------|
| 05h | PORTA | — | | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 | xx 0000 | uu 0000 |
| 85h | TRISA | — | _ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 11 1111 | 11 1111 |
| 1Fh | CMCON | C2OUT | C10UT | _ | _ | CIS | CM2 | CM1 | CM0 | 00 0000 | 00 0000 |
| 9Fh | VRCON | VREN | VROE | VRR | — | VR3 | VR2 | VR1 | VR0 | 000- 0000 | 000- 0000 |

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

5.2 PORTB and TRISB Registers


PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is done by clearing the $\overline{\text{RBPU}}$ (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RBIF interrupt (flag latched in (INTCON<0>)).

FIGURE 5-5: BLOCK DIAGRAM OF RB7:RB4 PINS



This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:


- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a keypad and make it possible for wake-up on key-depression. (See AN552 in the Microchip *Embedded Control Handbook*.)

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.





EXAMPLE 5-2: INITIALIZING PORTB

| CLRF | PORTB | ; | Initialize PORTB by |
|-------|-------------|---|-----------------------|
| | | ; | clearing output |
| | | ; | data latches |
| BSF | STATUS, RPO | ; | Select Bank 1 |
| MOVLW | 0xCF | ; | Value used to |
| | | ; | initialize data |
| | | ; | direction |
| MOVWF | TRISB | ; | Set RB<3:0> as inputs |
| | | ; | RB<5:4> as outputs |
| | | ; | RB<7:6> as inputs |

TABLE 5-3: PORTB FUNCTIONS

| Name | Bit # | Buffer Type | Function |
|---------|-------|-----------------------|---|
| RB0/INT | bit0 | TTL/ST ⁽¹⁾ | Input/output or external interrupt input. Internal software programmable weak pull-up. |
| RB1 | bit1 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB2 | bit2 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB3 | bit3 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB4 | bit4 | TTL | Input/output pin (with interrupt on change). Internal software programmable weak pull-up. |
| RB5 | bit5 | TTL | Input/output pin (with interrupt on change). Internal software programmable weak pull-up. |
| RB6 | bit6 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock pin. |
| RB7 | bit7 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data pin. |

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------------------------|---------------------------------|
| 06h | PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx xxxx | uuuu uuuu |
| 86h | TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111 | 1111 1111 |
| 81h | OPTION | RBPU | INTEDG | TOCS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: x = unknown, u = unchanged, shaded cells are not used by PORTB.


5.3 PORTC and TRISC Registers

PORTC is an 8-bit bi-directional port. Each pin is individually configurable as an input or output through the TRISC register. PORTC pins have Schmitt Trigger input buffers.

EXAMPLE 5-3: INITIALIZING PORTC

| CLRF | PORTC | ; Initialize PORTC by |
|-------|-------------|-------------------------|
| | | ; clearing output |
| | | ; data latches |
| BSF | STATUS, RPO | ; Select Bank 1 |
| MOVLW | 0xCF | ; Value used to |
| | | ; initialize data |
| | | ; direction |
| MOVWF | TRISC | ; Set RC<3:0> as inputs |
| | | ; RC<5:4> as outputs |
| | | ; RC<7:6> as inputs |





| Name | Bit# | Buffer Type | Function |
|------|------|-------------|--------------|
| RC0 | bit0 | ST | Input/output |
| RC1 | bit1 | ST | Input/output |
| RC2 | bit2 | ST | Input/output |
| RC3 | bit3 | ST | Input/output |
| RC4 | bit4 | ST | Input/output |
| RC5 | bit5 | ST | Input/output |
| RC6 | bit6 | ST | Input/output |
| RC7 | bit7 | ST | Input/output |

Legend: ST = Schmitt Trigger input

TABLE 5-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|---------|-------|--------|--------|--------|--------|--------|--------|--------|--------|--------------------------|---------------------------|
| 07h | PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | xxxx xxxx | uuuu uuuu |
| 87h | TRISC | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 1111 1111 | 1111 1111 |

Legend: x = unknown, u = unchanged.

PORTD BLOCK DIAGRAM (IN

FIGURE 5-8:

5.4 <u>PORTD and TRISD Registers</u> (PIC16C661 and PIC16C662 only)

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

I/O PORT MODE) Data bus D Q WR I/O pin⁽¹⁾ PORT СКЪ Data Latch D Q WR Schmitt Trigger input buffer <u>TRIS</u> ►ск 🔪 TRIS Latch **RD TRIS** D Q ΕN **RD PORT** Note 1: I/O pins have protection diodes to VDD and Vss.

| Bit# | Buffer Type | Function | | | | | | | |
|------|--|--|--|--|--|--|--|--|--|
| bit0 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit0 | | | | | | | |
| bit1 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit1 | | | | | | | |
| bit2 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit2 | | | | | | | |
| bit3 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit3 | | | | | | | |
| bit4 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit4 | | | | | | | |
| bit5 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit5 | | | | | | | |
| bit6 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit6 | | | | | | | |
| bit7 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit7 | | | | | | | |
| | bit0 bit1 bit2 bit3 bit4 bit5 bit6 | bit0 ST/TTL ⁽¹⁾ bit1 ST/TTL ⁽¹⁾ bit2 ST/TTL ⁽¹⁾ bit3 ST/TTL ⁽¹⁾ bit4 ST/TTL ⁽¹⁾ bit5 ST/TTL ⁽¹⁾ bit6 ST/TTL ⁽¹⁾ | | | | | | | |

TABLE 5-7: PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port Mode.

TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|---------|-------|--------|--------|--------|---------|--------|--------|--------|--------|--------------------------|---------------------------|
| 08h | PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | xxxx xxxx | uuuu uuuu |
| 88h | TRISD | TRISD7 | TRISD6 | TRISD5 | TRISD4 | TRISD3 | TRISD2 | TRISD1 | TRISD0 | 1111 1111 | 1111 1111 |
| 89h | TRISE | IBF | OBF | IBOV | PSPMODE | — | TRISE2 | TRISE1 | TRISE0 | 0000 -111 | 0000 -111 |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

5.5 <u>PORTE and TRISE Register</u> (PIC16C661 and PIC16C662 only)

PORTE has three pins RE0/ \overline{RD} , RE1/ \overline{WR} , and RE2/ \overline{CS} , which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). In this mode the input buffers are TTL.

FIGURE 5-9: TRISE REGISTER (ADDRESS 89h)

Г

| R-0 | R-0 R/W-0 R/W-0 U-0 R/W-1 R/W-1 R/W-1 |
|-------------|---|
| IBF bit7 | OBF IBOV PSPMODE TRISE2 TRISE1 TRISE0 R = Readable bit bit0 W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset |
| bit 7: | IBF: Input Buffer Full Status bit 1 = A word has been received and waiting to be read by the CPU 0 = No word has been received |
| bit 6: | OBF : Output Buffer Full Status bit 1 = The output buffer still holds a previously written word 0 = The output buffer has been read |
| bit 5: | IBOV: Input Buffer Overflow Detect bit (in microprocessor mode) 1 = A write occurred when a previously input word has not been read (must be cleared in software) 0 = No overflow occurred |
| bit 4: | PSPMODE : Parallel Slave Port Mode Select bit 1 = Parallel slave port mode 0 = General purpose I/O mode |
| bit 3: | Unimplemented: Read as '0' |
| bit 2: | TRISE2: Direction control bit for pin RE2/CS 1 = Input 0 = Output |
| bit 1: | TRISE1: Direction control bit for pin RE1/WR 1 = Input 0 = Output |
| bit 0: | TRISE0 : Direction control bit for pin RE0/RD 1 = Input 0 = Output |

Figure 5-9 shows the TRISE register, which also controls the parallel slave port operation.




FIGURE 5-10: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)

TABLE 5-9: PORTE FUNCTIONS

| Name | Bit# | Buffer Type | Function |
|--------|------|-----------------------|---|
| RE0/RD | bit0 | ST/TTL ⁽¹⁾ | Input/output port pin or read control input in parallel slave port mode: RD |
| | | | 1 = Not a read operation |
| | | | 0 = Read operation. Reads PORTD register (if chip selected) |
| RE1/WR | bit1 | ST/TTL ⁽¹⁾ | Input/output port pin or write control input in parallel slave port mode: WR 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected) |
| RE2/CS | bit2 | ST/TTL ⁽¹⁾ | Input/output port pin or chip select control input in parallel slave port mode: CS 1 = Device is not selected 0 = Device is selected |

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port Mode.

TABLE 5-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|---------|-------|-------|-------|-------|---------|-------|--------|--------|--------|--------------------------|---------------------------|
| 09h | PORTE | — | _ | — | — | | RE2 | RE1 | RE0 | xxx | uuu |
| 89h | TRISE | IBF | OBF | IBOV | PSPMODE | _ | TRISE2 | TRISE1 | TRISE0 | 0000 -111 | 0000 -111 |

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

5.6 I/O Programming Considerations

5.6.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading the port register reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (e.g., BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-4 shows the effect of two sequential read-modify-write instructions on an I/O port.

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

EXAMPLE 5-4: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

;Initial PORT settings: PORTB<7:4> Inputs ; PORTB<3:0> Outputs ;PORTB<7:6> have external pull-ups and are ;not connected to other circuitry

| | ; | | PORT latch | PORT pins |
|---|-----------------|---|------------|-----------|
| , | ; | | | |
| | BCF PORTB, 7 | ; | 01pp pppp | 11pp pppp |
| | BCF PORTB, 6 | ; | 10pp pppp | 11pp pppp |
| | BCF STATUS, RP1 | ; | | |
| | BSF STATUS, RPO | ; | | |
| | BCF TRISB, 7 | ; | 10pp pppp | 11pp pppp |
| | BCF TRISB, 6 | ; | 10pp pppp | 10pp pppp |
| | | | | |

;Note that the user may have expected the ;pin values to be 00pp ppp. The 2nd BCF ;caused RB7 to be latched as the pin value ;(high).

5.6.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-11). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with an NOP or another instruction not accessing this I/O port.

| | Q1 Q2 Q3 Q4 | Q1 Q2 Q3 Q4 | Q1 Q2 Q3 Q4 | Q1 Q2 Q3 Q4 | Note: | | | |
|-------------------------|-------------------|----------------------------------|---|----------------|--|--|--|--|
| PC | X PC | PC + 1 | PC + 2 | PC + 3 | This example shows a write to PORTB | | | |
| Instruction fetched | | MOVF PORTB,W | NOP | NOP | followed by a read from PORTB. | | | |
| | write to PORTB | 1 | NOF | | Note that: | | | |
| RB7:RB0 | | 1 | X | · · · · · · | data setup time = (0.25TCY - TPD) | | | |
| , , , | | 1 1 1 1 | Port pin sampled here | | where Tcy = instruction cycle TPD = propagation delay | | | |
| Instruction executed | | MOVWF PORTB write to PORTB | TPD. | NOP | Therefore, at higher clock frequencies, a write followed by a read may be problematic. | | | |
| 1 | | 1 | 1 I I I I I I I I I I I I I I I I I I I | | | | | |

FIGURE 5-11: SUCCESSIVE I/O OPERATION

5.7 <u>Parallel Slave Port</u> (PIC16C661 and PIC16C662 only)

PORTD operates as an 8-bit wide parallel slave port, or as a microprocessor port when control bit PSPMODE (TRISE<4>) is set. In slave mode it is asynchronously readable and writable by the external world through \overline{RD} control input pin (RE0/ \overline{RD}) and \overline{WR} control input pin (RE1/ \overline{WR}).

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting PSPMODE enables port pin RE0/RD to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set).


There are actually two 8-bit latches, one for data-out (from the PIC16/17) and one for data input. The user writes 8-bit data to PORTD data latch and reads data from the port pin latch (note that they have the same address). In this mode, the TRISD register is ignored since the microprocessor is controlling the direction of data flow.

Input Buffer Full Status Flag bit IBF (TRISE<7>) is set if a received word is waiting to be read by the CPU. Once the PORTD input latch is read, bit IBF is cleared. IBF is a read only status bit. Output Buffer Full Status Flag bit OBF (TRISE<6>) is set if a word written to PORTD latch is waiting to be read by the external bus. Once the PORTD output latch is read by the microprocessor, bit OBF is cleared. Input Buffer Overflow Status flag bit IBOV (TRISE<5>) is set if a second write to the microprocessor port is attempted when the previous word has not been read by the CPU (the first word is retained in the buffer).

When not in Parallel Slave Port mode, bits IBF and OBF are held clear. However, if flag bit IBOV was previously set, it must be cleared in software.

An interrupt is generated and latched into flag bit PSPIF (PIR1<7>) when a read or a write operation is completed. Flag bit PSPIF must be cleared by user software. The interrupt can be disabled by clearing the interrupt enable bit PSPIE (PIE1<7>).

FIGURE 5-12: PORTD AND PORTE AS A PARALLEL SLAVE PORT



| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|---------|-------|----------------------|-------|-------|---------|-------|--------|--------|--------|--------------------------|---------------------------|
| 08h | PORTD | PSP7 | PSP6 | PSP5 | PSP4 | PSP3 | PSP2 | PSP1 | PSP0 | xxxx xxxx | uuuu uuuu |
| 09h | PORTE | | _ | _ | _ | _ | RE2 | RE1 | RE0 | xxx | uuu |
| 89h | TRISE | IBF | OBF | IBOV | PSPMODE | _ | TRISE2 | TRISE1 | TRISE0 | 0000 -111 | 0000 -111 |
| 0Ch | PIR1 | PSPIF ⁽¹⁾ | CMIF | _ | _ | _ | _ | _ | _ | 00 | 00 |
| 8Ch | PIE1 | PSPIE ⁽¹⁾ | CMIE | _ | — | — | _ | _ | _ | 00 | 00 |

TABLE 5-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by the PSP.

Note 1: These bits are reserved on the PIC16C641/642, always maintain these bits clear.

NOTES:

6.0 TIMER0 MODULE

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
 - Read and write capability
- Interrupt on overflow from FFh to 00h
- 8-bit software programmable prescaler
- Internal or external clock select
 - Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing bit TOCS (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two instruction cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit T0CS. In this mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the source edge select bit T0SE

(OPTION<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.2.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by control bit PSA (OPTION<3>). Clearing bit PSA will assign the prescaler to the Timer0 module. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable. Section 6.3 details the operation of the prescaler.

6.1 <u>Timer0 Interrupt</u>

The TMR0 interrupt is generated when the register (TMR0) overflows from FFh to 00h. This overflow sets interrupt flag bit T0IF (INTCON<2>). The interrupt can be masked by clearing enable bit T0IE (INTCON<5>). Flag bit T0IF must be cleared in software by the Timer0 interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot wake the processor from SLEEP since the timer is shut off during SLEEP. Figure 6-4 displays the Timer0 interrupt timing.





FIGURE 6-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALER



·4 D

101

1

PIC16C64X & PIC16C66X





FIGURE 6-3: TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2

FIGURE 6-4: TIMER0 INTERRUPT TIMING



6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41, and 42 in the electrical specification of the desired device.

6.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.





FIGURE 6-5: TIMER0 TIMING WITH EXTERNAL CLOCK

6.3 <u>Prescaler</u>

An 8-bit counter is available as a prescaler for the Timer0 module or as a postscaler for the Watchdog Timer (WDT), respectively (Figure 6-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that the prescaler may be used by either the Timer0 module or the Watchdog Timer, but not both. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa. The PSA and PS2:PS0 bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x) will clear the prescaler count. When assigned to Watchdog Timer, a CLRWDT instruction will clear the prescaler count along with the Watchdog Timer. The prescaler is not readable or writable.





6.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution.

Note: To avoid an unintended device RESET, the following instruction sequence (shown in Example 6-1) must be executed when changing the prescaler assignment from Timer0 to the WDT. This precaution must be followed even if the WDT is disabled.

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0 \rightarrow WDT)

| BCF | STATUS, RPO | ;Bank 0 |
|--------|-------------|-------------------------|
| CLRF | TMR0 | ;Clear TMR0 & Prescaler |
| BSF | STATUS, RPO | ;Bank 1 |
| CLRWDT | | ;Clears WDT |
| MOVLW | b'xxxx1xxx' | ;Select new prescale |
| MOVWF | OPTION_REG | ;value & WDT |
| BCF | STATUS, RPO | ;Bank 0 |
| | | |

To change prescaler from the WDT to the Timer0 module, use the sequence shown in Example 6-2.

EXAMPLE 6-2: CHANGING PRESCALER (WDT \rightarrow TIMER0)

| CLRWDT | | ;Clear WDT and |
|--------|-------------|---------------------|
| | | ;prescaler |
| BSF | STATUS, RPO | ;Bank 1 |
| MOVLW | b'xxxx0xxx' | ;Select TMR0, new |
| | | ;prescale value and |
| MOVWF | OPTION_REG | ;clock source |
| BCF | STATUS, RPO | ;Bank 0 |

TABLE 6-1:REGISTERS ASSOCIATED WITH TIMER0

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|---------|--------|--------|-------------|--------|-----------|-----------|--------|--------|--------|--------------------------|---------------------------|
| 01h | TMR0 | Timer0 | module's re | | xxxx xxxx | uuuu uuuu | | | | | |
| 0Bh/8Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 81h | OPTION | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 85h | TRISA | — | _ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 11 1111 | 11 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

NOTES:

7.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with pins RA0 through RA4. The on-chip Voltage Reference (Section 8.0) can also be an input to the comparators.

The CMCON register, shown in Figure 7-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 7-2.

٦

FIGURE 7-1: CMCON REGISTER (ADDRESS 1Fh)

| R-0 | R-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
|----------|------------------|-----------|----------|------------|------------|----------|----------|----------------------------|
| C20U1 | C10UT | _ | _ | CIS | CM2 | CM1 | CM0 | R =Readable bit |
| bit7 | • | | | | | | bit0 | W =Writable bit |
| | | | | | | | | U =Unimplemented bit, read |
| | | | | | | | | as '0' |
| | | | | | | | | - n =Value at POR reset |
| bit 7: | C2OUT: Co | | | out | | | | |
| | $1 = C2 V_{IN+}$ | | | | | | | |
| | 0 = C2 VIN+ | < C2 Vi | N— | | | | | |
| bit 6: | C1OUT: Co | • | • | out | | | | |
| | 1 = C1 VIN+ | | | | | | | |
| | 0 = C1 VIN+ | < C1 Vi | N— | | | | | |
| bit 5-4: | Unimpleme | ented: R | ead as | '0' | | | | |
| bit 3: | CIS: Compa | arator In | put Swit | ch | | | | |
| | When CM2: | CM0: = | 001: | | | | | |
| | Then: | | | | | | | |
| | 1 = C1 VIN- | connec | ts to RA | 3 | | | | |
| | 0 = C1 VIN- | connec | ts to RA | 0 | | | | |
| | When CM2: | CM0 = | 010: | | | | | |
| | Then: | | | | | | | |
| | 1 = C1 VIN- | connec | ts to RA | .3 | | | | |
| | C2 VIN- | connec | ts to RA | 2 | | | | |
| | 0 = C1 VIN- | connec | ts to RA | 0 | | | | |
| | C2 VIN- | connec | ts to RA | .1 | | | | |
| bit 2-0: | CM2:CM0: | Compar | ator mo | de | | | | |
| | Figure 7-2 s | howe th | | arator mad | loc and CM | DOCMO HI | oottingo | |


7.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 7-2 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the comparator

mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 12-2.

Note: Comparator interrupts should be disabled during a comparator mode change otherwise a false interrupt may occur.

FIGURE 7-2: COMPARATOR I/O OPERATING MODES



The code example in Example 7-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital outputs. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

EXAMPLE 7-1: INITIALIZING THE COMPARATOR MODULE

| FLAG_REG | EQU 0x20 | |
|----------|------------------|----------------------|
| CLRF | FLAG_REG | ;Init Flag Register |
| CLRF | PORTA | ;Init PORTA |
| ANDLW | 0xC0 | ;Mask Comp bits |
| IORWF | FLAG_REG,F | ;Bits to Flag_Reg |
| MOVLW | 0x03 | ;Init Comp Mode |
| MOVWF | CMCON | ;CM2:CM0 = 011 |
| BSF | STATUS, RPO | ;Select Bank 1 |
| MOVLW | 0x07 | ;Init Data direction |
| MOVWF | TRISA | ;RA<2:0> to inputs |
| | | ;RA<4:3> to outputs |
| | | ;TRISA<7:5> read '0' |
| BCF | STATUS, RPO | ;Select Bank 0 |
| CALL | DELAY_10 μs | ;10 µs delay |
| MOVF | CMCON, F | ;Read CMCON to end |
| | | ;change condition |
| BCF | PIR1,CMIF | ;Clear Pending Ints |
| BSF | STATUS, RPO | ;Select Bank 1 |
| BSF | PIE1,CMIE | ;Enable Comp Ints |
| BCF | STATUS, RPO | ;Select Bank 0 |
| BSF | INTCON, PEIE | ;Enable Periph Ints |
| BSF | INTCON,GIE | ;Global Int enable |
| | | |


7.2 Comparator Operation

A single comparator is shown in Figure 7-3 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 7-3 represents the uncertainty due to input offsets and response time.

7.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator operating mode. The analog signal that is present at V_{IN} — is compared to the signal at V_{IN} +, and the digital output of the comparator is adjusted accordingly (Figure 7-3).





7.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD, and can be applied to either pin of the comparator(s).

7.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 8.0, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM2:CM0 = 010 (Figure 7-2). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

7.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is guaranteed to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Table 12-2 and Table 12-3).


7.5 <u>Comparator Outputs</u>

The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When CM2:CM0 = 110, multiplexors in the output path of the RA3 and RA4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 7-4 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA3 and RA4 pins while in this mode.

- Note 1: When reading the PORTA register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
- Note 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

FIGURE 7-4: COMPARATOR OUTPUT BLOCK DIAGRAM



7.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. User software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit (PIR1<6>), is the comparator interrupt flag and must be cleared in user software.

To enable the Comparator interrupt the following bits must be set:

- CMIE (PIE1<6>)
- PEIE (INTCON<6>)
- GIE (INTCON<7>)

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

7.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake up the device from SLEEP mode when enabled. While the comparator is powered up, higher sleep currents than shown in the power-down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM2:CM0 = 111, before entering sleep. If the device wakes up from sleep, the contents of the CMCON register are not affected.

7.8 Effects of a RESET

A device reset forces the CMCON register to its reset state. This forces the comparator module to be in the comparator reset mode, CM2:CM0 = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at reset time. The comparators will be powered down during the reset interval.

7.9 <u>Analog Input Connection</u> <u>Considerations</u>

A simplified circuit for an analog input is shown in Figure 7-5. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 kΩ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.




FIGURE 7-5: ANALOG INPUT MODEL

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other resets |
|---------|--------|----------------------|-------|--------|--------|--------|--------|--------|--------|-------------------------|---------------------------------|
| 1Fh | CMCON | C2OUT | C1OUT | _ | _ | CIS | CM2 | CM1 | CM0 | 00 0000 | 00 0000 |
| 9Fh | VRCON | VREN | VROE | VRR | — | VR3 | VR2 | VR1 | VR0 | 000- 0000 | 000- 0000 |
| 0Bh/8Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | PSPIF ⁽¹⁾ | CMIF | — | — | | | _ | _ | 00 | 00 |
| 8Ch | PIE1 | PSPIE ⁽¹⁾ | CMIE | _ | | — | _ | _ | _ | 00 | 00 |
| 85h | TRISA | _ | _ | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 11 1111 | 11 1111 |

Note 1: These bits are reserved on the PIC16C641/642, always maintain these bits clear.


8.0 VOLTAGE REFERENCE MODULE

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference module is not being used. The VRCON register, shown in Figure 8-1, controls the operation of the Voltage Reference Module. The block diagram is given in Figure 8-2.

FIGURE 8-1: VRCON REGISTER (ADDRESS 9Fh)

| R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|----------|--|------------|----------|---------------|------------|-------|-------|--|--|
| VREN | VROE | VRR | | VR3 | VR2 | VR1 | VR0 | R =Readable bit | |
| bit7 | | | | | | | bit0 | W =Writable bit U =Unimplemented bit, read as '0' - n =Value at POR reset | |
| bit 7: | VREN: VRE 1 = VREF ci 0 = VREF ci | rcuit powe | | n, no Idd | drain | | | | |
| bit 6: | VROE: VREF Output Enable 1 = VREF is output on RA2 pin 0 = VREF is disconnected from RA2 pin | | | | | | | | |
| bit 5: | VRR: VREF 1 = Low Ra 0 = High Ra | inge | lection | | | | | | |
| bit 4: | Unimplem | ented: Rea | ad as '0 | I | | | | | |
| bit 3-0: | VR3:VR0: | VREF value | selecti | on $0 \le VR$ | 3:VR0 ≤ 15 | 5 | | | |
| | When: VRF Then: VREF | | R0/ 24) | • Vdd | | | | | |
| | When: VRF Then: VREF | | D + (VI | R3:VR0/ 32 | 2) • Vdd | | | | |





8.1 <u>Configuring the Voltage Reference</u>

The Voltage Reference Module can output 16 distinct voltage levels for each range.

The equations used to calculate the output of the Voltage Reference are as follows:

If VRR = 1 Then VREF = (VR3:VR0/24) • VDD If VRR = 0 Then VREF = (VDD • 1/4) + (VR3:VR0/32) • VDD

The settling time of the Voltage Reference must be considered when changing the VREF output (Table 12-2). Example 8-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with VDD = 5.0V.

EXAMPLE 8-1: VOLTAGE REFERENCE CONFIGURATION

| MOVLW | 0x02 | ; | 4 inputs muxed |
|-------|------------------|---|--------------------|
| MOVWF | CMCON | ; | to 2 comparators |
| BSF | STATUS, RPO | ; | Select Bank 1 |
| MOVLW | 0x07 | ; | RA3:RA0 to outputs |
| MOVWF | TRISA | ; | |
| MOVLW | 0xA6 | ; | enable Vref low |
| MOVWF | VRCON | ; | range, VR3:VR0 = 6 |
| BCF | STATUS, RPO | ; | Select Bank 0 |
| CALL | DELAY_10 μs | | ; 10 µs delay |

8.2 Voltage Reference Accuracy/Error

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 8-2) keep VREF from approaching VSS or VDD. The Voltage Reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The absolute accuracy of the Voltage Reference can be found in Table 12-3.

8.3 Operation During Sleep

When the device wakes up from sleep through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the Voltage Reference Module should be disabled.

8.4 Effects of a Reset

A device reset disables the Voltage Reference by clearing bit VREN (VRCON<7>). This reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

8.5 <u>Connection Considerations</u>

The Voltage Reference Module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and bit VROE is set. Enabling the Voltage Reference output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the Voltage Reference output for external connections to VREF. Figure 8-3 shows an example buffering technique.

FIGURE 8-3: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 8-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value On POR, BOR | Value on all other resets |
|---------|-------|-------|-------|--------|--------|--------|--------|--------|--------|-------------------------|---------------------------------|
| 9Fh | VRCON | VREN | VROE | VRR | _ | VR3 | VR2 | VR1 | VR0 | 000- 0000 | 000- 0000 |
| 1Fh | CMCON | C2OUT | C10UT | - | _ | CIS | CM2 | CM1 | CM0 | 00 0000 | 00 0000 |
| 85h | TRISA | | | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 11 1111 | 11 1111 |

9.0 SPECIAL FEATURES OF THE CPU

What sets apart a microcontroller from other processors are special circuits to deal with the needs of real-time applications. The PIC16C64X & PIC16C66X families have a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

These are:

- 1. Oscillator selection
- 2. Resets

Power-on Reset (POR) Power-up Timer (PWRT) Oscillator Start-up Timer (OST) Brown-out Reset (BOR) Parity Error Reset (PER)

- 3. Interrupts
- 4. Watchdog Timer (WDT)
- 5. SLEEP
- 6. Code protection
- 7. ID Locations
- 8. In-circuit serial programming

The PIC16C64X & PIC16C66X has a Watchdog Timer which is enabled by a configuration bit (WDTE). It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. Circuitry has been provided for checking program memory parity with a reset when an error is indicated. There is also circuitry to reset the device if a brown-out occurs which provides at least a 72 ms reset. With these three functions on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

9.1 <u>Configuration Bits</u>

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

FIGURE 9-1: CONFIGURATION WORD

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h–3FFFh), which can be accessed only during programming.

| CP1 | CPO | CP1 | CP0 | CP1 | CP0 | MPEEN | BODEN | CP1 | CP0 | PWRTE | WDTE | FOSC1 | FOSC0 | CONFIG | Address |
|---------|-----|----------------------|----------------------|----------|---------|---------------------|-------------|---------|----------|-------------|------------|-------------|--------------|------------------|---------|
| bit13 | | | bit0 REGISTER: 2007h | | | | | | | | | | | | |
| bit 13- | | CP1:CF | | | | oits ⁽²⁾ | | | | | | | | | |
| 5-4 | 4: | 11 = Co 10 = Up | | | | emory cod | le protecte | d | | | | | | | |
| | | 01 = Up | per 3/4 | th of pr | ogram i | memory co | | | | | | | | | |
| | | 00 = All | | , | • | | | | | | | | | | |
| bit 7: | | MPEEN | | | | Enable s enabled | | | | | | | | | |
| | | | | | | s disabled | | | | | | | | | |
| bit 6: | | | | | eset En | able bit (1) | | | | | | | | | |
| | | 1 = BOF 0 = BOF | | | | | | | | | | | | | |
| bit 3: | | | | | | ble bit (1) | | | | | | | | | |
| DIL 3. | | 1 = PWI | | | | | | | | | | | | | |
| | | 0 = PWI | RT enal | oled | | | | | | | | | | | |
| bit 2: | | WDTE : 1 = WD | | | er Enat | ole bit | | | | | | | | | |
| | | 1 = WD 0 = WD | | | | | | | | | | | | | |
| bit 1-0 | D: | FOSC1: | FOSCO | : Oscill | ator Se | lection bits | 6 | | | | | | | | |
| | | 11 = RC | | | | | | | | | | | | | |
| | | 10 = HS 01 = XT | | | | | | | | | | | | | |
| | | 00 = LP | | | | | | | | | | | | | |
| Note | 1: | Enabling | Brown | n-out Ré | eset au | tomatically | enables t | ne Pov | /er-up T | imer (PWF | RT) regar | tless of th | e value of l | bit PWRTE. Ens | ure the |
| NOIG | | | | | | iytime Bro | | | | | (i) iogait | | | SICT WITTE. EIIS | |
| | 2: | All of the | e CP1:0 | CP0 pai | rs have | to be give | n the sam | e value | e to ena | ble the coo | de protect | ion schen | ne listed. | | |
| | | | | | | | | | | | | | | | |

9.2 Oscillator Configurations

9.2.1 OSCILLATOR TYPES


The PIC16CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

9.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 9-2). The PIC16CXXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 9-3).

FIGURE 9-2: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)



See Table 9-1 or Table 9-2 for recommended values of C1 and C2.

Note: A series resistor may be required for AT strip cut crystals.

FIGURE 9-3: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 9-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS (PRELIMINARY)

| Ranges tested: | | | | | | | | | |
|---|--|------------------------------|-------|--|--|--|--|--|--|
| Mode Freq OSC1 | | | | | | | | | |
| XT | 455 kHz | 22 - 100 | | | | | | | |
| | 2.0 MHz | 15 - 68 pl | F | | | | | | |
| | 4.0 MHz | 15 - 68 p | F | | | | | | |
| HS | 8.0 MHz | 10 - 68 p | F | | | | | | |
| | 16.0 MHz | 10 - 22 p | F | | | | | | |
| to the Highe oscilla These each user s | Note: Recommended values of C1 and C2 are identical to the ranges tested table. Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components. | | | | | | | | |
| Resonators used: | | | | | | | | | |
| 455 kHz | Panasonic EFO-A4 | Panasonic EFO-A455K04B ±0.3% | | | | | | | |
| 2.0 MHz | Murata Erie CSA2. | 00MG | ±0.5% | | | | | | |

| 400 KHZ | Fanasonic EFO-A400K04D | ±0.3% | | | |
|---|------------------------|-------|--|--|--|
| 2.0 MHz | Murata Erie CSA2.00MG | ±0.5% | | | |
| 4.0 MHz | Murata Erie CSA4.00MG | ±0.5% | | | |
| 8.0 MHz | Murata Erie CSA8.00MT | ±0.5% | | | |
| 16.0 MHz Murata Erie CSA16.00MX ±0.5% | | | | | |
| All resonators used did not have built-in capacitors. | | | | | |

TABLE 9-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR (PRELIMINARY)

| Mode | Freq | OSC1 | OSC2 |
|------|---------|-------------|--------------|
| LP | 32 kHz | 68 - 100 pF | 68 - 100 pF |
| | 200 kHz | 15 - 30 pF | 15 - 30 pF |
| XT | 100 kHz | 68 - 150 pF | 150 - 200 pF |
| | 2 MHz | 15 - 30 pF | 15 - 30 pF |
| | 4 MHz | 15 - 30 pF | 15 - 30 pF |
| HS | 8 MHz | 15 - 30 pF | 15 - 30 pF |
| | 10 MHz | 15 - 30 pF | 15 - 30 pF |
| | 20 MHz | 15 - 30 pF | 15 - 30 pF |

Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.

| Crystals used: | | | | | | | |
|----------------|-----------------------|----------|--|--|--|--|--|
| 32.768 kHz | Epson C-001R32.768K-A | ± 20 PPM | | | | | |
| 100 kHz | Epson C-2 100.00 KC-P | ± 20 PPM | | | | | |
| 200 kHz | STD XTL 200.000 kHz | ± 20 PPM | | | | | |
| 2.0 MHz | ECS ECS-20-S-2 | ± 50 PPM | | | | | |
| 4.0 MHz | ECS ECS-40-S-4 | ± 50 PPM | | | | | |
| 10.0 MHz | ECS ECS-100-S-4 | ± 50 PPM | | | | | |
| 20.0 MHz | ECS ECS-200-S-4 | ± 50 PPM | | | | | |

9.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with series resonance, or one with parallel resonance.

Figure 9-4 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 9-4: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 9-5 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 9-5: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



9.2.4 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 9-6 shows how the R/C combination is connected to the PIC16CXXX. For Rext values below 2.2 k Ω , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 k Ω and 100 k Ω .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See characterization data for desired device for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characterization data for desired device for variation of oscillator frequency due to VDD for given Rext/ Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-3 for waveform).

FIGURE 9-6: RC OSCILLATOR MODE



9.3 <u>Reset</u>

The PIC16CXXX differentiates between various kinds of reset:

- a) Power-on reset (POR)
- b) MCLR reset during normal operation
- c) MCLR reset during SLEEP
- d) WDT reset (normal operation)
- e) Brown-out Reset (BOR)
- f) Parity Error Reset (PER)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on reset, MCLR, WDT reset, Brown-out Reset, Parity Error Reset, and on MCLR reset during SLEEP. They are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. TO and PD bits are set or cleared differently in different reset situations as indicated in Table 9-4. These bits are used in software to determine the nature of the reset. See Table 9-6 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 9-7.

The $\overline{\text{MCLR}}$ reset path has a noise filter to detect and ignore small pulses. See Table 12-6 for pulse width specification.




FIGURE 9-7: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

9.4 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT), Oscillator Start-up</u> <u>Timer (OST), Brown-out Reset (BOR),</u> <u>and Parity Error Reset (PER)</u>

9.4.1 POWER-ON RESET (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.6V to 1.8V). To take advantage of the POR, just tie the $\overline{\text{MCLR}}$ pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met.

For additional information, refer to Application Note AN607 "*Power-up Trouble Shooting.*"

9.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) delay on power-up only, from POR or BOR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as PWRT is active. The PWRT delay allows VDD to rise to an acceptable level. A configuration bit, PWRTE can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Reset is enabled.

The power-up time delay will vary from chip to chip due to VDD, temperature, and process variations. See DC parameters for details.

9.4.3 OSCILLATOR START-UP TIMER (OST)


The Oscillator Start-Up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, and HS modes and only on Power-on Reset or wake-up from SLEEP.

9.4.4 BROWN-OUT RESET (BOR)

PIC16C64X & PIC16C66X devices have on-chip Brown-out Reset circuitry. A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V (Parameter D005 in ES section) for greater than parameter 35 in Table 12-6, the brown-out situation will reset the chip. A reset is not guaranteed to occur if VDD falls below 4.0V for less than parameter 35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will now be invoked and will keep the chip in reset an additional 72 ms. If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 72 ms time delay. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 9-8 shows typical Brown-out situations.

FIGURE 9-8: BROWN-OUT SITUATIONS



9.4.5 PARITY ERROR RESET (PER)

PIC16C64X & PIC16C66X devices have on-chip parity bits that can be used to verify the contents of program memory. Parity bits may be useful in applications in order to increase overall reliability of a system.

There are two parity bits for each word of Program Memory. The parity bits are computed on alternating bits of the program word. One computation is performed using even parity, the other using odd parity. As a program executes, the parity is verified. The even parity bit is XOR'd with the even bits in the program memory word. The odd parity bit is negated and XOR'd with the odd bits in the program memory word. When an error is detected, a reset is generated and the PER flag bit in the PCON register is set. This indication can allow software to act on a failure. However, there is no indication of the program memory location of the failure of the Program Memory. This flag can only be cleared in software or by a POR.

The parity array is user selectable during programming. Bit7 of the configuration word located at address 2007h can be programmed (read as '0') to disable parity checking. If left unprogrammed (read as '1'), parity checking is enabled.

9.4.6 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: First PWRT time-out is invoked after POR has expired. Then the OST is activated. The total time-out will vary based on oscillator configuration and <u>PWRTE</u> bit status. For example, in RC mode with the <u>PWRTE</u> bit set (PWRT disabled), there will be no time-out at all. Figure 9-9, Figure 9-10 and Figure 9-11 depict time-out sequences.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Then bringing $\overline{\text{MCLR}}$ high will begin execution immediately (Figure 9-10). This is useful for testing purposes or to synchronize more than one device operating in parallel.

Table 9-5 shows the reset conditions for some special registers, while Table 9-6 shows the reset conditions for all the registers.

TABLE 9-3: TIME-OUT IN VARIOUS SITUATIONS

9.4.7 POWER CONTROL/STATUS REGISTER (PCON)

The power control/status register, PCON (address 8Eh) has four bits. See Figure 4-10 for register.

Bit0 is \overline{BOR} (Brown-out Reset). \overline{BOR} is unknown on a Power-on-reset. It must initially be set by the user and checked on subsequent resets to see if $\overline{BOR} = '0'$ indicating that a Brown-out Reset has occurred. The \overline{BOR} status bit is a "don't care" bit and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

Bit1 is POR (Power-on Reset). It is cleared on a Power-on Reset and is unaffected otherwise. The user set this bit following a Power-on Reset. On subsequent resets if POR is '0', it will indicate that a Power-on Reset must have occurred.

Bit2 is PER (Parity Error Reset). It is cleared on a Parity Error Reset and must be set by user software. It will also be set on a Power-on Reset.

Bit7 is MPEEN (Memory Parity Error Enable). This bit reflects the status of the MPEEN bit in configuration word. It is unaffected by any reset or interrupt.

| Oscillator Configuration | Powe | er-up | Brown-out Reset | Wake-up | |
|--------------------------|-------------------|------------------|-------------------|------------|--|
| | PWRTE = 0 | PWRTE = 1 | Brown-out Reset | from SLEEP | |
| XT, HS, LP | 72 ms + 1024 Tosc | 1024 Tosc | 72 ms + 1024 Tosc | 1024 Tosc | |
| RC | 72 ms | _ | 72 ms | — | |

PIC16C64X & PIC16C66X

| PER | POR | BOR | то | PD | |
|-----|-----|-----|----|----|------------------------------------|
| 1 | 0 | x | 1 | 1 | Power-on Reset |
| x | 0 | x | 0 | x | Illegal, TO is set on POR |
| x | 0 | x | x | 0 | Illegal, PD is set on POR |
| 1 | 1 | 0 | 1 | 1 | Brown-out Reset |
| 1 | 1 | 1 | 0 | 1 | WDT Reset |
| 1 | 1 | 1 | 0 | 0 | WDT Wake-up |
| 1 | 1 | 1 | u | u | MCLR reset during normal operation |
| 1 | 1 | 1 | 1 | 0 | MCLR reset during SLEEP |
| 0 | 1 | 1 | 1 | 1 | Parity Error Reset |
| 0 | 0 | x | x | x | Illegal, PER is set on POR |
| 0 | x | 0 | x | x | Illegal, PER is set on BOR |

TABLE 9-4: STATUS BITS AND THEIR SIGNIFICANCE

TABLE 9-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

| Condition | Program Counter | STATUS Register | PCON Register |
|------------------------------------|-----------------------|--------------------|------------------|
| Power-on Reset | 000h | 0001 1xxx | u10x |
| MCLR reset during normal operation | 000h | 000u uuuu | uuuu |
| MCLR reset during SLEEP | 000h | 0001 0uuu | uuuu |
| WDT reset | 000h | 0000 luuu | uuuu |
| WDT Wake-up | PC + 1 | นนน0 0นนน | uuuu |
| Brown-out Reset | 000h | 0001 luuu | uuu0 |
| Parity Error Reset | 000h | 0001 luuu | 10uu |
| Interrupt Wake-up from SLEEP | PC + 1 ⁽¹⁾ | uuul Ouuu | uuuu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

TABLE 9-6: INITIALIZATION CONDITION FOR REGISTERS

| Register | Address | Power-on Reset Brown-out Reset Parity Error Reset | MCLR Reset during: - normal operation - SLEEP or WDT Reset | Wake up from SLEEP through: - interrupt - WDT time-out |
|----------------------|---------|---|---|---|
| W | - | xxxx xxxx | นนนน นนนน | นนนน นนนน |
| INDF | 00h | - | - | - |
| TMR0 | 01h | xxxx xxxx | นนนน นนนน | นนนน นนนน |
| PCL | 02h | 0000 0000 | 0000 0000 | $PC + 1^{(2)}$ |
| STATUS | 03h | 0001 1xxx | 000q quuu ⁽³⁾ | uuuq quuu ⁽³⁾ |
| FSR | 04h | xxxx xxxx | uuuu uuuu | นนนน นนนน |
| PORTA | 05h | xx 0000 | xu 0000 | uu uuuu |
| PORTB | 06h | xxxx xxxx | นนนน นนนน | นนนน นนนน |
| PORTC | 07h | xxxx xxxx | นนนน นนนน | นนนน นนนน |
| PORTD ⁽⁴⁾ | 08h | xxxx xxxx | นนนน นนนน | นนนน นนนน |
| PORTE ⁽⁴⁾ | 09h | xxx | uuu | uuu |
| CMCON | 1Fh | 00 0000 | 00 0000 | uu uuuu |
| PCLATH | 0Ah | 0 0000 | 0 0000 | u uuuu |
| INTCON | 0Bh | 0000 000x | 0000 000u | uuuu uuuu ⁽¹⁾ |
| PIR1 | 0Ch | 00 | 00 | uu ⁽¹⁾ |
| OPTION | 81h | 1111 1111 | 1111 1111 | นนนน นนนน |
| TRISA | 85h | 11 1111 | 11 1111 | uu uuuu |
| TRISB | 86h | 1111 1111 | 1111 1111 | นนนน นนนน |
| TRISC | 87h | 1111 1111 | 1111 1111 | นนนน นนนน |
| TRISD ⁽⁴⁾ | 88h | 1111 1111 | 1111 1111 | นนนน นนนน |
| TRISE ⁽⁴⁾ | 89h | 0000 -111 | 0000 -111 | uuuu -uuu |
| PIE1 | 8Ch | 00 | 00 | uu |
| PCON | 8Eh | uqqq | uuuu | uuuu |
| VRCON | 9Fh | 000- 0000 | 000- 0000 | uuu- uuuu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 9-5 for reset value for specific condition.

4: These registers are associated with the Parallel Slave Port and are not implemented on the PIC16C641/642.

PIC16C64X & PIC16C66X




FIGURE 9-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1

FIGURE 9-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2




FIGURE 9-11: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)




FIGURE 9-12: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)




FIGURE 9-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1





FIGURE 9-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



characteristics of the transistor.

9.5 Interrupts

The PIC16C641 and PIC16C642 have four sources of interrupt, while the PIC16C661 and PIC16C662 have five sources:

- External interrupt RB0/INT
- TMR0 overflow interrupt
- PORTB change interrupts (pins RB7:RB4)
- · Comparator interrupt
- Parallel Slave Port interrupt (PIC16C661/662)

The interrupt control register, (INTCON), records individual core interrupt requests in flag bits. It also has various individual enable bits and the global interrupt enable bit.

The global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which allows any pending interrupt to execute.

Those interrupts associated with the "core" have their flag and enable bits in the INTCON register. The core interrupts are: RB0/INT pin interrupt, the RB port change interrupt, and the TMR0 overflow interrupt. The INTCON register also contains the Peripheral Interrupt Enable bit, PEIE. Bit PEIE will enable/mask the peripheral interrupts (CM and PSP) from vectoring when bit PEIE is set/cleared.

Flag bits PSPIF and CMIF are contained in special function register PIR1. The corresponding interrupt enable bits (PSPIE and CMIE) are contained in special function register PIE1.

When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the RB0/INT or Port RB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 9-16). The latency is the same for one or two cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

- Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.
- Note 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.




FIGURE 9-15: INTERRUPT LOGIC

9.5.1 RB0/INT INTERRUPT

The external interrupt on the RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION<6>) is set, or falling, if bit INTEDG is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be enabled/dissetting/clearing enable abled by bit INTE (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The RB0/INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 9.8 for details on SLEEP and Figure 9-19 for timing of wake-up from SLEEP through RB0/INT interrupt.

9.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 6.0.

9.5.3 PORTB INTERRUPT

An input change on any bit of PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). For operation of PORTB (Section 5.2).

9.5.4 COMPARATOR INTERRUPT

See Section 7.6 for complete description of the comparator interrupt.




FIGURE 9-16: RB0/INT PIN INTERRUPT TIMING

9.6 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt e.g. W register and STATUS register. This will have to be implemented in software.

Example 9-1 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x70 - 0x7F in Bank 0). The user register, STATUS_TEMP, must be defined in Bank 0.

Example 9-1:

- Stores the W register regardless of current bank
- Stores the STATUS register in Bank 0
- Executes the ISR code
- Restores the STATUS (and bank select bit
 register)
- register)Restores the W register

EXAMPLE 9-1: SAVING THE STATUS AND W REGISTERS IN RAM

| MOVWF | W_TEMP | ; | Copy W to a Temporary Register regardless of current bank |
|-------|------------------|----|---|
| SWAPF | STATUS,W | ; | Swap STATUS nibbles and place into W register |
| BCF | STATUS, RPO | ; | Change to Bank 0 regardless of current bank |
| MOVWF | STATUS_TEMP | ; | Save STATUS to a Temporary register in Bank 0 |
| : | | | |
| : | (Interrupt Servi | ce | Routine) |
| : | | | |
| SWAPF | STATUS_TEMP,W | ; | Swap original STATUS register value into W (restores original bank) |
| MOVWF | STATUS | ; | Restore STATUS register from W register |
| SWAPF | W_TEMP,F | ; | Swap W_Temp nibbles and return value to W_Temp |
| SWAPF | W_TEMP,W | ; | Swap W_Temp to W to restore original W value without affecting STATUS |

9.7 Watchdog Timer (WDT)

The Watchdog Timer (WDT) is a free running on-chip RC oscillator which does not require any external components. The block diagram is shown in Figure 9-17. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. This means that the WDT will run, even if the clock on the OSC1 and OSC2 pins has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation, this is known as a WDT wake-up. The WDT can be permanently disabled by clearing configuration bit WDTE (Section 9.1).

9.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out period varies with temperature, VDD and process variations from part to part (see DC specs). If longer time-outs are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT, under software control, by writing to the OPTION register. Thus, time-out periods of up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out and generating a device RESET.

The $\overline{\text{TO}}$ bit in the STATUS register will be cleared upon a Watchdog Timer time-out (WDT Reset and WDT wake-up).

9.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT time-out occurs.

Note: When the prescaler is assigned to the WDT, always execute a CLRWDT instruction before changing the prescale value, otherwise a WDT reset may occur.

FIGURE 9-17: WATCHDOG TIMER BLOCK DIAGRAM




FIGURE 9-18: SUMMARY OF WATCHDOG TIMER REGISTERS

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|--------------|-------|----------------------|-------|-------|----------------------|-------|-------|-------|
| 2007h | Config. bits | MPEEN | BODEN ⁽¹⁾ | CP1 | CP0 | PWRTE ⁽¹⁾ | WDTE | FOSC1 | FOSC0 |
| 81h | OPTION | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 |

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 9-1 for details of the operation of these bits.

9.8 Power-Down Mode (SLEEP)

Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit in the STATUS register is cleared, the \overline{TO} bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin and the comparators and VREF module should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.

The $\overline{\text{MCLR}}$ pin must be at a logic high level (VIHMC).

9.8.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. Any device reset
- 2. Watchdog Timer Wake-up (if WDT was enabled)
- 3. Interrupt from RB0/INT pin, RB Port change, or the Comparator.

The first event will reset the device upon wake-up. However the latter two events will wake the device and then resume program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device reset. The PD bit, which is set on power-up is cleared when SLEEP is invoked. The TO bit is cleared if WDT wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the SLEEP instruction after the instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

9.8.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag set, one of the following events will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as an NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as an NOP.

To ensure that the WDT is clear, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 9-19: WAKE-UP FROM SLEEP THROUGH INTERRUPT

| , Q1 Q2 Q3 Q4 , Q1 Q2 Q3 | Q4 Q1 | , Q1 Q2 Q3 Q4 | i Q1 Q2 Q3 Q4 | Q1 Q2 Q3 Q4 | Q1 Q2 Q3 Q4 | |
|---|-----------------------|------------------------|-------------------------------|-------------|-------------------|--|
| | | | | | | |
| CLKOUT(4) ,// | | | -\/ | \/ | <u> </u> | |
| INT pin | | 1 | 1 | · · · | 1 | |
| INTF flag (INTCON<1>) | | 1 1 1 | Interrupt Latency (Note 2) | | | |
| GIE bit (INTCON<7>) | Processor in SLEEP | 1 1 1 | · | | | |
| INSTRUCTION FLOW | | 1 | 1 | · · · | l I | |
| PC X PC X PC+1 | V PC+2 | PC+2 | X PC + 2 | X 0004h | X 0005h ' | |
| Instruction { fetched { Inst(PC) = SLEEP { Inst(PC + 1 | 1) | Inst(PC + 2) | 1 1 1 | Inst(0004h) | Inst(0005h) | |
| Instruction { executed { Inst(PC - 1) SLEEP | | Inst(PC + 1) | Dummy cycle | Dummy cycle | Inst(0004h) | |
| Note 1: XT, HS or LP oscillator mode assumed. 2: Tos⊤ = 1024Tosc (drawing not to scale) This delay will not be there for RC osc mode. 3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line. | | | | | | |

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

9.9 <u>Code Protection</u>

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

| Note: | Microchip | does | not | recommend | code | | | |
|-------|------------------------------|------|-----|-----------|------|--|--|--|
| | protecting windowed devices. | | | | | | | |

9.10 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. Only the least significant 4 bits of the ID locations are used.

9.11 In-Circuit Serial Programming


The PIC16CXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a program/verify mode by holding the RB6 and RB7 pins low while raising the $\overline{\text{MCLR}}$ (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device into programming/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X Programming Specifications (Literature #DS30228).

A typical in-circuit serial programming connection is shown in Figure 9-20.

FIGURE 9-20: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



NOTES:

10.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 10-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 10-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 10-1: OPCODE FIELD DESCRIPTIONS

| Field | Description |
|---------------|--|
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register |
| k | Literal field, constant data or label |
| x | Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools. |
| d | Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1 |
| label | Label name |
| TOS | Top of Stack |
| PC | Program Counter |
| PCLATH | Program Counter High Latch |
| GIE | Global Interrupt Enable bit |
| WDT | Watchdog Timer/Counter |
| TO | Time-out bit |
| PD | Power-down bit |
| dest | Destination either the W register or the specified register file location |
| [] | Options |
| () | Contents |
| \rightarrow | Assigned to |
| <> | Register bit field |
| ∈ | In the set of |
| italics | User defined term (font is courier) |

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 10-2 lists the instructions recognized by the MPASM assembler.

Figure 10-1 shows the three general formats that the instructions can have.


| Note: | То | maintain | upward | compatibility | with |
|-------|------|------------|------------|------------------------|--------------|
| | futu | ire PIC160 | XX produ | ucts, <u>do not us</u> | <u>e</u> the |
| | OPI | TION and T | RIS instru | uctions. | |

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS



10.1 <u>Special Function Registers as</u> <u>Source/Destination</u>

The PIC16C64X & PIC16C66X's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

10.1.1 STATUS AS DESTINATION

If an instruction writes to STATUS, the Z, C, and DC bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF STATUS will clear register STATUS, and then set the Z bit leaving 0000 0100b in the register.

10.1.2 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

| Read PC: | $\text{PCL} \rightarrow \text{dest}$ |
|--------------------|---|
| Write PCL: | $\begin{array}{l} PCLATH \to PCH;\\ \text{8-bit destination value} \to PCL \end{array}$ |
| Read-Modify-Write: | $PCL \rightarrow ALU$ operand $PCLATH \rightarrow PCH$; 8-bit result $\rightarrow PCL$ |

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

10.1.3 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write). The user should keep this in mind when operating on special function registers, such as ports.

| Mnemonic, Operands | | Description Cycle | | s 14-Bit Opcode | | | Status | Notes | |
|-----------------------|--------|------------------------------|-------|-----------------|------|------|--------|----------|-------|
| | | | | MSb | | | LSb | Affected | |
| BYTE-ORIE | NTED | FILE REGISTER OPERATIONS | | | | | | | |
| ADDWF | f, d | Add W and f | 1 | 00 | 0111 | dfff | ffff | C,DC,Z | 1,2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 1,2 |
| CLRF | f | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | - | Clear W | 1 | 00 | 0001 | 0000 | 0011 | Z | |
| COMF | f, d | Complement f | 1 | 00 | 1001 | dfff | ffff | Z | 1,2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 1,2 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1(2) | 00 | 1011 | dfff | ffff | | 1,2,3 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 1,2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 00 | 1111 | dfff | ffff | | 1,2,3 |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | dfff | ffff | Z | 1,2 |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z | 1,2 |
| MOVWF | f | Move W to f | 1 | 00 | 0000 | lfff | ffff | | |
| NOP | - | No Operation | 1 | 00 | 0000 | 0xx0 | 0000 | | |
| RLF | f, d | Rotate Left f through Carry | 1 | 00 | 1101 | dfff | ffff | С | 1,2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 00 | 1100 | dfff | ffff | С | 1,2 |
| SUBWF | f, d | Subtract W from f | 1 | 00 | 0010 | dfff | ffff | C,DC,Z | 1,2 |
| SWAPF | f, d | Swap nibbles in f | 1 | 00 | 1110 | dfff | ffff | | 1,2 |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | ffff | Z | 1,2 |
| BIT-ORIENT | ED FIL | E REGISTER OPERATIONS | | | | | | | |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | | 1,2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff | | 1,2 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff | | 3 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | | 3 |
| LITERAL AI | ND CO | NTROL OPERATIONS | | | | | | | |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z | |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z | |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk | | |
| CLRWDT | - | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | TO,PD | |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 11 | 00xx | kkkk | kkkk | | |
| RETFIE | - | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 | | |
| RETLW | k | Return with literal in W | 2 | 11 | 01xx | kkkk | kkkk | | |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 | | |
| SLEEP | - | Go into standby mode | 1 | 00 | 0000 | 0110 | 0011 | TO,PD | |
| SUBLW | k | Subtract W from literal | 1 | 11 | 110x | kkkk | kkkk | C,DC,Z | |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | 1010 | | | Z | |

TABLE 10-2: INSTRUCTION SET

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

10.2 Instruction Descriptions

| ADDLW | Add Literal and W | | |
|------------------|---|--|--|
| Syntax: | [<i>label</i>] ADDLW k | | |
| Operands: | $0 \le k \le 255$ | | |
| Operation: | $(W) + k \to (W)$ | | |
| Status Affected: | C, DC, Z | | |
| Encoding: | 11 111x kkkk kkkk | | |
| Description: | The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register. | | |
| Words: | 1 | | |
| Cycles: | 1 | | |
| Example | ADDLW 0x15 | | |
| | Before Instruction W = 0x10 After Instruction W = 0x25 | | |

| ANDLW | And Literal with W | | |
|------------------|---|--|--|
| Syntax: | [<i>label</i>] ANDLW k | | |
| Operands: | $0 \le k \le 255$ | | |
| Operation: | (W) .AND. (k) \rightarrow (W) | | |
| Status Affected: | Z | | |
| Encoding: | 11 1001 kkkk kkkk | | |
| Description: | The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register. | | |
| Words: | 1 | | |
| Cycles: | 1 | | |
| Example | ANDLW 0x5F | | |
| | Before Instruction W = 0xA3 After Instruction W = 0x03 | | |

| ADDWF | Add W and f | | | |
|------------------|---|--|--|--|
| Syntax: | [<i>label</i>] ADDWF f,d | | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | | |
| Operation: | (W) + (f) \rightarrow (dest) | | | |
| Status Affected: | C, DC, Z | | | |
| Encoding: | 00 0111 dfff ffff | | | |
| Description: | Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | ADDWF FSR, 0 | | | |
| | Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0xD9 FSR = 0xC2 | | | |

| ANDWF | AND W with f | | |
|------------------|---|--|--|
| Syntax: | [<i>label</i>] ANDWF f,d | | |
| Operands: | 0 ≤ f ≤ 127 d ∈ [0,1] | | |
| Operation: | (W) .AND. (f) \rightarrow (dest) | | |
| Status Affected: | Z | | |
| Encoding: | 00 0101 dfff ffff | | |
| Description: | AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. | | |
| Words: | 1 | | |
| Cycles: | 1 | | |
| Example | ANDWF FSR, 1 | | |
| | Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0x17 FSR = 0x02 | | |

| BCF | Bit Clear | f | | |
|------------------|---|-------|--------|------|
| Syntax: | [<i>label</i>]BCF f,b | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ | | | |
| Operation: | $0 \rightarrow (f < b;$ | >) | | |
| Status Affected: | None | | | |
| Encoding: | 01 | 00bb | bfff | ffff |
| Description: | Bit 'b' in register 'f' is cleared. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | BCF | FLAG_ | REG, 7 | |
| | Before Instruction FLAG_REG = 0xC7 After Instruction FLAG_REG = 0x47 | | | |

| BTFSC | Bit Test, Skip if Clear | | | |
|------------------|--|--|--|--|
| Syntax: | [label] BTFSC f,b | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ | | | |
| Operation: | skip if (f) = 0 | | | |
| Status Affected: | None | | | |
| Encoding: | 01 10bb bfff ffff | | | |
| Description: | If bit 'b' in register 'f' is '0' then the next instruction is skipped. If bit 'b' is '0' then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a 2 cycle instruction. | | | |
| Words: | 1 | | | |
| Cycles: | 1(2) | | | |
| Example | HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • • | | | |
| | Before Instruction PC = address HERE | | | |
| | After Instruction if FLAG<1> = 0, PC = address TRUE if FLAG<1>=1, PC = address FALSE | | | |

| BSF | Bit Set f | | | |
|------------------|---|---------------|--------|------|
| Syntax: | [<i>label</i>]BSF f,b | | | |
| Operands: | $0 \le f \le 12$ $0 \le b \le 7$ | .7 | | |
| Operation: | $1 \rightarrow (f < b;$ | >) | | |
| Status Affected: | None | | | |
| Encoding: | 01 | 01bb | bfff | ffff |
| Description: | Bit 'b' in re | gister 'f' is | s set. | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | BSF | FLAG_F | REG, 7 | |
| | Before Instruction FLAG_REG = 0x0A After Instruction FLAG_REG = 0x8A | | | |

| BTFSS | Bit Test f, Skip if Set | | | |
|------------------|---|--|--|--|
| Syntax: | [label] BTFSS f,b | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$ | | | |
| Operation: | skip if (f) = 1 | | | |
| Status Affected: | None | | | |
| Encoding: | 01 11bb bfff ffff | | | |
| Description: | If bit 'b' in register 'f' is '1' then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a 2 cycle instruction. | | | |
| Words: | 1 | | | |
| Cycles: | 1(2) | | | |
| Example | HERE BTFSC FLAG,1 FALSE GOTO PROCESS_CODE TRUE • • • | | | |
| | Before Instruction PC = address HERE After Instruction | | | |
| | if FLAG<1> = 0, PC = address FALSE if FLAG<1> = 1, PC = address TRUE | | | |

| CLRF | Clear f | | | | |
|------------------|---|---------|-------|--------|-------------------|
| Syntax: | [<i>label</i>] CLRF f | | | | |
| Operands: | $0 \le f \le 12$ | 27 | | | |
| Operation: | $\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$ | | | | |
| Status Affected: | Z | | | | |
| Encoding: | 00 | 0001 | 1ff | f | ffff |
| Description: | The contents of register 'f' are cleared and the Z bit is set. | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Example | CLRF | FLAG | G_REG | 3 | |
| | After Inst | FLAG_RE | ∃G | = = | 0x5A 0x00 1 |

| CALL | Call Subroutine | | |
|------------------|--|--|--|
| Syntax: | [<i>label</i>] CALL k | | |
| Operands: | $0 \le k \le 2047$ | | |
| Operation: | (PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11> | | |
| Status Affected: | None | | |
| Encoding: | 10 0kkk kkkk kkkk | | |
| Description: | Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two cycle instruction. | | |
| Words: | 1 | | |
| Cycles: | 2 | | |
| Example | HERE CALL THERE | | |
| | Before Instruction PC = Address HERE After Instruction PC = Address THERE TOS = Address HERE+1 | | |

| CLRW | Clear W | | | |
|------------------|--|------------------------------|-------------------|--------|
| Syntax: | [label] CLRW | | | |
| Operands: | None | | | |
| Operation: | $\begin{array}{c} 00h \rightarrow (V \\ 1 \rightarrow Z \end{array}$ | V) | | |
| Status Affected: | Z | | | |
| Encoding: | 00 | 0001 | 0000 | 0011 |
| Description: | W register set. | is cleare | d. Zero bit | (Z) is |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | CLRW | | | |
| | Before In | struction | 1 | |
| | After Inst | W = ruction W = Z = | 0x5A 0x00 1 | |

| CLRWDT | Clear Watchdog Timer | | | | |
|------------------|---|--|--|--|--|
| Syntax: | [label] CLRWDT | | | | |
| Operands: | None | | | | |
| Operation: | $\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$ | | | | |
| Status Affected: | TO, PD | | | | |
| Encoding: | 00 0000 0110 0100 | | | | |
| Description: | CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set. | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Example | CLRWDT | | | | |
| | Before Instruction WDT counter = ? After Instruction WDT counter = 0x00 WDT prescaler = 0 TO = 1 PD = 1 | | | | |
| COMF | Complement f | | | | |
| Syntax: | [label] COMF f,d | | | | |
| Operands: | 0 ≤ f ≤ 127 d ∈ [0,1] | | | | |
| Operation: | $(\overline{f}) \rightarrow (dest)$ | | | | |
| Status Affected: | Z | | | | |
| Encoding: | 00 1001 dfff ffff | | | | |
| Description: | The contents of register 'f' are comple- mented. If 'd' is 0 the result is stored in W. If 'd' is 1 the result is stored back in register 'f'. | | | | |
| Words: | 1 | | | | |
| - · | | | | | |

| 1 | | | |
|-----------|------------|------|------|
| COMF | RE | G1,0 | |
| Before Ir | nstructior | ٦ | |
| | REG1 | = | 0x13 |
| After Ins | truction | | |
| | REG1 | = | 0x13 |
| | W | = | 0xEC |

| DECF | Decrement f |
|------------------|---|
| Syntax: | [label] DECF f,d |
| Operands: | $0 \le f \le 127$ |
| | d ∈ [0,1] |
| Operation: | (f) - 1 \rightarrow (dest) |
| Status Affected: | Z |
| Encoding: | 00 0011 dfff ffff |
| Description: | Decrement register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. |
| Words: | 1 |
| Cycles: | 1 |
| Example | DECF CNT, 1 |
| | Before Instruction |
| | CNT = 0x01 |
| | Z = 0 After Instruction |
| | CNT = 0x00 |
| | Z = 1 |
| | |
| DECFSZ | Decrement f, Skip if 0 |
| Syntax: | [<i>label</i>] DECFSZ f,d |

| DECFSZ | Decrement f, Skip if 0 | | | |
|------------------|--|--|--|--|
| Syntax: | [label] DECFSZ f,d | | | |
| Operands: | 0 ≤ f ≤ 127 d ∈ [0,1] | | | |
| Operation: | (f) - 1 \rightarrow (dest); skip if result = 0 | | | |
| Status Affected: | None | | | |
| Encoding: | 00 1011 dfff ffff | | | |
| Description: | The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two cycle instruction. | | | |
| Words: | 1 | | | |
| Cycles: | 1(2) | | | |
| Example | HERE DECFSZ CNT, 1 GOTO LOOP | | | |
| | CONTINUE • • | | | |
| | $\begin{array}{rcl} Before \ Instruction \\ PC &= & address \ {\rm HERE} \\ After \ Instruction \\ CNT &= & CNT - 1 \\ if \ CNT &= & 0, \\ PC &= & address \ {\rm CONTINUE} \\ if \ CNT \neq & 0, \\ PC &= & address \ {\rm HERE} + 1 \\ \end{array}$ | | | |

Cycles:

Example

| GOTO | Unconditional Branch | INCFSZ | Increment f, Skip if 0 | | | |
|------------------------|---|------------------|--|--|--|--|
| Syntax: | [<i>label</i>] GOTO k | Syntax: | [<i>label</i>] INCFSZ f,d | | | |
| Operands: | $0 \le k \le 2047$ | Operands: | $0 \le f \le 127$ | | | |
| Operation: | $k \rightarrow PC < 10:0>$ | | d ∈ [0,1] | | | |
| | $PCLATH<4:3> \rightarrow PC<12:11>$ | Operation: | (f) + 1 \rightarrow (dest), skip if result = 0 | | | |
| Status Affected: | None | Status Affected: | None | | | |
| Encoding: | 10 1kkk kkkk kkkk | Encoding: | 00 1111 dfff ffff | | | |
| Description: Words: | GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction. | Description: | The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a | | | |
| Cycles: | 2 | | two cycle instruction. | | | |
| Example | GOTO THERE | Words: | 1 | | | |
| · | After Instruction | Cycles: | 1(2) | | | |
| | PC = Address THERE | Example | HERE INCFSZ CNT, 1 GOTO LOOP | | | |
| | | | CONTINUE • • | | | |
| | | | Before Instruction PC = address HERE | | | |

| INCF | Increment f |
|------------------|---|
| Syntax: | [label] INCF f,d |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ |
| Operation: | (f) + 1 \rightarrow (dest) |
| Status Affected: | Z |
| Encoding: | 00 1010 dfff ffff |
| Description: | The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. |
| Words: | 1 |
| Cycles: | 1 |
| Example | INCF CNT, 1 |
| | Before Instruction CNT = 0xFF Z = 0 After Instruction CNT = 0x00 Z = 1 |

| IORLW | Inclusive OR Literal with W | | | |
|------------------|---|--|--|--|
| Syntax: | [<i>label</i>] IORLW k | | | |
| Operands: | $0 \le k \le 255$ | | | |
| Operation: | (W) .OR. $k \rightarrow$ (W) | | | |
| Status Affected: | Z | | | |
| Encoding: | 11 1000 kkkk kkkk | | | |
| Description: | The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | IORLW 0x35 | | | |
| | Before Instruction W = 0x9A After Instruction W = 0xBF Z = 1 | | | |

After Instruction CNT =

if CNT=

= if CNT≠

=

PC

PC

CNT + 1

address CONTINUE

address HERE +1

0,

0,

| IORWF | Inclusive OR W with f | | | | |
|------------------|---|-----------------------------|-----------------|-----------------------------------|--------|
| Syntax: | [label] | IORWF | f,c | ł | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | | | |
| Operation: | (W) .OR. | $(f) \rightarrow (de)$ | est) | | |
| Status Affected: | Z | | | | |
| Encoding: | 00 | 0100 | df | ff | ffff |
| Description: | Inclusive C ter 'f'. If 'd' the W regis placed bac | is 0 the re ster. If 'd' | esult is 1 t | is pla he re | ced in |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Example | IORWF | | RESU | JLT, | 0 |
| | After Insti | RESULT W | = | 0x13 0x91 0x13 0x93 1 | 5 |

| MOVF | Move f |
|------------------|---|
| Syntax: | [label] MOVF f,d |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$ |
| Operation: | $(f) \rightarrow (dest)$ |
| Status Affected: | Z |
| Encoding: | 00 1000 dfff ffff |
| Description: | The contents of register f is moved to a destination dependant upon the sta- tus of d. If $d = 0$, destination is W reg- ister. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected. |
| Words: | 1 |
| Cycles: | 1 |
| Example | MOVF FSR, 0 |
| | After Instruction W = value in FSR register Z = 1 |

| MOVLW | Move Literal to W | | | | | |
|------------------|--|----------------|------|--|--|--|
| Syntax: | [<i>label</i>] MOVLW k | | | | | |
| Operands: | $0 \le k \le 255$ | | | | | |
| Operation: | $k \rightarrow (W)$ | | | | | |
| Status Affected: | None | | | | | |
| Encoding: | 11 00xx kkkk kkkk | | | | | |
| Description: | The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | MOVLW | 0x5A | | | | |
| | After Inst | ruction W = | 0x5A | | | |

| MOVWF | Move W to f | | | | | | |
|------------------|---|--|--|--|--|--|--|
| Syntax: | [label] MOVWF f | | | | | | |
| Operands: | $0 \le f \le 127$ | | | | | | |
| Operation: | $(W) \rightarrow (f)$ | | | | | | |
| Status Affected: | None | | | | | | |
| Encoding: | 00 0000 1fff ffff | | | | | | |
| Description: | Move data from W register to register 'f'. | | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example | MOVWF OPTION | | | | | | |
| | $\begin{array}{rcl} \text{Before Instruction} & & \\ & \text{OPTION} & = & 0xFF \\ W & = & 0x4F \\ \text{After Instruction} & & \\ & & \\ & \text{OPTION} & = & 0x4F \\ W & = & 0x4F \end{array}$ | | | | | | |

| NOP | No Operation | | | | |
|------------------|--------------|------|------|------|--|
| Syntax: | [label] | NOP | | | |
| Operands: | None | | | | |
| Operation: | No operation | | | | |
| Status Affected: | None | | | | |
| Encoding: | 00 | 0000 | 0xx0 | 0000 | |
| Description: | No operat | ion. | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Example | NOP | | | | |

| RETFIE | Return from Interrupt | | | | |
|------------------|---|--|--|--|--|
| Syntax: | [label] RETFIE | | | | |
| Operands: | None | | | | |
| Operation: | $\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$ | | | | |
| Status Affected: | None | | | | |
| Encoding: | 00 0000 0000 1001 | | | | |
| Description: | Return from Interrupt. Stack is POPed and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by set- ting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two cycle instruction. | | | | |
| Words: | 1 | | | | |
| Cycles: | 2 | | | | |
| Example | RETFIE | | | | |
| | After Interrupt PC = TOS GIE = 1 | | | | |

| | | 313101 | Load Option Register | | | |
|--|--|--|--|--|--|--|
| [label] | OPTION | ٧ | | | | |
| None | | | | | | |
| $(W) \rightarrow OI$ | PTION | | | | | |
| None | | | | | | |
| 00 | 0000 | 0110 | 0010 | | | |
| loaded in t instruction patibility w Since OPT | he OPTIC is suppoi ith PIC16 ION is a | DN registe rted for co C5X produ readable/v | r. This de com- ucts. vritable | | | |
| 1 | | | | | | |
| | | | | | | |
| To maintain upward compatibility with future PIC16CXX products, do not use this instruction. | | | | | | |
| | None (W) → OI None 00 The conter loaded in t instruction patibility w Since OPT register, th it. 1 1 To mainta with futu | None (W) → OPTION None 00 0000 The contents of the loaded in the OPTIC instruction is suppor patibility with PIC16 Since OPTION is a register, the user ca it. 1 1 To maintain upwa with future PIC166 | (W) → OPTION None 00 0000 0110 The contents of the W register loaded in the OPTION register instruction is supported for corpatibility with PIC16C5X produ Since OPTION is a readable/v register, the user can directly a it. 1 To maintain upward compa with future PIC16CXX produce | | | |

| RETLW | Return with Literal in W | | | |
|------------------|---|--|--|--|
| Syntax: | [<i>label</i>] RETLW k | | | |
| Operands: | $0 \le k \le 255$ | | | |
| Operation: | $\begin{array}{l} k \rightarrow (W);\\ TOS \rightarrow PC \end{array}$ | | | |
| Status Affected: | None | | | |
| Encoding: | 11 01xx kkkk kkkk | | | |
| Description: | The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction. | | | |
| Words: | 1 | | | |
| Cycles: | 2 | | | |
| Example | CALL TABLE ;W contains table ;offset value . ;W now has table value | | | |
| TABLE | ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; | | | |
| | Before Instruction W = 0x07 After Instruction W = value of k8 | | | |
| | | | | |

| RETURN | Return from Subroutine | | | | |
|------------------|---|---------------|-----|--|--|
| Syntax: | [label] RETURN | | | | |
| Operands: | None | | | | |
| Operation: | $\text{TOS} \rightarrow \text{P}$ | C | | | |
| Status Affected: | None | | | | |
| Encoding: | 00 0000 0000 1000 | | | | |
| Description: | Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction. | | | | |
| Words: | 1 | | | | |
| Cycles: | 2 | | | | |
| Example | RETURN | | | | |
| | After Inte | rrupt PC = | TOS | | |

| RRF | Rotate Right f through Carry | | | | | | |
|------------------|--|----------------|-------------|-------------------|------|--|--|
| Syntax: | [label] RRF f,d | | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$ | | | | | | |
| Operation: | See desc | ription b | elow | , | | | |
| Status Affected: | С | | | | | | |
| Encoding: | 00 | 1100 | dfi | Ef | ffff | | |
| Description: | The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. | | | | | | |
| | | | Regis | tert | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example | RRF | | REG1 | ,0 | | | |
| | | REG1 C | = | 1110 0 | 0110 | | |
| | , | REG1 W C | = = = | 1110 0111 0 | | | |

| RLF | Rotate Left f through Carry | SLEEP | |
|------------------|--|------------------|--|
| Syntax: | [<i>label</i>] RLF f,d | Syntax: | [label] SLEEP |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | Operands: | None |
| Operation: | See description below | Operation: | 00h \rightarrow WDT, 0 \rightarrow WDT prescaler, |
| Status Affected: | С | | $1 \rightarrow \overline{TO}$, |
| Encoding: | 00 1101 dfff ffff | | $0 \rightarrow \overline{PD}$ |
| Description: | The contents of register 'f' are rotated | Status Affected: | TO, PD |
| | one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in | Encoding: | 00 0000 0110 0011 |
| | the W register. If 'd' is 1 the result is | Description: | The power-down status bit, PD is cleared. Time-out status bit, TO is |
| | stored back in register 'f'. | | set. Watchdog Timer and its pres- |
| | C Register f | | caler are cleared. The processor is put into SLEEP |
| Words: | 1 | | mode with the oscillator stopped. |
| Cycles: | 1 | | See Power-Down Mode (SLEEP) for more details. |
| Example | RLF REG1,0 | Words: | 1 |
| | Before Instruction | Cycles: | 1 |
| | REG1 = 1110 0110 C = 0 | Example: | SLEEP |
| | After Instruction | | |
| | REG1 = 1110 0110 W = 1100 1100 | | |
| | C = 1 | | |

| SUBLW | Subtract W from Literal | SUBWF | Subtract W from f |
|--------------|--|---------------------------|--|
| Syntax: | [<i>label</i>] SUBLW k | Syntax: | [label] SUBWF f,d |
| Operands: | $0 \le k \le 255$ | Operands: | $0 \le f \le 127$ |
| Operation: | $k \text{ - } (W) \to (W)$ | | d ∈ [0,1] |
| Status | C, DC, Z | Operation: | (f) - (W) \rightarrow (dest) |
| Affected: | | Status Affected: | C, DC, Z |
| Encoding: | 11 110x kkkk kkkk | | |
| Description: | The W register is subtracted (2's com- plement method) from the eight bit literal 'k'. The result is placed in the W register. | Encoding: Description: | 00 0010 dfff ffff Subtract (2's complement method) W register from register 'f'. If 'd' is 0 the result is |
| Words: | 1 | | stored in the W register. If 'd' is 1 the result is stored back in register 'f'. |
| Cycles: | 1 | Words: | 1 |
| Example 1: | SUBLW 0x02 | Cycles: | 1 |
| | Before Instruction | Example 1: | SUBWF REG1,1 |
| | W = 1 | | Before Instruction |
| | C = ? | | REG1 = 3 |
| | After Instruction | | W = 2 |
| | W = 1 C = 1; result is positive | | C = ? |
| Example 2: | Before Instruction | | After Instruction |
| | W = 2 | | REG1 = 1 W = 2 |
| | C = ? | | C = 2 C = 1; result is positive |
| | After Instruction | Example 2: | Before Instruction |
| | W = 0 | | REG1 = 2 |
| - | C = 1; result is zero | | W = 2 $C = ?$ |
| Example 3: | Before Instruction | | After Instruction |
| | W = 3 $C = ?$ | | REG1 = 0 |
| | After Instruction | | W = 2 |
| | W = 0xFF | | C = 1; result is zero |
| | C = 0; result is nega- | Example 3: | Before Instruction |
| | tive | | REG1 = 1 W = 2 |
| | | | $ \begin{array}{llllllllllllllllllllllllllllllllllll$ |
| | | | After Instruction |
| | | | REG1 = 0xEE |

| REG1 | = | 0xFF |
|------|---|-----------------------|
| W | = | 2 |
| С | = | 0; result is negative |

| SWAPF | Swap Ni | bbles in | f | | |
|------------------|---|-----------|--------|------------|------|
| Syntax: | [label] | SWAPF | f,d | | |
| Operands: | 0 ≤ f ≤ 127 d ∈ [0,1] | | | | |
| Operation: | (f<3:0>) → (dest<7:4>), (f<7:4>) → (dest<3:0>) | | | | |
| Status Affected: | None | | | | |
| Encoding: | 00 | 1110 | dff | f | ffff |
| Description: | The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'. | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Example | SWAPF | REG, | 0 | | |
| | Before Instruction | | | | |
| | | REG1 | = | 0xA | .5 |
| | After Inst | ruction | | | |
| | | REG1 W | = = | 0xA 0x5 | |

| XORLW | Exclusive OR Literal with W |
|------------------|---|
| Syntax: | [label] XORLW k |
| Operands: | $0 \le k \le 255$ |
| Operation: | (W) .XOR. $k \rightarrow (W)$ |
| Status Affected: | Z |
| Encoding: | 11 1010 kkkk kkkk |
| Description: | The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register. |
| Words: | 1 |
| Cycles: | 1 |
| Example: | XORLW 0xAF |
| | Before Instruction |
| | W = 0xB5 |
| | After Instruction |
| | W = 0x1A |

| TRIS | Load TRIS Register | | | | | | |
|------------------|---|--|--|--|--|--|--|
| Syntax: | [label] TRIS f | | | | | | |
| Operands: | $5 \le f \le 7$ | | | | | | |
| Operation: | (W) \rightarrow TRIS register f; | | | | | | |
| Status Affected: | None | | | | | | |
| Encoding: | 00 0000 0110 0fff | | | | | | |
| Description: | The instruction is supported for code compatibility with the PIC16C5X prod- ucts. Since TRIS registers are read- able and writable, the user can directly address them. | | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example | | | | | | | |
| | To maintain upward compatibility with future PIC16CXX products, do not use this instruction. | | | | | | |

| XORWF | Exclusiv | e OR W | with f | F |
|------------------|--|----------------------------|-----------------------|--------------|
| Syntax: | [label] | XORWF | f,d | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 12 \\ d \in \ [0,1] \end{array}$ | 7 | | |
| Operation: | (W) .XOF | R. (f) \rightarrow (o | dest) | |
| Status Affected: | Z | | | |
| Encoding: | 00 | 0110 | dff | f fff |
| Description: | is 1 the res 'f'. | th register ored in the | r 'f'. If ' e W re | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | XORWF | REG | 1 | |
| | Before In | struction | | |
| | | REG W | = = | 0xAF 0xB5 |
| | After Inst | ruction | | |
| | | REG W | = = | 0x1A 0xB5 |

NOTES:

11.0 DEVELOPMENT SUPPORT

11.1 Development Tools

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXX In-Circuit Emulator
- PRO MATE[®] II Universal Programmer
- PICSTART[®] Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB-SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy logic development system (fuzzyTECH[®]–MP)

11.2 <u>PICMASTER: High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXX and PIC17CXX families. PICMASTER is supplied with the MPLABTM Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows[®] 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

11.3 ICEPIC: Low-cost PIC16CXX In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT[®] through Pentium[™] based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

11.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC16C5X, PIC16CXX, PIC17CXX and PIC14000 devices. It can also set configuration and code-protect bits in this mode.

11.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12C5XX, PIC14000, PIC16C5X, PIC16CXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

11.6 <u>PICDEM-1 Low-Cost PIC16/17</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

11.7 <u>PICDEM-2 Low-Cost PIC16CXX</u> <u>Demonstration Board</u>

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I²C bus and separate headers for connection to an LCD module and a keypad.

11.8 <u>PICDEM-3 Low-Cost PIC16CXX</u> Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals. PICDEM-3 will be available in the 3rd guarter of 1996.

11.9 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

11.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PChosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers. MPASM allows full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

11.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

11.12 C Compiler (MPLAB-C)

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display (PICMASTER emulator software versions 1.13 and later).

11.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB[™] demonstration board for hands-on experience with fuzzy logic systems implementation.

11.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

11.15 <u>SEEVAL[®] Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials[™] and secure serials. The Total Endurance[™] Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

11.16 <u>TrueGauge[®] Intelligent Battery</u> <u>Management</u>

The TrueGauge development tool supports system development with the MTA11200B TrueGauge Intelligent Battery Management IC. System design verification can be accomplished before hardware prototypes are built. User interface is graphically-oriented and measured data can be saved in a file for exporting to Microsoft Excel.

11.17 <u>KEELOQ[®] Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

TABLE 11-1: DEVELOPMENT TOOLS FROM MICROCHIP

| Product | ** MPLAB™ Integrated Development | MPLAB™ C Compiler | MP-DriveWay Applications Code | fuzzyTECH®-MP Explorer/Edition Fuzzy Logic | *** PICMASTER®/ PICMASTER-CE In-Circuit | ICEPIC Low-Cost In-Circuit | ****PRO MATE™ II Universal Microchin | PICSTART® Lite Ultra Low-Cost Dev Kit | PICSTART® Plus Low-Cost Universal |
|---|--|-----------------------------------|-------------------------------------|--|---|---|---|--|---|
| | Environment | | Generator | Dev. Tool | Emulator | Emulator | Programmer | | Dev. Kit |
| PIC12C508, 509 | SW007002 | SW006005 | I | I | EM167015/ EM167101 | | DV007003 | 1 | DV003001 |
| PIC14000 | SW007002 | SW006005 | I | I | EM147001/ EM147101 | 1 | DV007003 | 1 | DV003001 |
| PIC16C52, 54, 54A, 55, 56, 57, 58A | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167015/ EM167101 | EM167201 | DV007003 | DV162003 | DV003001 |
| PIC16C554, 556, 558 | SW007002 | SW006005 | I | DV005001/ DV005002 | EM167033/ EM167113 | 1 | DV007003 | 1 | DV003001 |
| PIC16C61 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167021/ N/A | EM167205 | DV007003 | DV162003 | DV003001 |
| PIC16C62, 62A, 64, 64A | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167025/ EM167103 | EM167203 | DV007003 | DV162002 | DV003001 |
| PIC16C620, 621, 622 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167023/ EM167109 | EM167202 | DV007003 | DV162003 | DV003001 |
| PIC16C63, 65, 65A, 73, 73A, 74, 74A | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167025/ EM167103 | EM167204 | DV007003 | DV162002 | DV003001 |
| PIC16C641, 642, 661, 662* | SW007002 | SW006005 | I | I | EM167035/ EM167105 | 1 | DV007003 | DV162002 | DV003001 |
| PIC16C71 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167027/ EM167105 | EM167205 | DV007003 | DV162003 | DV003001 |
| PIC16C710, 711 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167027/ EM167105 | 1 | DV007003 | DV162003 | DV003001 |
| PIC16C72 | SW007002 | SW006005 | SW006006 | I | EM167025/ EM167103 | 1 | DV007003 | DV162002 | DV003001 |
| PIC16F83 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167029/ EM167107 | | DV007003 | DV162003 | DV003001 |
| PIC16C84 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167029/ EM167107 | EM167206 | DV007003 | DV162003 | DV003001 |
| PIC16F84 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167029/ EM167107 | 1 | DV007003 | DV162003 | DV003001 |
| PIC16C923, 924* | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM167031/ EM167111 | | DV007003 | | DV003001 |
| PIC17C42, 42A, 43, 44 | SW007002 | SW006005 | SW006006 | DV005001/ DV005002 | EM177007/ EM177107 | | DV007003 | | DV003001 |
| *Contact Microchip Technology for availability date **MPLAB Integrated Development Environment includes MPLAB-SIM Simulator and MPASM Assembler | chnology for avai velopment Envirc | lability date onment include: | s MPLAB-SIM Si | mulator and | ***All PICMASTER and PICMASTER-CE ordering part numbers above include PRO MATE II programmer ****PRO MATE socket modules are ordered separately. See development systems ordering guide for specific ordering part numbers | and PICMAST rogrammer it modules are or specific ord | II PICMASTER and PICMASTER-CE ordering par PRO MATE II programmer RO MATE socket modules are ordered separately. ordering guide for specific ordering part numbers | ***All PICMASTER and PICMASTER-CE ordering part numbers above include PRO MATE II programmer **PRO MATE socket modules are ordered separately. See development syster ordering guide for specific ordering part numbers | lude ystems |
| Product | TRUEGAUG | TRUEGAUGE® Development Kit | | SEEVAL® Designers Kit | Hopping Code Security Programmer Kit | Security Prog | | Hopping Code Security Eval/Demo Kit | ity Eval/Demo Kit |
| All 2 wire and 3 wire Serial EEPROM's | | N/A | | DV243001 | | N/A | | N/A | |
| MTA11200B | | DV114001 | | N/A | | N/A | | N/A | |
| HCS200, 300, 301 * | | N/A | | N/A | – | PG306001 | | DM303001 | 001 |

12.0 ELECTRICAL SPECIFICATIONS

| Absolute Maximum Ratings † |
|---|
| Ambient Temperature under bias40° to +125°C |
| Storage Temperature |
| Voltage on any pin with respect to Vss (except VDD and MCLR)0.3V to VDD + 0.3V |
| Voltage on VDD with respect to Vss 0 to +7.5V |
| Voltage on MCLR with respect to Vss (Note 2)0 to +14V |
| Total power Dissipation (Note 1) |
| Maximum Current out of Vss pin |
| Maximum Current into VDD pin |
| Input Clamp Current, Iik (Vi<0 or Vi> VDD) |
| Output Clamp Current, IOK (Vo <0 or Vo>VDD)±20 mA |
| Maximum Output Current sunk by any I/O pin |
| Maximum Output Current sourced by any I/O pin |
| Maximum current sunk by PORTA, PORTB, and PORTE (combined) (Note 2) |
| Maximum current sourced by PORTA, PORTB, and PORTE (combined) (Note 2) |
| Maximum current sunk by PORTC and PORTD (combined) (Note 2) |
| Maximum current sourced by PORTC and PORTD (combined) (Note 2) |
| Note 1: Power dissipation is calculated as follows: PDIS = $VDD \times \{IDD - \Sigma \mid OH\} + \sum \{(VDD-VOH) \times IOH\} + \sum (VOI \times IOL)$ |
| Note 2: PORTD and PORTE are not implemented on the PIC 16C641 and PIC 16C642. |

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 12-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

| osc | PIC16C641-04 PIC16C642-04 PIC16C661-04 PIC16C662-04 | PIC16C641-10 PIC18C642-18 PIC16C661-10 PIC16C662-10 | PIC16C641-20 PIC16C642-20 PIC16C661-20 PIC16C662-20 | PIC16LC641-04 PIC16LC642-04 PIC16LC661-04 PIC16LC662-04 | JW Devices |
|-----|---|--|--|---|--|
| RC | VDD: 4.0V to 6.0V IDD: 5 mA max @ 5.5V IPD: 21 μA max @ 4.0V Freq: 4.0 MHz max.) | VDp: 4.5V to 8.5V DD: 2.7 mA typ. @ 5.5V IPQ: 1.5 μA typ. @ 4.0V Freq. 4.0 MHz max. | VDD: 4.5V to 5.5V IDD: 2.7 mA typ. @ 5.5V IPD: 1.5 μA typ. @ 4.0V Freq: 4.0 MHz max. | VDD: 3.0V to 6.0V IDD: 2.0 mA typ. @ 3.0V IPD: 0.9 μA typ. @ 3.0V Freq: 4.0 MHz max. | VDD: 4.0V to 6.0V IDD: 5 mA max. @ 5.5V IPD: 21 μA max. @ 4.0V Freq: 4.0 MHz Max. |
| ХТ | VDD: 4.0% to 6.0% IDD: 5 mA hax. @ 5.5% IPD: 21 nA max. @ 4.0% Freg: 4.0 MHz max. | Vep: 4.5V to 5.5V ΔD: 2.7 mA typ. @ 5.5V IPD: 1.5 μA typ. @ 4.0V Freq: 4.0 MHz max. | VDD: 4.5V to 5.5V IDD: 2.7 mA typ. @ 5.5V IPD: 1.5 μA typ. @ 4.0V Freq: 4.0 MHz max. | VDD: 3.0V to 6.0V IDD: 2.0 mA typ. @ 3.0V IPD: 0.9 μA typ. @ 3.0V Freq: 4.0 MHz max. | VDD: 4.0V to 6.0V IDD: 5 mA max. @ 5.5V IPD: 21 μA max. @ 4.0V Freq: 4.0 MHz max. |
| нs | Vsp: 4/5V to 5.5V IDD: 13,5 mA typ. @ 5.5V IPD: 15 μA typ. @ 4.5V Freq: 4.0 MHz max. | VDD: 4.5V to 5.5V IDD: 30 mA max. @ 5.5V IPD: 1.5 μA typ. @ 4.5V Freq: 10 MHz max. | VDD: 4.5V to 5.5V IDD: 30 mA max. @ 5.5V IPD: 1.5 μA typ. @ 4.5V Freq: 20 MHz max. | Do not use in HS mode | VDD: 4.5V to 5.5V IDD: 30 mA max. @ 5.5V IPD: 1.5 μA typ. @ 4.5V Freq: 10 MHz max. |
| LP | VDD: 4.0V to 6.0V IDD: 52.5 μA typ. @ 32 kHz, 4.0V IPD: 0.9 μA typ. @ 4.0V Freq: 200 kHz max. | Do not use in LP mode | Do not use in LP mode | VDD: 3.0V to 6.0V IDD: 48 μA max. @ 32 kHz, 3.0V IPD: 5.0 μA max. @ 3.0V Freq: 200 kHz max. | VDD: 3.0V to 6.0V IDD: 48 μA max. @ 32 kHz, 3.0V IPD: 5.0 μA max. @ 3.0V Freq: 200 kHz max. |

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

© 1996 Microchip Technology Inc.

12.1 DC Characteristics: PIC16C641/642/661/662-04 (Commercial, Industrial, Automotive) PIC16C641/642/661/662-10 (Commercial, Industrial, Automotive) PIC16C641/642/661/662-20 (Commercial, Industrial, Automotive)

| | | Standard Operating Conditions (| unless | otherwi | se sta | ted) | |
|---------------|----------------|--|-----------------------|------------|------------|----------|--|
| | | Operating temperature -40°C | ≤ TA ≤ | +85°C | for | industr | ial, |
| | | 0°C | | +70°C | | mmerci | • |
| | 1 | | | +125°C | | tomotiv | |
| Param No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions |
| D001 D001A | Vdd | Supply Voltage | 4.0 4.5 | - | 6.0 5.5 | V V | XT, RC and LP osc configuration HS osc configuration |
| D002* | Vdr | RAM Data Retention Voltage ⁽¹⁾ | 1.5 | _ | _ | V | Device in SLEEP mode |
| D003 | VPOR | VDD start voltage to ensure internal Power-on Reset signal | - | Vss | - | V | See section on Power-on Reset for details |
| D004* | SVDD | VDD rise rate to ensure internal Power-on Reset signal | 0.05 | _ | _ | V/ms | See section on Power-on Reset for details |
| D005 | VBOR | Brown-out Reset Voltage | 3.7 | 4.0 | 4.3 | V | BODEN configuration bit is clear |
| | | | 3.7 | 4.0 | 4.4 | V | Automotive |
| D010 | IDD | Supply Current ⁽²⁾ | _ | 2.7 | 5 | mA | XT and RC ose configuration Fose = 4 MHz, VDD = 5.5V, WDT disabled ⁽⁴⁾ |
| D010A | | | - | 35 | 70 | TRA | LP osc configuration, PIC16C64X & PIC16C66X-04 only Fosc = 32 kHz, VDD = 4.0V, WDT disabled |
| D013 | | | | 13.5 | 30 | mA | HS osc configuration Fosc = 20 MHz, VDD = 5.5V, WDT disabled |
| | | Module Differential Current (5) | \setminus | \sim | | | |
| D015 | ΔIBOR | Brown-out Reset Current | | 350 | 425 | μA | BODEN bit is clear, VDD = 5.0V |
| D016 | | Comparator Current for each Comparator | $\left \right\rangle$ | _ | 100 | μA | VDD = 4.0V |
| D017 | Δ IVREF | VREF Current | K - | _ | 300 | μA | VDD = 4.0V |
| D021 | ΔIWDT | WDTCurrent | | 6.0 — | 20 25 | μΑ μΑ | VDD = 4.0V Automotive |
| D021 | IPD | Power-down Current (3) | - | 1.5 2.5 | 21 24 | μΑ μΑ | VDD = 4.0V, WDT disabled Automotive |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1; This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-statedTM, pulled to VDD, \overline{MCLR} = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

12.2 DC Characteristics: PIC16LC641/642/661/662-04 (Commercial, Industrial)

| | | Standard Operating Conditions (| unless | otherwi | se sta | ted) | |
|--------------|----------------|--|--|-------------------------------|----------------------|---------|---|
| | | Operating temperature -40° C | | | | industr | ial and |
| | | 0°C | \leq TA \leq | +70°C | COI | nmerci | al |
| Param No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
| D001 | Vdd | Supply Voltage | 3.0 | _ | 6.0 | V | XT, RC, and LP osc configuration |
| D002* | Vdr | RAM Data Retention Voltage ⁽¹⁾ | 1.5 | _ | - | V | Device in SLEEP mode |
| D003 | VPOR | VDD start voltage to ensure internal Power-on Reset signal | - | Vss | - | V | See section on Power-on Reset for details |
| D004* | SVDD | VDD rise rate to ensure internal Power-on Reset signal | 0.05 | _ | _ | V/ms | See section on Power-on Reset for details |
| D005 | VBOR | Brown-out Reset Voltage | 3.7 | 4.0 | 4.3 | V | BODEN configuration bit is clear |
| D010 | IDD | Supply Current ⁽²⁾ | _ | 2.0 | 3.8 | mA | XT and RC osc configuration Fosc = 4.0 MHz, $VDD = 3.0V$, WDT disabled (4) |
| D010A | | | _ | 22.5 | 48 | μΑ | LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WD7 disabled |
| | | Module Differential Current (5) | | \square | $\overline{\langle}$ | | |
| D015 | Δ IBOR | Brown-out Reset Current | | 350 | 425 | μA | BODEN bit is clear, VDD = 5.0V |
| D016 | | Comparator Current for each Comparator | $\left \begin{array}{c} \\ \end{array} \right $ | | 100 | μA | VDD = 3.0V |
| D017 | Δ IVREF | VREF Current | | $\langle \mathcal{L} \rangle$ | 300 | μA | VDD = 3.0V |
| D021 | ΔIWDT | WDT Current 🧹 🥆 | | 6.0> | 20 | μA | VDD = 3.0V |
| D021 | IPD | Power-down Current (3) | $\left \right\rangle$ | Ø.9 | 5 | μA | VDD = 3.0V, WDT disabled |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which Voo can be Jowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the surrent consumption.

The test conditions for all Job measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

 $\overline{\text{MCLR}} = \sqrt{\text{DD}}$; $\overline{\text{WRT}}$ enabled/disabled as specified.

The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
 For RC osc configuration, current through Rext is not included. The current through the resistor can be

< estimated by the formula Ir = VDD/2Rext (mA) with Rext in k Ω . 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be

added to the base IDD or IPD measurement.

12.3 DC Characteristics: PIC16C641/661 (Commercial, Industrial, Automotive) PIC16C642/662 (Commercial, Industrial, Automotive) PIC16LC641/661 (Commercial, Industrial) PIC16LC642/662 (Commercial, Industrial)

| | | Standard Operating Conditions (| unless othe | erwise | stated) | | |
|--------------|----------------------------|--|-----------------------|--------------------|-----------------------------------|-----------------|--|
| | | | \leq TA \leq +85 | | for industrial, | | |
| | | 0°C | \leq TA \leq +70 | - | commercial, a | and | |
| | | | \leq TA \leq +12 | | automotive | | |
| | | Operating voltage VDD range as | | 1 | - | | |
| Param No. | Sym | Characteristic | Min | Тур † | Max | Unit | Conditions |
| | VIL | Input Low Voltage | | | | | |
| | | I/O ports | | | | | |
| D030 | | with TTL buffer | Vss | - | 0.15Vdd | V | For eptire Voo range |
| | | | Vss | - | 0.8V | V | 4.5√ ≤√DD ≤ 5.5√ |
| D031 | | with Schmitt Trigger input | Vss | - | 0.2Vdd | V | |
| D032 | | MCLR, RA4/T0CKI,OSC1 (in | Vss | - | 0.2Vdd | V~ | (1) |
| | | RC mode) | | | | < , | \sim |
| D033 | | OSC1 (XT and HS modes) | Vss | - | 0.3VDD | $ \lambda $ | \searrow |
| | | OSC1 (LP modes) | Vss | - | 0.6VDD 1.0 | v \ | |
| | Viн | Input High Voltage | | | \langle | $\overline{\ }$ | |
| | | I/O ports | | | $\langle $ | \land | |
| D040 | | with TTL buffer | 2.0 | -/ | VQD | ×/ | |
| D041 | | with Schmitt Trigger input | 0.25Vdd | L- \ | VDD | v | |
| | | | to 0.8V | $\left[\right] $ | $\backslash \setminus \checkmark$ | | |
| D042 | | MCLR RA4/T0CKI | 0.8VDD | (A) | VQD | V | |
| D043 | | OSC1 (XT, HS, LP modes) | Q.7VQD | $\left - \right $ | VDD | V | |
| D043A | | OSC1 (RC mode) | 0.9VDD | 7) | \ <u> </u> | V | (1) |
| D070 | IPURB | PORTB weak pull-up current | 50 | 200- | 400 | μA | VDD = 5.0V, VPIN = VSS |
| | lı∟ | Input Leakage Current ^(2,3) | $ \setminus \rangle$ | \bigvee | | | |
| | | I/O ports (Except PORTA) | $ \rangle$ | | | | |
| | | | \bigtriangleup | - | ±1.0 | μA | $VSS \leq VPIN \leq VDD,$ |
| Doco | | PORTA | | | | | pin at hi-impedance |
| D060 | | | - | - | ±0.5 | μA | Vss \leq VPIN \leq VDD, pin at hi-impedance |
| D061 | | | | _ | ±1.0 | | $V_{SS} \leq V_{PIN} \leq V_{DD}$ |
| D063 | | OSC1, MCLR | - | | ±1.0 ±5.0 | μΑ | $V_{SS} \leq V_{PIN} \leq V_{DD}$ $V_{SS} \leq V_{PIN} \leq V_{DD}$, XT, HS and LP |
| D063 | | USUI, MCLR | - | - | ±5.0 | μA | $VSS \leq VPIN \leq VDD, \times 1, HS and LP osc configuration$ |
| | Vol | Output Low Voltage | | | | | |
| D080 | | 1/Q ports | _ | _ | 0.6 | v | IOL = 8.5 mA, VDD = 4.5V, |
| DUUU | 1 | | _ | _ | 0.0 | v | -40° to +85°C |
| < | $\langle \langle \rangle$ | ∤/ ~ | - | - | 0.6 | v | $IOL = 7.0 \text{ MA}, \text{VDD} = 4.5\text{V}, +125^{\circ}\text{C}$ |
| D083 | $ $ \backslash \rangle | OSC2/CLKOUT | - | - | 0.6 | v | IOL = 1.6 mA, VDD = 4.5 V, |
| 2000 | | 5 | | | 0.0 | , v | -40° to +85°C |
| | | (RC only) | - | - | 0.6 | v | IOL = 1.2 mA, VDD = 4.5V, +125°C |
| * - | Those n | arameters are characterized but r | | I | - • - | | , <u> </u> |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16C64X & PIC16C66X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

| | | Standard Operating Conditions (| inless othe | rwico | stated) | | |
|-------|-------|------------------------------------|----------------------|-------|-----------------|--------|------------------------------------|
| | | Operating temperature -40°C | | | for industrial, | | |
| | | · • · | \leq TA \leq +70 | | , | and | |
| | | | | | automotive | | |
| | | Operating voltage VDD range as | | | | 12.1 a | nd 12.2 |
| Param | Sym | Characteristic | Min | Тур | Max | Unit | Conditions |
| No. | | | | t | | | |
| | Vон | Output High Voltage ⁽³⁾ | | | | | |
| D090 | | I/O ports (Except RA4) | Vdd-0.7 | - | - | V | Юн = -3.0 mA, VpD = 4.5V, |
| | | | | | | | -40° to +85°C |
| | | | Vdd-0.7 | - | - | V | Юн = -2.5 mA, \ |
| | | | | | | | $VDD = 4.5V, \mp 125^{\circ}C$ |
| D092 | | OSC2/CLKOUT | VDD-0.7 | - | - | V | IOH = -1.3 mA, VDD=4.5V, |
| | | | | | | | -40° to +85°C |
| | | (BC anh) | VDD-0.7 | - | - | V < | $10 \mu = -1.0 \text{ mA},$ |
| | | (RC only) | | | | | VDD ≠ 4,5V, +125°C |
| | | Capacitive Loading Specs | | | / | | |
| | | on Output Pins | | | | | \land |
| D100 | Cosc2 | OSC2 pin | - | - | 15 \ | YOF> | In XT, HS and LP modes when |
| | | | | | | | external clock used to drive OSC1. |
| D101 | Сю | All I/O pins/OSC2 (in RC mode) | - | - | 50 | | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger nput. It is not recommended that the PIC16C64X & PIC16C66X be driven with external clock in RC mode.

- 2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as coming out of the pin

TABLE 12-2: COMPARATOR SPECIFICATIONS

Operating Conditions: 3.0V < VDD < 6.0V, $-40^{\circ}C < TA < +125^{\circ}C$, unless otherwise stated. Current consumption is specified in Table 12-1.

| Characteristics | Sym | Min | Тур | Max | Units | Comments |
|--|-----|-----|-------|------------|----------|---------------------------------|
| Input offset voltage | | - | ± 5.0 | ± 10 | mV | |
| Input common mode voltage* | | 0 | - | Vdd - 1.5 | V | |
| CMRR* | | 35 | - | - | db | |
| Response Time ^{(1)*} | | - | 150 | 400 600 | ns ns | PIC16C64X/66X PIC16LC64X/66X |
| Comparator Mode Change to Output Valid* | | - | - | 10 | μs | |

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD.

TABLE 12-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions: 3.0V < VDD < 6.0V, -40°C < TA < +125°C, unless otherwise stated. Current consumption is specified in Table 12-1.

| Characteristics | Sym | Min | Тур | Max | Units | Comments |
|-------------------------------|-----|--------|---------------|--------|------------|---|
| Resolution | | Vdd/24 | | VDD/32 | LSb | |
| Absolute Accuracy | | - | - | 1/4 | LSb LSb | Low Range (VRR = 1) High Range (VRR = 0) |
| Unit Resistor Value (R)* | | - | / / 2k | \sim | Ω | Figure 8-2 |
| Settling Time ^{(1)*} | | | <u> </u> | 10 | μs | |


* These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and $\sqrt{R} < 3$; 0>transitions from 0000 to 1111.

12.4 <u>Timing Parameter Symbology</u>


The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS



12.5 Timing Diagrams and Specifications

FIGURE 12-2: EXTERNAL CLOCK TIMING



| TABLE 12-4 : | EXTERNAL CLOCK TIMING REQUIREMENTS |
|---------------------|------------------------------------|
| IADLL IZ-4. | |

| Param No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions |
|--------------|-------|---|-------------|-------------------------------|--------|-------------|-------------------------|
| | Fosc | External CLKIN Frequency ⁽¹⁾ | DC | — | 4 | Ӎ҉Ӏӡ | XT and RC osc mode, |
| | | | | | | $ \rangle$ | VDD = 5.0V |
| | | | DC | — | 20 \ | MHz | HS osc mode |
| | | | DC | | 200 | kңz ' | LP osc mode |
| | | Oscillator Frequency ⁽¹⁾ | DC | $ - \langle$ | 4 | MH2 | ŘC osc mode, VDD = 5.0V |
| | | | 0.1 | \land | 4 | MHz | XT osc mode |
| | | | 4 | $\langle \mathcal{F} \rangle$ | 20 | MHz | HS osc mode |
| | | | 5 < | $\backslash - \backslash$ | 200~ | kHz | LP osc mode |
| 1 | Tosc | External CLKIN Period ⁽¹⁾ | 250 | <u>/-/</u> | | ns | XT and RC osc mode |
| | | | 50 | (H) | > — | ns | HS osc mode |
| | | \square | 5 | \searrow | — | μs | LP osc mode |
| | | Oscillator Period ⁽¹⁾ | 250 | \searrow | — | ns | RC osc mode |
| | | | 250 | — | 10,000 | ns | XT osc mode |
| | | | <u></u> \$0 | — | 250 | ns | HS osc mode |
| | | | 5 | — | — | μs | LP osc mode |
| 2 | TCY | Instruction Cycle Time ⁽¹⁾ | 200 | — | DC | ns | Tcy = Fosc/4 |
| 3* | TosL, | External Clock in (OSC1) | 100 | — | — | ns | XT osc mode |
| | TosH | High or Low Time | 2.5 | — | — | μs | LP osc mode |
| | | | 15 | | | ns | HS osc mode |
| 4* | TosR, | External Clock in (OSC1) | — | — | 25 | ns | XT osc mode |
| | TosF | Rise or Fall Time | — | — | 50 | ns | LP osc mode |
| | | | — | — | 15 | ns | HS osc mode |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin.

When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.




FIGURE 12-3: CLKOUT AND I/O TIMING

TABLE 12-5: CLKOUT AND I/O TIMING REQUIREMENTS

| | | | | | \searrow | | | |
|------------------|--------------------------|--|---------------------------------------|-----------------------------|------------|-------------|-------|------------|
| Parameter No. | Sym | Characteristic | \sim | Min | Ťyp† | Max | Units | Conditions |
| NO. | | | | $ \rightarrow \rightarrow $ | | | | |
| 10* | TosH2ckL | OSC1↑ to CLKOUT↓ | $ \land \land$ | \setminus \checkmark | 75 | 200 | ns | Note 1 |
| 11* | TosH2ckH | OSC1 [↑] to CLKOUT [↑] | | \searrow - | 75 | 200 | ns | Note 1 |
| 12* | TckR | CLKOUT rise time | $\langle \rangle \rangle \rangle$ | × – | 35 | 100 | ns | Note 1 |
| 13* | TckF | CLKOUT fall time | //// | — | 35 | 100 | ns | Note 1 |
| 14* | TckL2ioV | CLKOUT ↓ to Port out vali | d /// | | — | 0.5TCY + 20 | ns | Note 1 |
| 15* | TioV2ckH | Port in valid before CLKO | ĮT X 📝 | Tosc + 200 | — | — | ns | Note 1 |
| 16* | TckH2iol | Port in hold after CLKOUT | \land | 0 | — | — | ns | Note 1 |
| 17* | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid | \wedge | — | 50 | 150 | ns | |
| 18* | TosH2iol | OSC11 (Q2-cycle) to | PIC16C64X/66X | 100 | — | _ | ns | |
| | | Port input invalid (I/O in hold time) | PIC16LC64X/66X | 200 | — | | ns | |
| 19* | TioV20sH | Rort input valid to OSC11 | (I/O in setup time) | 0 | — | — | ns | |
| 20* | TioR | Port output rise time | PIC16C64X/66X | _ | 10 | 40 | ns | |
| | $ \langle \vee \rangle $ | \searrow | PIC16LC64X/66X | — | — | 80 | ns | |
| 21* | TioF | Port output fall time | PIC16C64X/66X | _ | 10 | 40 | ns | |
| // | $h \rangle \setminus$ | | PIC16LC64X/66X | — | - | 80 | ns | |
| 22++ | Тіяр | INT pin high or low time | | Тсү | — | — | ns | |
| 23††* | Trbp | RB7:RB4 change INT high | or low time | Тсү | — | — | ns | |

* These parameters are characterized but not tested.

† Dată in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

these parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.




FIGURE 12-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, AND POWER-UP TIMER TIMING

 TABLE 12-6:
 RESET, WATCHOOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS


| Parameter No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions |
|------------------|-------|--|-----|----------|-----|-------|---------------------------|
| 30 | Tmcl | MCLR Pulse Width (low) | 2 | _ | _ | μs | VDD = 5V, -40°C to +125°C |
| 31* | Twdt | Watchdog Timer Time-out Period (No Prescaler) | 7 | 18 | 33 | ms | VDD = 5V, -40°C to +125°C |
| 32 | Tost | Oscillation Start-up Timer Period | _ | 1024Tosc | _ | - | Tosc = OSC1 period |
| 33* | Towrt | Power up Timer Period | 28 | 72 | 132 | ms | VDD = 5V, -40°C to +125°C |
| 34 | TIOZ | I/O Hi-impedance from MCLR Low or Watchdog Timer Reset | _ | — | 2.1 | μs | |
| 35 | TBOR | Brown-out Reset pulse width | 100 | — | — | μs | Vdd ≤ Bvdd (D005) |
| 36 | TPER | Parity Error Reset | _ | TBD | _ | μs | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

1

FIGURE 12-6: TIMER0 CLOCK TIMING



| TABLE 12-7: | TIMER0 CLOCK REQUIREMENTS |
|--------------------|---------------------------|
|--------------------|---------------------------|

| | _ | | | | $\langle \rangle$ | | <hr/> | |
|--------------|------|------------------------|----------------|-----------------|--------------------|-----|-------|--------------------------|
| Param No. | Sym | Characteris | Characteristic | | Турт | Max | Units | Conditions |
| 40* | Tt0H | T0CKI High Pulse Width | No Prescaler | 0.5TCY+20 | $\setminus - \lor$ | | ns | |
| | | | With Prescaler | 10 | \rightarrow | _ | ns | |
| 41* | Tt0L | T0CKI Low Pulse Width | No Prescaler | 0.5TcX + 20 | _ | | ns | |
| | | | With Prescaler | | | | ns | |
| 42* | Tt0P | T0CKI Period | | <u>Ter + 40</u> | _ | — | ns | N = prescale |
| | | | | N N | | | | value (1, 2, 4,, 256) |

* These parameters are characterized but not tested

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 12-7: PARALLEL SLAVE PORT TIMING (PIC16C661 AND PIC16C662)

TABLE 12-8: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C661 AND PIC16C662)

| Parameter No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|------------------|----------|---|-----|------|-----|-------|------------|
| 62 | TdtV2wrH | Data in valid before WR1 or C81 (setup time) | 20 | — | _ | ns | |
| 63* | TwrH2dtl | WR1 or CS1 to data-in invalid (hold time) PIC16C66X | 20 | | | ns | |
| | | PIC16LC66X | 35 | — | — | ns | |
| 64 | TrdL2dtV | $\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data-out valid | _ | _ | 80 | ns | |
| 65 | TrdH2dtl | \overline{RD} for \overline{CS} to data out invalid | 10 | _ | 30 | ns | |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

13.0 DEVICE CHARACTERIZATION INFORMATION


NOT AVAILABLE AT THIS TIME.

© 1996 Microchip Technology Inc.

NOTES:

14.0 PACKAGING INFORMATION

Package Type: 28-Lead Skinny Plastic Dual In-Line (SP) - 300 mil




| | Package Group: Plastic Dual In-Line (PLA) | | | | | | | | | | |
|--------|---|-------------|----------|--------|-------|----------|--|--|--|--|--|
| | | Millimeters | | Inches | | | | | | | |
| Symbol | Min | Max | Notes | Min | Max | Notes | | | | | |
| А | 3.632 | 4.572 | | 0.143 | 0.180 | | | | | | |
| A1 | 0.381 | _ | | 0.015 | | | | | | | |
| A2 | 3.175 | 3.556 | | 0.125 | 0.140 | | | | | | |
| В | 0.406 | 0.559 | | 0.016 | 0.022 | | | | | | |
| B1 | 1.016 | 1.651 | Typical | 0.040 | 0.065 | Typical | | | | | |
| B2 | 0.762 | 1.016 | 4 places | 0.030 | 0.040 | 4 places | | | | | |
| B3 | 0.203 | 0.508 | 4 places | 0.008 | 0.020 | 4 places | | | | | |
| С | 0.203 | 0.331 | Typical | 0.008 | 0.013 | Typical | | | | | |
| D | 34.163 | 35.179 | | 1.385 | 1.395 | | | | | | |
| D1 | 33.020 | 33.020 | BSC | 1.300 | 1.300 | BSC | | | | | |
| E | 7.874 | 8.382 | | 0.310 | 0.330 | | | | | | |
| E1 | 7.112 | 7.493 | | 0.280 | 0.295 | | | | | | |
| e1 | 2.540 | 2.540 | Typical | 0.100 | 0.100 | Typical | | | | | |
| eA | 7.874 | 7.874 | BSC | 0.310 | 0.310 | BSC | | | | | |
| eB | 8.128 | 9.906 | | 0.320 | 0.390 | | | | | | |
| L | 3.175 | 3.683 | | 0.125 | 0.145 | | | | | | |
| S | 0.584 | 1.220 | | 0.023 | 0.048 | | | | | | |

 . 1


N *T* 1

1 . . .

Package Type: 28-Lead Plastic Small Outline (SO) - Wide, 300 mil Body



| | Package Group: Plastic SOIC (SO) | | | | | | | | | | |
|--------|----------------------------------|-------------|-------|-------|------------|-------|--|--|--|--|--|
| | | Millimeters | | | Inches | | | | | | |
| Symbol | Min | Max | Notes | Min | Max | Notes | | | | | |
| α | 0° | 8 ° | | 0° | 8 ° | | | | | | |
| А | 2.362 | 2.642 | | 0.093 | 0.104 | | | | | | |
| A1 | 0.101 | 0.300 | | 0.004 | 0.012 | | | | | | |
| В | 0.355 | 0.483 | | 0.014 | 0.019 | | | | | | |
| С | 0.241 | 0.318 | | 0.009 | 0.013 | | | | | | |
| D | 17.703 | 18.085 | | 0.697 | 0.712 | | | | | | |
| E | 7.416 | 7.595 | | 0.292 | 0.299 | | | | | | |
| е | 1.270 | 1.270 | BSC | 0.050 | 0.050 | BSC | | | | | |
| Н | 10.007 | 10.643 | | 0.394 | 0.419 | | | | | | |
| h | 0.381 | 0.762 | | 0.015 | 0.030 | | | | | | |
| L | 0.406 | 1.143 | | 0.016 | 0.045 | | | | | | |
| CP | — | 0.102 | | — | 0.004 | | | | | | |




Package Type: 28-Lead Ceramic Side Brazed Dual In-Line with Window (JW) (300 mil)

| | Package Group: Ceramic Side Brazed Dual In-Line (CER) | | | | | | | | | | |
|-----------|---|-------------|---------|--------|-------|-------|--|--|--|--|--|
| O makes l | | Millimeters | | Inches | | | | | | | |
| Symbol | Min | Max | Notes | Min | Max | Notes | | | | | |
| α | 0° | 10° | | 0° | 10° | | | | | | |
| А | 3.937 | 5.030 | | 0.155 | 0.198 | | | | | | |
| A1 | 1.016 | 1.524 | | 0.040 | 0.060 | | | | | | |
| A2 | 2.921 | 3.506 | | 0.115 | 0.138 | | | | | | |
| A3 | 1.930 | 2.388 | | 0.076 | 0.094 | | | | | | |
| В | 0.406 | 0.508 | | 0.016 | 0.020 | | | | | | |
| B1 | 1.219 | 1.321 | Typical | 0.048 | 0.052 | | | | | | |
| С | 0.228 | 0.305 | Typical | 0.009 | 0.012 | | | | | | |
| D | 35.204 | 35.916 | | 1.386 | 1.414 | | | | | | |
| D1 | 32.893 | 33.147 | BSC | 1.295 | 1.305 | | | | | | |
| E | 7.620 | 8.128 | | 0.300 | 0.320 | | | | | | |
| E1 | 7.366 | 7.620 | | 0.290 | 0.300 | | | | | | |
| e1 | 2.413 | 2.667 | Typical | 0.095 | 0.105 | | | | | | |
| eA | 7.366 | 7.874 | BSC | 0.290 | 0.310 | | | | | | |
| eB | 7.594 | 8.179 | | 0.299 | 0.322 | | | | | | |
| L | 3.302 | 4.064 | | 0.130 | 0.160 | | | | | | |
| S | 1.143 | 1.397 | | 0.045 | 0.055 | | | | | | |
| S1 | 0.533 | 0.737 | | 0.021 | 0.029 | | | | | | |


E1 Е С Pin No. 1 еΑ Indicator ев Area D \downarrow Base S S1► -Plane Seating Plane B1 À1АЗ Ά A2 e1 В D1

| | Package Group: Ceramic CERDIP Dual In-Line (CDP) | | | | | | | | | | |
|--------|--|-------------|---------|--------|-------|---------|--|--|--|--|--|
| | | Millimeters | | Inches | | | | | | | |
| Symbol | Min | Max | Notes | Min | Max | Notes | | | | | |
| α | 0° | 10° | | 0° | 10° | | | | | | |
| А | 4.318 | 5.715 | | 0.170 | 0.225 | | | | | | |
| A1 | 0.381 | 1.778 | | 0.015 | 0.070 | | | | | | |
| A2 | 3.810 | 4.699 | | 0.150 | 0.185 | | | | | | |
| A3 | 3.810 | 4.445 | | 0.150 | 0.175 | | | | | | |
| В | 0.355 | 0.585 | | 0.014 | 0.023 | | | | | | |
| B1 | 1.270 | 1.651 | Typical | 0.050 | 0.065 | Typical | | | | | |
| С | 0.203 | 0.381 | Typical | 0.008 | 0.015 | Typical | | | | | |
| D | 51.435 | 52.705 | | 2.025 | 2.075 | | | | | | |
| D1 | 48.260 | 48.260 | BSC | 1.900 | 1.900 | BSC | | | | | |
| E | 15.240 | 15.875 | | 0.600 | 0.625 | | | | | | |
| E1 | 12.954 | 15.240 | | 0.510 | 0.600 | | | | | | |
| e1 | 2.540 | 2.540 | BSC | 0.100 | 0.100 | BSC | | | | | |
| eA | 14.986 | 16.002 | Typical | 0.590 | 0.630 | Typical | | | | | |
| eB | 15.240 | 18.034 | | 0.600 | 0.710 | | | | | | |
| L | 3.175 | 3.810 | | 0.125 | 0.150 | | | | | | |
| S | 1.016 | 2.286 | | 0.040 | 0.090 | | | | | | |
| S1 | 0.381 | 1.778 | | 0.015 | 0.070 | | | | | | |

Package Type: 40-Lead Plastic Dual In-Line (P) - 600 mil



| | | Package Grou | up: Plastic Dual | In-Line (PLA) | | |
|--------|--------|--------------|------------------|---------------|--------|---------|
| | | Millimeters | | | Inches | |
| Symbol | Min | Max | Notes | Min | Max | Notes |
| А | _ | 5.080 | | | 0.200 | |
| A1 | 0.381 | _ | | 0.015 | _ | |
| A2 | 3.175 | 4.064 | | 0.125 | 0.160 | |
| В | 0.355 | 0.559 | | 0.014 | 0.022 | |
| B1 | 1.270 | 1.778 | Typical | 0.050 | 0.070 | Typical |
| С | 0.203 | 0.381 | Typical | 0.008 | 0.015 | Typical |
| D | 51.181 | 52.197 | | 2.015 | 2.055 | |
| D1 | 48.260 | 48.260 | BSC | 1.900 | 1.900 | BSC |
| E | 15.240 | 15.875 | | 0.600 | 0.625 | |
| E1 | 13.462 | 13.970 | | 0.530 | 0.550 | |
| e1 | 2.489 | 2.591 | Typical | 0.098 | 0.102 | Typical |
| eA | 15.240 | 15.240 | BSC | 0.600 | 0.600 | BSC |
| eB | 15.748 | 17.272 | | 0.620 | 0.680 | |
| L | 2.921 | 3.683 | | 0.115 | 0.145 | |
| S | 1.270 | — | | 0.050 | _ | |
| S1 | 0.508 | _ | | 0.020 | | |



Package Type: 44-Lead Plastic Leaded Chip Carrier (L) - Square


| | Pa | ckage Group: F | Plastic Leaded | Chip Carrier (PL | CC) | |
|--------|--------|----------------|----------------|------------------|--------|-------|
| | | Millimeters | | | Inches | |
| Symbol | Min | Max | Notes | Min | Max | Notes |
| Α | 4.191 | 4.572 | | 0.165 | 0.180 | |
| A1 | 2.413 | 2.921 | | 0.095 | 0.115 | |
| D | 17.399 | 17.653 | | 0.685 | 0.695 | |
| D1 | 16.510 | 16.663 | | 0.650 | 0.656 | |
| D2 | 15.494 | 16.002 | | 0.610 | 0.630 | |
| D3 | 12.700 | 12.700 | BSC | 0.500 | 0.500 | BSC |
| E | 17.399 | 17.653 | | 0.685 | 0.695 | |
| E1 | 16.510 | 16.663 | | 0.650 | 0.656 | |
| E2 | 15.494 | 16.002 | | 0.610 | 0.630 | |
| E3 | 12.700 | 12.700 | BSC | 0.500 | 0.500 | BSC |
| CP | _ | 0.102 | | _ | 0.004 | |
| LT | 0.203 | 0.381 | | 0.008 | 0.015 | |

D1 D D/2 PinNo. 1 Indicator Area REFERERE E1 E Ė/2 8 Places A /11/13° 0° min. Detail B A2 | Datum Plane 0.25 0.08 R min. Å1 . 0-7° with Lead Finish Gauge Plane 0.20 min-0.09/0.2 0.09/0.16 1.00 ref. **▲** b1 Base Metal DETAIL B

Package Type: 44-Lead Thin Plastic Quad Flatpack (PT/TQ) - 10x10x1 mm Body 1.0/0.10 mm Lead Form


| | | Packag | je Group: Plast | ic TQFP | | |
|--------|-------|-------------|-----------------|---------|------------|-------|
| | | Millimeters | | | Inches | |
| Symbol | Min | Max | Notes | Min | Max | Notes |
| α | 0° | 7 ° | | 0° | 7 ° | |
| А | | 1.200 | | _ | 0.047 | |
| A1 | 0.050 | 0.150 | | 0.002 | 0.006 | |
| A2 | 0.950 | 1.050 | | 0.037 | 0.041 | |
| b | 0.300 | 0.450 | | 0.012 | 0.018 | |
| b1 | 0.300 | 0.400 | | 0.012 | 0.016 | |
| D | 12.0 | 12.0 | BSC | 0.472 | 0.0472 | BSC |
| D1 | 10.0 | 10.0 | BSC | 0.394 | 0.394 | BSC |
| Е | 12.0 | 12.0 | BSC | 0.472 | 0.472 | BSC |
| E1 | 10.0 | 10.0 | BSC | 0.394 | 0.394 | BSC |
| е | 0.8 | 0.8 | BSC | 0.031 | 0.031 | BSC |
| L | 0.450 | 0.750 | | 0.018 | 0.030 | |

14.1 Package Marking Information





28-Lead SOIC



Example




Example



28-Lead Side Brazed Skinny Windowed



Example



 Legend:
 MM...MMicrochip part number information

 XX...X
 Customer specific information*

 AA
 Year code (last 2 digits of calendar year)

 BB
 Week code (week of January 1 is week '01')

 C
 Facility code of the plant at which wafer is manufactured

 C = Chandler, Arizona, U.S.A.

 D
 Mask revision number


 E
 Assembly code of the plant or country of origin in which part was assembled

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.


*Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

14.2 Package Marking Information


40-Lead PDIP



Example
PIC16C662-04/P
9512CAA
Similar Microchip
Example



Example



Example



| Legend | : MMMMicrochip part number information |
|--------|---|
| XXX | Customer specific information* |
| AA | Year code (last 2 digits of calendar year) |
| BB | Week code (week of January 1 is week '01') |
| С | Facility code of the plant at which wafer is manufactured |
| | C = Chandler, Arizona, U.S.A. |
| D | Mask revision number |
| E | Assembly code of the plant or country of origin in which |
| | part was assembled |
| | |

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

*Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

© 1996 Microchip Technology Inc.

NOTES:

APPENDIX A: ENHANCEMENTS

The following are the list of enhancements over the PIC16C5X microcontroller family:

- 1. Instruction word length is increased to 14 bits. This allows larger page sizes both in program memory (4K now as opposed to 512 before) and register file (up to 176 bytes now versus 32 bytes before).
- 2. A PC high latch register (PCLATH) is added to handle program memory paging. PA2, PA1, PA0 bits are removed from STATUS register.
- 3. Data memory paging is slightly redefined. STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
 Two instructions TRIS and OPTION are being phased out although they are kept for compatibility with PIC16C5X.
- 5. OPTION and TRIS registers are made addressable.
- 6. Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. Reset vector is changed to 0000h.
- Reset of all registers is revisited. Six different reset (and wake-up) types are recognized. Registers are reset differently.
- 10. Wake up from SLEEP through interrupt is added.
- 11. Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers can be invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt on change feature.
- 13. Timer0 clock input, T0CKI pin is also a port pin (RA4/T0CKI) and has a TRIS bit.
- 14. FSR is made a full 8-bit register.
- 15. "In-circuit programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, VSS, VPP, RB6 (clock) and RB7 (data in/out).
- PCON status register is added with a Power-on Reset status bit (POR), a Brown-out Reset status bit (BOR), a Parity Error Reset (PER), and a Memory Parity Enable (MPEEN) bit.
- 17. Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.
- 18. PORTA inputs are now Schmitt Trigger inputs.
- 19. Brown-out Reset circuitry has been added.

APPENDIX B: COMPATIBILITY

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:

- 1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change reset vector to 0000h.

© 1996 Microchip Technology Inc.

APPENDIX C: WHAT'S NEW


New Data Sheet

APPENDIX D: WHAT'S CHANGED

New Data Sheet

APPENDIX E: PIC16/17 MICROCONTROLLERS

E.1 PIC14000 Devices



E.2 PIC16C5X Family of Devices

| | | | | 0 | Clock Mer | Memory | Perip | Peripherals | Features |
|--------------|-----|----------|---------|----------------|---|---------|---------------------|--------------|---|
| | | | | (ZHW) LOIRESOD | 168) 160,000 150,000 100,000 100,000 100,000 100,000 100,000 | | | | |
| | | 10813 4 | O TOLON | 2018 V | | (S) | \backslash | (SHON) SGUEC | ⁴ SUI Ja |
| | Tem | UNUN CON | NOL | MA MO | The a lit | | SCEIION SUID OII | n n | Server 19quur |
| PIC16C52 | 4 | 384 | | 25 | TMRO | 12 | 2.5-6.25 | 33 | 18-pin DIP, SOIC |
| PIC16C54 | 20 | 512 | I | 25 | TMR0 | 12 | 2.5-6.25 | 33 | 18-pin DIP, SOIC; 20-pin SSOP |
| PIC16C54A | 20 | 512 | I | 25 | TMR0 | 12 | 2.0-6.25 | 33 | 18-pin DIP, SOIC; 20-pin SSOP |
| PIC16CR54A | 20 | I | 512 | 25 | TMR0 | 12 | 2.0-6.25 | 33 | 18-pin DIP, SOIC; 20-pin SSOP |
| PIC16C55 | 20 | 512 | I | 24 | TMR0 | 20 | 2.5-6.25 | 33 | 28-pin DIP, SOIC, SSOP |
| PIC16C56 | 20 | ź | I | 25 | TMR0 | 12 | 2.5-6.25 | 33 | 18-pin DIP, SOIC; 20-pin SSOP |
| PIC16C57 | 20 | 2K | I | 72 | TMR0 | 20 | 2.5-6.25 | 33 | 28-pin DIP, SOIC, SSOP |
| PIC16CR57B | 20 | I | 2K | 72 | TMR0 | 20 | 2.5-6.25 | 33 | 28-pin DIP, SOIC, SSOP |
| PIC16C58A | 20 | 2K | I | 73 | TMR0 | 12 | 2.0-6.25 | 33 | 18-pin DIP, SOIC; 20-pin SSOP |
| PIC16CR58A | 20 | | 2K | 73 | TMR0 | 12 | 2.5-6.25 | 33 | 18-pin DIP, SOIC; 20-pin SSOP |
| All PIC16/17 | | devices | s have | Power-Or | n Reset, selectab | le Watc | hdog Timer, | selectal | Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. |

| | | | | | | | - | | |
|----------|--------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|------------------------------------|-------------------|
| Features | Seleyoed Issey Inound | 18-pin DIP, SOIC; 20-pin SSOP | 28-pin PDIP, SOIC Windowed CDIP | 28-pin PDIP, SOIC |
| _ | (SION) SUPPORT | | | 1 | Yes | Yes | Yes | Yes | Yes |
| <u>s</u> | 0eylog | <u>5-6.0</u> | 5-6.0 | 5-6.0 | 5-6.0 | 5-6.0 | 5-6.0 | 0-6.0 | 0-6.0 |

2.5-6.0 2.5-6.0

33 33

> ო ო

I I

I

128

80

512

PIC16C620 PIC16C621 PIC16C622

13 33 13 13 22

2.5-6.0

ო

TMR0 **TMR0** TMR0 TMR0 TMR0 TMR0 TMR0

80 80

512

20 20 20 20 20 20 20

PIC16C554

¥ Я

PIC16C556 PIC16C558

^{\$UI}O/1

esinos idniejuj

(s)logeredulos

(S)OULOUNOUNO

(Seyla) CIOLIEN ENEQ

CETHIN LOIRE BES DO TO TOUR I UNITUREN

SEELION SOLISISTER TELLSULT

Aousw usion

2.5-6.0 2.5-6.0 2.5-6.0 3.0-6.0

4

Yes Yes Yes Yes

N 2 N

4

4 4

128

80

¥ З Ж

128

PIC16C641

2

PIC16CXXX Family of Devices

E.3

Peripherals

Memory

Clock

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O 40-pin PDIP, Windowed CDIP; 44-pin PLCC, MQFP current capability. All PIC16C6XXX Family devices use serial programming with clock pin RB6 and data pin RB7. Yes 3.0-6.0 33 ß Yes 2 TMR0 176 ¥ 20 PIC16C662

40-pin PDIP, Windowed CDIP; 44-pin PLCC, MQFP

Yes

3.0-6.0

33

ŝ

Yes

2

TMR0

128

З

20

PIC16C661

Windowed CDIP

3.0-6.0

22

4

Yes

2

TMR0

176

¥

20

PIC16C642

© 1996 Microchip Technology Inc.


E.4 **PIC16C6X Family of Devices**

| | | | | | Clock | Mer | Memory | | ľ | Peripherals | erals | | | Features |
|--------------------------|-----------------|------------------|--------------------|-------------------|---|---------------|--|-------------------------|-----------------------|-------------------|---|-----------|----------|--|
| | | | Tol and | | LOCALD ROLL COLORIDA | T. C. S. | CANADA CONTRACTOR CONT | Contrate South Anolutes | 100 July 100 July 100 | Sal Shi to and | All Contract of the series of | - Clarker | S. COL | |
| | 1 SAN | LUNUUT | NOPASI | 4NOL | JII SAN ERES | Lifter Callut | Capital S | A la | Alle I | idnii ai | × \ | Jan Se | Citcult. | ann antag |
| PIC16C62 | 20 | 2K | | 128 | TMR0, TMR1, TMR2 | 32 1 | SPI/I ² C | | 7 | 22 | 3.0-6.0 | Yes | I | 28-pin SDIP, SOIC, SSOP |
| PIC16C62A ⁽¹⁾ | 20 | 2K | Ι | 128 | TMR0, TMR1, TMR2 | 32 1 | SPI/I ² C | Ι | 7 | 22 | 2.5-6.0 | Yes | Yes | 28-pin SDIP, SOIC, SSOP |
| PIC16CR62 ⁽¹⁾ | 20 | | 2K | 128 | TMR0, TMR1, TMR2 | 32 1 | SPI/I ² C | | 7 | 22 | 2.5-6.0 | Yes | Yes | 28-pin SDIP, SOIC, SSOP |
| PIC16C63 | 20 | 4 Ł | Ι | 192 | TMR0, TMR1, TMR2 | 32 2 | SPI/I ² C, USART | I | 10 | 22 | 2.5-6.0 | Yes | Yes | 28-pin SDIP, SOIC |
| PIC16CR63 ⁽¹⁾ | 20 | | 4K | 192 | TMR0, TMR1, TMR2 | 32 2 | SPI/I ² C, USART | Ι | 10 | 22 | 2.5-6.0 | Yes | Yes | 28-pin SDIP, SOIC |
| PIC16C64 | 20 | 2K | Ι | 128 | TMR0, TMR1, TMR2 | 32 | SPI/I ² C | Yes | 8 | 33 | 3.0-6.0 | Yes | I | 40-pin DIP; 44-pin PLCC, MQFP |
| PIC16C64A ⁽¹⁾ | 20 | 2K | Ι | 128 | TMR0, TMR1, TMR2 | 1 ۲2 | SPI/I ² C | Yes | 8 | 33 | 2.5-6.0 | Yes | Yes | 40-pin DIP; 44-pin PLCC, MQFP, TQFP |
| PIC16CR64 ⁽¹⁾ | 20 | | 2K | 128 | TMR0, TMR1, TMR2 | 32 1 | SPI/I ² C | Yes | 8 | 33 | 2.5-6.0 | Yes | Yes | 40-pin DIP; 44-pin PLCC, MQFP, TQFP |
| PIC16C65 | 20 | 4K | I | 192 | TMR0, TMR1, TMR2 | 32 | SPI/I ² C, USART | Yes | 11 | 33 | 3.0-6.0 | Yes | I | 40-pin DIP; 44-pin PLCC, MQFP |
| PIC16C65A ⁽¹⁾ | 20 | 4K | I | 192 | TMR0, TMR1, TMR2 | 2 22 | SPI/I ² C, USART | Yes | 11 | 33 | 2.5-6.0 | Yes | Yes | 40-pin DIP; 44-pin PLCC, MQFP, TQFP |
| PIC16CR65 ⁽¹⁾ | 20 | | 4K | 192 | TMR0, TMR1, TMR2 | 2 32 | SPI/I ² C, USART | Yes | 11 | 33 | 2.5-6.0 | Yes | Yes | 40-pin DIP; 44-pin PLCC, MQFP, TQFP |
| All PI All PI | C16/17 C16C6 | family X fami | / devic ily dev | es hav ices us | All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable o All PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7 | Reset, | selectable ing with cl | e Watch ock pin | Idog T RB6 a | imer, s and da | electable (ta pin RB7 | ode pi | otect, | All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability. All PIC16C6X family devices use serial programming with clock pin RB6 and data pin RB7. |


Note 1: Please contact your local sales office for availability of these devices.

E.5 PIC16C7X Family of Devices


E.6 PIC16C8X Family of Devices



DS30559A-page 122



E.8 PIC17CXX Family of Devices



PIN COMPATIBILITY

Devices that have the same package type and VDD, Vss and MCLR pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

| Pin Compatible Devices | Package |
|---|------------------|
| PIC12C508, PIC12C509 | 8-pin |
| PIC16C54, PIC16C54A, PIC16CR54A, PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554, PIC16C556, PIC16C558 PIC16C620, PIC16C621, PIC16C622, PIC16C710, PIC16C71, PIC16C711, PIC16F83, PIC16CR83, PIC16C84, PIC16F84A, PIC16CR84 | 18-pin 20-pin |
| PIC16C55, PIC16C57, PIC16CR57B | 28-pin |
| PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73, PIC16C73A | 28-pin |
| PIC16C64, PIC16CR64, PIC16C64A, PIC16C65, PIC16C65A, PIC16C74, PIC16C74A | 40-pin |
| PIC17C42, PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, PIC17C44 | 40-pin |
| PIC16C923, PIC16C924 | 64/68-pin |

TABLE E-1: PIN COMPATIBLE DEVICES

NOTES:

INDEX

Α

| ADDLW Instruction | |
|------------------------|---|
| ADDWF Instruction | |
| ANDLW Instruction | |
| ANDWF Instruction | |
| Architectural Overview | 9 |
| Assembler | |
| | |

В

| BCF Instruction | . 77 |
|-------------------------------------|------|
| Bit Manipulation | . 74 |
| Block Diagrams | . 30 |
| Comparator Analog Input Mode | . 51 |
| Comparator I/O Operating Modes | . 48 |
| Comparator Output | . 50 |
| Crystal Operation | . 57 |
| External Brown-out Protection 1 | |
| External Brown-out Protection 2 | |
| External Clock Input Operation | |
| External Parallel Cystal Oscillator | . 58 |
| External Power-on Reset Circuit | |
| External Series Crystal Oscillator | |
| In-circuit Serial Programming | . 71 |
| Interrupt Logic | |
| On-chip Reset Circuit | |
| Parallel Slave Port, PORTD-PORTE | |
| PIC16C641 | . 10 |
| PIC16C642 | |
| PIC16C661 | |
| PIC16C662 | |
| PORTC (In I/O Port Mode) | |
| PORTD (In I/O Port Mode) | |
| PORTE (In I/O Port Mode) | |
| RA1:RA0 pins | |
| RA3 pin | . 30 |
| RA4 pin | |
| RB3:RB0 pins | |
| RB7:RB4 pins | |
| RC Oscillator | |
| Single Comparator | |
| Timer0 | |
| Timer0/WDT Prescaler | |
| Voltage Reference | |
| Voltage Reference Output Buffer | |
| Watchdog Timer | |
| Brown-out Reset (BOR) | |
| BSF Instruction | |
| BTFSC Instruction | |
| BTFSS Instruction | . 78 |
| | |

С

| C Compiler (MPLAB-C) | |
|-----------------------------------|----|
| CALL Instruction | |
| Clocking Scheme/Instruction Cycle | 15 |
| CLRF Instruction | 78 |
| CLRW Instruction | 78 |
| CLRWDT Instruction | 79 |
| CMCON Register | |

| Code Examples |
|--|
| Changing Prescaler (T0 to WDT) 45 |
| Changing Prescaler (WDT to T0) 45 |
| Indirect Addressing 28 |
| Initializing Comparator Module 49 |
| Initializing PORTA 29 |
| Initializing PORTC 34 |
| Read-Modify-Write Instructions on an I/O Port . 38 |
| Saving the STATUS and W Registers in RAM . 68 |
| Voltage Reference Configuration 54 |
| Code Protection71 |
| COMF Instruction79 |
| Comparator Configuration 48 |
| Comparator Interrupt 51 |
| Comparator Module 47 |
| Comparator Operation 49 |
| Comparator Reference 49 |
| Configuration Bits 56 |
| Configuring the Voltage Reference 54 |

D

F

| Family of Devices | |
|--|--------|
| PIC14XXX | |
| PIC16C5X | 118 |
| PIC16C64X | 6 |
| PIC16C66X | |
| PIC16C6X | 120 |
| PIC16C7X | 121 |
| PIC16C8X | |
| PIC16C9XX | 123 |
| PIC16CXXX | 119 |
| PIC17CXX | 124 |
| Fuzzy Logic Dev. System (<i>fuzzy</i> TECH®-MP) | 87, 89 |
| G | |
| | |

| General Purpose Register File 18 | 3 |
|----------------------------------|---|
| GOTO Instruction 80 | C |

© 1996 Microchip Technology Inc.

Preliminary

I

| I/O Ports | |
|---|----|
| PORTA | |
| PORTB | |
| PORTC | |
| PORTD | |
| PORTE | |
| I/O Programming Considerations | |
| ICEPIC In-Circuit Emulator | |
| ID Locations | |
| INCF Instruction | |
| INCFSZ Instruction | |
| In-Circuit Serial Programming | |
| | |
| Indirect Addressing, INDF and FSR Registers | |
| Instruction Flow/Pipelining | |
| Instruction Format | 73 |
| Instruction Set | |
| ADDLW | |
| ADDWF | |
| ANDLW | - |
| ANDWF | 76 |
| BCF | 77 |
| BSF | 77 |
| BTFSC | 77 |
| BTFSS | |
| CALL | |
| CLRF | |
| CLRW | |
| CLRWDT | |
| COMF | |
| DECF | |
| DECFSZ | |
| GOTO | |
| INCF | |
| | |
| INCFSZIORLW | |
| | |
| IORWF | |
| MOVF | |
| MOVLW | |
| MOVWF | |
| NOP | |
| OPTION | |
| RETFIE | |
| RETLW | |
| RETURN | |
| RLF | |
| RRF | |
| SLEEP | 83 |
| SUBLW | |
| SUBWF | |
| SWAPF | |
| TRIS | |
| XORLW | |
| XORWF | |
| Section | |
| Summary Table | |
| INT Interrupt | |
| INTCON Register | |
| | |
| Interrupts | |
| Comparator | |

| PORTB Change | 32 |
|-------------------|----|
| PSP Read-Write | |
| RB0/INT | 66 |
| Section | 66 |
| Timer0 | 41 |
| Timer0, Timing | 42 |
| IORLW Instruction | |
| IORWF Instruction | 81 |

Μ

| MOVF Instruction | |
|------------------------------|--|
| MOVLW Instruction | |
| MOVWF Instruction | |
| MPASM Assembler | |
| MPLAB-C C Compiler | |
| MPLAB-SIM Software Simulator | |

Ν

| NOP Instruction | |
|------------------------|--|
|------------------------|--|

0

| One-Time-Programmable (OTP) Devices . | 7 |
|---------------------------------------|----|
| Opcode | 73 |
| OPTION Instruction | 82 |
| OPTION Register | |
| Oscillator Configurations | |
| Oscillator Start-up Timer (OST) | |

Ρ

| Package Marking Information 112, | 113 |
|--|---------------|
| Packaging Information | |
| Parallel Slave Port | |
| Section | 39 |
| Parity Error Reset (PER) 60 |), 61 |
| PCL | 74 |
| PCL and PCLATH | 27 |
| PCON Register | |
| PICDEM-1 Low-Cost PIC16/17 Demo Board 87 | <i>'</i> , 88 |
| PICDEM-2 Low-Cost PIC16CXX Demo Board 87 | ', 88 |
| PICDEM-3 Low-Cost PIC16C9XX Demo Board | 88 |
| PICDEM-3 PIC16C9XX Low-Cost Demonstration | |
| Board | 87 |
| PICMASTER [®] High Performance | |
| In-Circuit Emulator | 87 |
| PICSTART [®] Plus Entry Level Development | |
| System | 87 |
| PICSTART [®] Plus Entrvel Prototype | |
| Programmer | 87 |
| PIE1 Register | |
| Pin Compatible Devices | 125 |
| Pin Functions | |
| RD7/PSP7:RD0/PSP0 | |
| RE0/RD14 | |
| RE1/WR14 | |
| RE2/CS14 | ł, 39 |
| PIR1 Register | 25 |
| Port RB Interrupt | 67 |
| PORTA | - |
| PORTB | |
| PORTC Register | 34 |
| PORTD Register | 35 |

PIC16C64X & PIC16C66X

| PORTE Register | 36 |
|--|----|
| Ports | |
| Parallel Slave Port | |
| PORTA | 29 |
| PORTB | 32 |
| PORTC | 34 |
| PORTD | 14 |
| PORTE | 14 |
| Power Control/Status Register (PCON) | 61 |
| Power-down Mode (SLEEP) | 70 |
| Power-on Reset (POR) | |
| Power-up Timer (PWRT) | 60 |
| Prescaler | 44 |
| PRO MATE [®] Universal Programmer | 87 |
| Program Memory Organization | 17 |
| PSPMODE bit | |
| | |

Q

| Quick-Turnaround-Production | n (QTP) Devices | 7 |
|-----------------------------|-----------------|---|
|-----------------------------|-----------------|---|

R

| RA2 pin | |
|--------------------|----|
| RC Oscillator | 58 |
| Reset | 59 |
| RETFIE Instruction | 82 |
| RETLW Instruction | 82 |
| RETURN Instruction | 83 |
| RLF Instruction | 83 |
| RRF Instruction | 83 |

S

Serialized Quick-Turnaround-Production (SQTP)

| Devices | 7 |
|--------------------------------|----|
| SFR | 74 |
| SFR As Source/Destination | 74 |
| SLEEP Instruction | |
| Software Simulator (MPLAB-SIM) | |
| Special Features of the CPU | |
| Special Function Registers | |
| Stack | |
| STATUS Register | 21 |
| SUBLW Instruction | |
| SUBWF Instruction | |
| SWAPF Instruction | |
| Switching Prescalers | 45 |
| | |

Т

| Timer Modules | |
|------------------------------------|----|
| Timer0 | |
| Block Diagram | 41 |
| Counter Mode | 41 |
| External Clock | 43 |
| Interrupt | 41 |
| Prescaler | 44 |
| Section | 41 |
| Timer Mode | 41 |
| Timing Diagram | |
| TMR0 register | 41 |
| Timing Diagrams and Specifications | |
| TMR0 Interrupt | 67 |
| TRIS Instruction | 85 |
| | |

| TRISA TRISB TRISC Register TRISD Register TRISE Register | 32 34 35 |
|--|----------------|
| V | |
| Voltage Reference Module VRCON Register | 53 53 |
| W | |
| Watchdog Timer (WDT) | 69 |
| x | |
| XORLW Instruction | 85 |

LIST OF EXAMPLES

| Example 3-1:Instruction Pipeline Flow | . 15 |
|--|------|
| Example 4-1:Indirect Addressing | . 28 |
| Example 5-1:Initializing PORTA | . 29 |
| Example 5-2:Initializing PORTC | |
| Example 5-3:Read-Modify-Write Instructions on an | |
| I/O Port | . 38 |
| Example 6-1:Changing Prescaler (Timer0→WDT) | . 45 |
| Example 6-2:Changing Prescaler (WDT → Timer0) | . 45 |
| Example 7-1:Initializing Comparator Module | . 49 |
| Example 8-1: Voltage Reference Configuration | . 54 |
| Example 9-1:Saving the STATUS and W Registers in | |
| RAM | . 68 |

LIST OF FIGURES

| Figure 3-1: | PIC16C641/642 Block Diagram 10 |
|--------------|---|
| Figure 3-2: | PIC16C661/662 Block Diagram 11 |
| Figure 3-3: | Clock/Instruction Cycle 15 |
| Figure 4-1: | PIC16C641/661 Program Memory Map and |
| | Stack 17 |
| Figure 4-2: | PIC16C642/662 Program Memory Map and |
| | Stack 17 |
| Figure 4-3: | PIC16C641/661 Data Memory Map 18 |
| Figure 4-4: | PIC16C642/662 Data Memory Map 19 |
| Figure 4-5: | STATUS Register (Address 03h, 83h) 21 |
| Figure 4-6: | OPTION Register (address 81h) 22 |
| Figure 4-7: | INTCON Register (address 0Bh, 8Bh) |
| Figure 4-8: | PIE1 Register (address 8Ch) |
| Figure 4-9: | PIR1 Register (address 0Ch) 25 |
| Figure 4-10: | PCON Register (Address 8Eh) |
| Figure 4-11: | Loading Of PC In Different Situations |
| Figure 4-12: | Direct/indirect Addressing |
| Figure 5-1: | Block Diagram of RA1:RA0 Pins |
| Figure 5-2: | Block Diagram of RA2 Pin 30 |
| Figure 5-3: | Block Diagram of RA3 Pin |
| Figure 5-4: | Block Diagram of RA4 Pin |
| Figure 5-5: | Block Diagram of RB7:RB4 Pins |
| Figure 5-6: | Block Diagram of RB3:RB0 Pins |
| Figure 5-7: | PORTC Block Diagram (in I/O port Mode) 34 |
| Figure 5-8: | PORTD Block Diagram (in I/O Port Mode) 35 |
| Figure 5-9: | TRISE Register (Address 89h) |
| Figure 5-10: | PORTE Block Diagram (in I/O Port Mode) 37 |
| Figure 5-11: | Successive I/O Operation |
| Figure 5-12: | PORTD and PORTE as a Parallel Slave Port 39 |
| Figure 6-1: | Timer0 Block Diagram 41 |
| Figure 6-2: | Timer0 Timing: Internal Clock/No Prescaler 41 |
| Figure 6-3: | Timer0 Timing: Internal Clock/Prescale 1:2 42 |
| 3 | |

PIC16C64X & PIC16C66X

| Figure 6-4: | Timer0 Interrupt Timing42 |
|-----------------|---|
| Figure 6-5: | Timer0 Timing With External Clock |
| Figure 6-6: | Block Diagram of the Timer0/WDT Prescaler 44 |
| Figure 7-1: | CMCON Register (Address 1Fh) 47 |
| Figure 7-2: | Comparator I/O Operating Modes |
| Figure 7-3: | Single Comparator |
| Figure 7-4: | Comparator Output Block Diagram |
| Figure 7-5: | Analog Input Model51 |
| Figure 8-1: | VRCON Register(Address 9Fh)53 |
| Figure 8-2: | Voltage Reference Block Diagram |
| Figure 8-3: | Voltage Reference Output Buffer Example54 |
| Figure 9-1: | Configuration Word |
| Figure 9-2: | Crystal Operation |
| - | (or Ceramic Resonator) |
| | (HS, XT or LP Osc Configuration)57 |
| Figure 9-3: | External Clock Input Operation |
| 0 | (HS, XT or LP Osc Configuration)57 |
| Figure 9-4: | External Parallel Resonant Crystal Oscillator |
| 0 | Circuit |
| Figure 9-5: | External Series Resonant Crystal Oscillator |
| | Circuit |
| Figure 9-6: | RC Oscillator Mode 58 |
| Figure 9-7: | Simplified Block Diagram of On-chip Reset |
| | Circuit |
| Figure 9-8: | Brown-out Situations 60 |
| Figure 9-9: | Time-out Sequence on Power-up (MCLR not |
| | tied to VDD): Case 164 |
| Figure 9-10: | |
| | tied to VDD): Case 264 |
| Figure 9-11: | Time-out Sequence on Power-up (MCLR tied to |
| | VDD) |
| Figure 9-12: | External Power-on Reset Circuit (For Slow VDD |
| E : 0.40 | Power-up) |
| | External Brown-out Protection Circuit 1 |
| | External Brown-out Protection Circuit 2 |
| | Interrupt Logic |
| | RB0/INT Pin Interrupt Timing |
| | Watchdog Timer Block Diagram |
| | Summary of Watchdog Timer Registers 69 |
| | Wake-up from Sleep Through Interrupt |
| Figure 9-20: | Typical In-Circuit Serial Programming |
| | Connection |
| | |
| - | Load Conditions |
| | External Clock Timing |
| | Reset, Watchdog Timer, Oscillator Start-Up Tim- |
| Figure 12-4: | er, and Power-Up Timer Timing |
| Figure 12.5 | Brown-out Reset Timing |
| - | Timer0 Clock Timing |
| | Parallel Slave Port Timing (PIC16C661 and |
| - iguie 12-1. | PIC16C662) |
| | 102 |

LIST OF TABLES

| Table 1-1: | PIC16C64X & PIC16C66X Device Featur | es 6 |
|------------|--------------------------------------|------|
| Table 3-1: | PIC16C641/642 Pinout Description | 12 |
| Table 3-2: | PIC16C661/662 Pinout Description | 13 |
| Table 4-1: | Special Function Registers | 20 |
| Table 5-1: | PORTA Functions | 31 |
| Table 5-2: | Summary of Registers Associated With | |
| | PORTA | 31 |
| Table 5-3: | PORTB Functions | 33 |
| Table 5-4: | Summary of Registers Associated with | |
| | PORTB | 33 |
| Table 5-5: | PORTC Functions | 34 |
| | | |

| Table 5-6: | Summary of Registers Associated with PORTC |
|----------------------------|---|
| Table 5-7: | PORTC |
| Table 5-8: | Summary of Registers Associated with |
| Table 5-6. | PORTD |
| Table 5-9: | PORTE Functions |
| Table 5-10: | Summary of Registers Associated with |
| | PORTE |
| Table 5-11: | Registers Associated with Parallel Slave Port39 |
| Table 6-1: | Registers Associated with Timer0 45 |
| Table 7-1: | Registers Associated with |
| | Comparator Module |
| Table 8-1: | Registers Associated with Voltage Reference54 |
| Table 9-1: | Capacitor Selection for Ceramic Resonators |
| | (Preliminary) 57 |
| Table 9-2: | Capacitor Selection for Crystal Oscillator |
| | (Preliminary) 57 |
| Table 9-3: | Time-out in Various Situations61 |
| Table 9-4: | Status Bits and Their Significance |
| Table 9-5: | Initialization Condition for Special Registers 62 |
| Table 9-6: | Initialization Condition for Registers |
| Table 10-1: | Opcode Field Descriptions |
| Table 10-2: | Instruction Set |
| Table 11-1: Table 12-1: | Development Tools From Microchip |
| Table 12-1. | Cross Reference of Device Specs for Oscillator Configurations and Frequencies of Operation |
| | (Commercial Devices) |
| Table 12-2: | Comparator Specifications |
| Table 12-3: | Voltage Reference Specifications |
| Table 12-4: | External Clock Timing Requirements |
| Table 12-5: | CLKOUT and I/O Timing Requirements 99 |
| Table 12-6: | Reset, Watchdog Timer, Oscillator Start-up Tim- |
| | er, Power-up Timer, and Brown-out Reset Re- |
| | quirements 100 |
| Table 12-7: | Timer0 Clock Requirements 101 |
| Table 12-8: | Parallel Slave Port Requirements (PIC16C661 |
| | and PIC16C662) 102 |
| Table E-1: | Pin Compatible Devices 125 |

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp.mchip.com/biz/mchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe $^{\ensuremath{\mathbb{R}}}$ communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address:

mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS. The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the <Enter> key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the <Enter> key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the <Enter> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER, and are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB, PRO MATE, and *fuzzy*LAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

*fuzzy*TECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.


Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

| To: | Technical Publications Manager Total Pages Sent | |
|-----------|--|--|
| RE: | Reader Response | |
| From | n: Name | |
| | Company | |
| | Address | |
| | City / State / ZIP / Country | |
| | Telephone: () FAX: () | |
| Appli | ication (optional): | |
| Woul | ld you like a reply?YN | |
| Devi | CE: PIC16C64X & Literature Number: DS30559A PIC16C66X | |
| Ques | stions: | |
| 1. V | What are the best features of this document? | |
| _ | | |
| 2. H | low does this document meet your hardware and software development needs? | |
| _ | | |
| 3. E | 3. Do you find the organization of this data sheet easy to follow? If not, why? | |
| - | | |
| 4. V | What additions to the data sheet do you think would enhance the structure and subject? | |
| _ | | |
| 5. V | What deletions from the data sheet could be made without affecting the overall usefulness? | |
| _ | | |
| 6. I | s there any incorrect or misleading information (what and where)? | |
| _ | | |
| - 7. F | How would you improve this document? | |
| _ | | |
| - 8. F | How would you improve our software, systems, and silicon products? | |

NOTES:

NOTES:

PIC16C64X & PIC16C66X PRODUCT IDENTIFICATION SYSTEM



Please contact your local sales office for exact ordering procedures.

JW devices are UV erasable and can be programmed to any device configuration. JW devices meet the electrical requirements of each oscillator type (including LC devices).

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see below)

2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277

3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required). Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, FilterLab, KEELOQ, microID, MPLAB, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

dsPIC, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, MXDEV, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoq® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 Kokomo

2767 S. Albright Road

Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612

Tel: 949-263-1888 Fax: 949-263-1338 New York

150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335 San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-2350361 Fax: 86-755-2366086 Hong Kong Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza

223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office **Divvasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850 Taiwan Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Nordic ApS **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH

Gustav-Heinemann Ring 125 D-81739 Munich, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy

Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kinadom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

01/18/02

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

CY8C20524-12PVXIT_MB95F012KPFT-G-SNE2_MB95F013KPMC-G-SNE2_MB95F263KPF-G-SNE2_MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2_MB95F478KPMC2-G-SNE2_MB95F564KPF-G-SNE2_MB95F636KWQN-G-SNE1_MB95F696KPMC-G-SNE2 MB95F698KPMC2-G-SNE2_MB95F698KPMC-G-SNE2_MB95F818KPMC1-G-SNE2_901015X_CY8C3MFIDOCK-125_403708R MB95F354EPF-G-SNE2_MB95F564KWQN-G-SNE1_MB95F636KP-G-SH-SNE2_MB95F694KPMC-G-SNE2_MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2_LC87F0G08AUJA-AH_CP8361BT_CG8421AF_MB95F202KPF-G-SNE2_DF36014FPV_5962-8768407MUA MB95F318EPMC-G-SNE2_MB94F601APMC1-GSE1_MB95F656EPF-G-SNE2_LC78615E-01US-H_LC87F5WC8AVU-QIP-H MB95F108AJSPMC-G-JNE1_73S1210F-68M/F/PJ_MB89F538-101PMC-GE1_LC87F7DC8AVU-QIP-H_MB95F876KPMC-G-SNE2 MB88386PMC-GS-BNDE1_LC87FBK08AU-SSOP-H_LC87F2C64AU-QFP-H_MB95F636KNWQN-G-118-SNE1_MB95F136NBSTPFV-GS-N2E1_LC87F5NC8AVU-QIP-E_CY8C20324-12LQXIT_LC87F76C8AU-TQFP-E_CG8581AA_LC87F2G08AU-SSOP-E_CP8085AT_ATTINY3224-SSU