

20-Pin Flash, 8-Bit Microcontrollers

High-Performance RISC CPU:

- C Compiler Optimized Architecture
- Only 49 Instructions
- · Operating Speed:
 - DC 20 MHz clock input
 - DC 200 ns instruction cycle
- Interrupt Capability with Automatic Context Saving
- 16-Level Deep Hardware Stack with Optional Overflow/Underflow Reset
- Direct, Indirect and Relative Addressing modes:
- Two full 16-bit File Select Registers (FSRs)
- FSRs can read program and data memory

Flexible Oscillator Structure:

- 16 MHz Internal Oscillator Block:
- Factory calibrated to ±1%, typical
- Software selectable frequency range from 16 MHz to 31 kHz
- · 31 kHz Low-Power Internal Oscillator
- Three External Clock modes up to 20 MHz

Special Microcontroller Features:

- Operating Voltage Range:
- 1.8V to 3.6V (PIC16LF1507)
- 2.3V to 5.5V (PIC16F1507)
- Self-Programmable under Software Control
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Programmable Low-Power Brown-out Reset (LPBOR)
- Extended Watchdog Timer (WDT):
- Programmable period from 1 ms to 256s
- Programmable Code Protection
- In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins
- Enhanced Low-Voltage Programming (LVP)
- · In-Circuit Debug (ICD) via Two Pins
- Power-Saving Sleep mode:
 - Low-Power Sleep mode
- Low-Power BOR (LPBOR)
- Integrated Temperature Indicator
- 128 Bytes High-Endurance Flash
 - 100,000 write Flash endurance (minimum)

Memory:

- 2 Kwords Linear Program Memory Addressing
- 128 bytes Linear Data Memory Addressing
- High-Endurance Flash Data Memory (HEF)
 - 128 bytes if nonvolatile data storage
 - 100k erase/write cycles

eXtreme Low-Power (XLP) Features (PIC16LF1507):

- Sleep Current:
- 20 nA @ 1.8V, typical
- Watchdog Timer Current:
 260 nA @ 1.8V, typical
- Operating Current:
 - 30 μA/MHz @ 1.8V, typical

Peripheral Features:

- Analog-to-Digital Converter (ADC):
 - 10-bit resolution
 - 12 external channels
 - Two internal channels:
 - Fixed Voltage Reference
 - Temperature Indicator channel
 - Auto acquisition capability
 - Conversion available during Sleep
- Voltage Reference:
 - 1.024V Fixed Voltage Reference (FVR) with 1x, 2x and 4x Gain output levels
- 18 I/O Pins (1 Input-only Pin):
 - High current sink/source 25 mA/25 mA
 - Individually programmable weak pull-ups
 - Individually programmable Interrupt-on-Change (IOC) pins
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1:
 - 16-bit timer/counter with prescaler External Gate Input mode
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- · Four 10-bit PWM modules

Peripheral Features (Continued):

- Two Configurable Logic Cell (CLC) modules:
 - 16 selectable input source signals
 - Four inputs per module
 - Software control of combinational/sequential logic/state/clock functions
- Numerically Controlled Oscillator (NCO):
 - 20-bit accumulator
 - 16-bit increment
 - True linear frequency control
 - High-speed clock input

- Selectable Output modes
 - Fixed Duty Cycle (FDC) mode
 - Pulse Frequency (PF) mode
- Complementary Waveform Generator (CWG):
 - Eight selectable signal sources
 - Selectable falling and rising edge dead-band control
 - Polarity control
 - Four auto-shutdown sources
 - Multiple input sources: PWM, CLC, NCO

Device	Data Sheet Index	Program Memory Flash (words)	Data SRAM (bytes)	I/O's ⁽²⁾	10-bit ADC (ch)	Comparators	DAC	Timers (8/16-bit)	PWM	EUSART	MSSP (I ² C/SPI)	CWG	CLC	NCO	Debug ⁽¹⁾	XLP
PIC12(L)F1501	(1)	1024	64	6	4	1	1	2/1	4	_		1	2	1	Н	—
PIC16(L)F1503	(2)	2048	128	12	8	2	1	2/1	4		1	1	2	1	Н	
PIC16(L)F1507	(3)	2048	128	18	12	_	_	2/1	4	_	-	1	2	1	Н	—
PIC16(L)F1508	(4)	4096	256	18	12	2	1	2/1	4	1	1	1	4	1	I/H	Y
PIC16(L)F1509	(4)	8192	512	18	12	2	1	2/1	4	1	1	1	4	1	I/H	Y


Note 1: Debugging Methods: (I) - Integrated on Chip; (H) - using Debug Header; (E) - using Emulation Header.
2: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document.)

- 1: DS40001615 PIC12(L)F1501 Data Sheet, 8-Pin Flash, 8-bit Microcontrollers.
- 2: DS40001607 PIC16(L)F1503 Data Sheet, 14-Pin Flash, 8-bit Microcontrollers.
- 3: DS40001586 PIC16(L)F1507 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers.
- 4: DS40001609 PIC16(L)F1508/9 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers.

Note: For other small form-factor package availability and marking information, please visit http://www.microchip.com/packaging or contact your local sales office.

PIN DIAGRAMS



PIN ALLOCATION TABLE

IABL	C I.	2		ALLOU	ATION TA							
QI	20-Pin PDIP/SOIC/SSOP	20-Pin QFN/UQFN	ADC	Reference	CWG	NCO	CLC	Timers	PWM	Interrupt	Pull-up	Basic
RA0	19	16	AN0	_		_		_	—	IOC	Y	ICSPDAT
RA1	18	15	AN1	VREF+				—	_	IOC	Y	ICSPCLK
RA2	17	14	AN2	_	CWG1FLT	—	CLC1	TOCKI	PWM3	INT/ IOC	Y	—
RA3	4	1	—	—	_	_	CLC1IN0	—	_	IOC	Y	MCLR Vpp
RA4	3	20	AN3	_				T1G	_	IOC	Y	CLKOUT
RA5	2	19	—	_		NCO1CLK		T1CKI	_	IOC	Y	CLKIN
RB4	13	10	AN10	—	_	_	_	—	—	IOC	Y	—
RB5	12	9	AN11	—	_	_	_	—	—	IOC	Y	—
RB6	11	8	_	—	_	_	-	—	—	IOC	Y	—
RB7	10	7	—	—	_	_	_	—	—	IOC	Y	_
RC0	16	13	AN4	—	_	_	CLC2	—	—	—	—	_
RC1	15	12	AN5	—	_	NCO1		—	PWM4	_	—	
RC2	14	11	AN6	—	—	_	—	—	—	—	—	_
RC3	7	4	AN7	—	_		CLC2IN0	—	PWM2	_	—	
RC4	6	3	—	—	CWG1B	_	CLC2IN1	—	—		—	—
RC5	5	2	—	—	CWG1A		CLC1 ⁽¹⁾	—	PWM1	_		_
RC6	8	5	AN8	—	—	NCO1 ⁽¹⁾	—	—	—	—	—	—
RC7	9	6	AN9				CLC1IN1		_	_	-	
VDD	1	18	—	—	—	—	_	—	—	—	—	Vdd
Vss	20	17	—	—	—	—	—	—	—	—	—	Vss
Marta d					od with the ADE							

TABLE 1: 20-PIN ALLOCATION TABLE (PIC16(L)F1507)

Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.

TABLE OF CONTENTS

1.0	Device Overview	7
2.0	Enhanced Mid-Range CPU	11
3.0	Memory Organization	13
4.0	Device Configuration	37
5.0	Oscillator Module	
6.0	Resets	51
7.0	Interrupts	59
8.0	Power-Down Mode (Sleep)	72
9.0	Watchdog Timer (WDT)	75
10.0	Flash Program Memory Control	79
11.0	I/O Ports	95
12.0	Interrupt-On-Change	108
13.0	Fixed Voltage Reference (FVR)	113
14.0	Temperature Indicator Module	115
15.0	Analog-to-Digital Converter (ADC) Module	117
16.0	Timer0 Module	131
17.0	Timer1 Module with Gate Control	134
18.0	Timer2 Module	145
19.0	Pulse-Width Modulation (PWM) Module	148
20.0	Configurable Logic Cell (CLC)	154
21.0	Numerically Controlled Oscillator (NCO) Module	170
22.0	Complementary Waveform Generator (CWG) Module	177
23.0	In-Circuit Serial Programming™ (ICSP™)	189
24.0	Instruction Set Summary	191
25.0	Electrical Specifications	205
26.0	DC and AC Characteristics Graphs and Charts	227
27.0	Development Support	257
28.0	Packaging Information	261
	ndix A: Data Sheet Revision History	
The M	Aicrochip Website	275
Custo	omer Change Notification Service	275
Custo	omer Support	275
Produ	uct Identification System	276

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System


Register on our website at www.microchip.com to receive the most current information on all of our products.


1.0 DEVICE OVERVIEW

The block diagram of these devices are shown in Figure 1-1, the available peripherals are shown in Table 1-1, and the pinout descriptions are shown in Table 1-2.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral Analog-to-Digital Converter (/ Complementary Wave Genera Digital-to-Analog Converter (I Enhanced Universal Synchronous/Asynchronous	ator (CWG) DAC)	• • PIC12(L)F1501	• • • PIC16(L)F1503	• • PIC16(L)F1507	• • • PIC16(L)F1508	• • • PIC16(L)F1509
Transmitter (EUSART)						
Fixed Voltage Reference (FV	R)	•	•	٠	٠	•
Numerically Controlled Oscill	ator (NCO)	•	•	٠	•	•
Temperature Indicator		•	•	٠	٠	•
Comparators						
	C1	•	•		•	•
	C2		•		•	•
Configurable Logic Cell (CLC	-		-	-		
	CLC1	•	•	•	•	•
	CLC2	•	•	•	•	•
	CLC3				•	•
Martin O anti-	CLC4				•	•
Master Synchronous Serial P						
	MSSP1		•		•	•
PWM Modules			•			
	PWM1 PWM2	•	•	•	•	•
	PWM2 PWM3	•	•	•	•	•
	PWM3 PWM4	•	•	•	•	•
Timers		•	•	•	•	•
	Timer0	•	•	•	•	•
	Timer0	•	•	•	•	•
	Timer2	•	•	•	•	•





Name	Function	Input Type	Output Type	Description
RA0/AN0/ICSPDAT	RA0	TTL	CMOS	General purpose I/O.
	AN0	AN	_	A/D Channel input.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RA1/AN1/VREF+/ICSPCLK	RA1	TTL	CMOS	General purpose I/O.
	AN1	AN	_	A/D Channel input.
	VREF+	AN	_	A/D Positive Voltage Reference input.
	ICSPCLK	ST		Serial Programming Clock.
RA2/AN2/T0CKI/INT/PWM3/	RA2	ST	CMOS	General purpose I/O.
CLC1 ⁽¹⁾ /CWG1FLT	AN2	AN		A/D Channel input.
	TOCKI	ST		Timer0 clock input.
	INT	ST		External interrupt.
	PWM3	_	CMOS	Pulse Width Module source output.
	CLC1		CMOS	Configurable Logic Cell source output.
	CWG1FLT	ST	_	Complementary Waveform Generator Fault input.
RA3/CLC1IN0/Vpp/MCLR	RA3	TTL	_	General purpose input.
	CLC1IN0	ST		Configurable Logic Cell source input.
	VPP	HV	_	Programming voltage.
	MCLR	ST	_	Master Clear with internal pull-up.
RA4/AN3/CLKOUT/T1G	RA4	TTL	CMOS	General purpose I/O.
	AN3	AN	_	A/D Channel input.
	CLKOUT	_	CMOS	Fosc/4 output.
	T1G	ST	_	Timer1 Gate input.
RA5/CLKIN/T1CKI/NCO1CLK	RA5	TTL	CMOS	General purpose I/O.
	CLKIN	CMOS	_	External clock input (EC mode).
	T1CKI	ST	_	Timer1 clock input.
	NCO1CLK	ST	_	Numerically Controlled Oscillator Clock source input.
RB4/AN10	RB4	TTL	CMOS	General purpose I/O.
	AN10	AN		A/D Channel input.
RB5/AN11	RB5	TTL	CMOS	General purpose I/O.
	AN11	AN	_	A/D Channel input.
RB6	RB6	TTL	CMOS	General purpose I/O.
RB7	RB7	TTL	CMOS	General purpose I/O.
RC0/AN4/CLC2	RC0	TTL	CMOS	General purpose I/O.
	AN4	AN	_	A/D Channel input.
	CLC2		CMOS	Configurable Logic Cell source output.
RC1/AN5/PWM4/NCO1 ⁽¹⁾	RC1	TTL	CMOS	General purpose I/O.
	AN5	AN		A/D Channel input.
	PWM4	—	CMOS	Pulse Width Module source output.
	NCO1	—	CMOS	Numerically Controlled Oscillator is source output.
RC2/AN6	RC2	TTL	CMOS	General purpose I/O.
	AN6	AN	_	A/D Channel input.

TABLE 1-2: PIC16(L)F1507 PINOUT DESCRIPTION

Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal levels

Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.

TABLE 1-2: PIC16(L)F1507 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RC3/AN7/PWM2/CLC2IN0	RC3	TTL	CMOS	General purpose I/O.
	AN7	AN		A/D Channel input.
	PWM2	_	CMOS	Pulse Width Module source output.
	CLC2IN0	ST	—	Configurable Logic Cell source input.
RC4/CLC2IN1/CWG1B	RC4	TTL	CMOS	General purpose I/O.
	CLC2IN1	ST	—	Configurable Logic Cell source input.
	CWG1B	_	CMOS	CWG complementary output.
RC5/PWM1/CLC1 ⁽¹⁾ /	RC5	TTL	CMOS	General purpose I/O.
CWG1A	PWM1	—	CMOS	PWM output.
	CLC1	—	CMOS	Configurable Logic Cell source output.
	CWG1A	_	CMOS	CWG primary output.
RC6/AN8/NCO1 ⁽¹⁾	RC6	TTL	CMOS	General purpose I/O.
	AN8	AN	—	A/D Channel input.
	NCO1	_	CMOS	Numerically Controlled Oscillator source output.
RC7/AN9/CLC1IN1	RC7	TTL	CMOS	General purpose I/O.
	AN8	AN	_	A/D Channel input.
	CLC1IN1	ST	—	Configurable Logic Cell source input.
Vdd	Vdd	Power	_	Positive supply.
Vss	Vss	Power		Ground reference.

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I^2C^{TM} = Schmitt Trigger input with I^2C HV = High Voltage XTAL = Crystal

levels

Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.

2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- · Automatic Interrupt Context Saving
- · 16-level Stack with Overflow and Underflow
- · File Select Registers
- Instruction Set




FIGURE 2-1: CORE BLOCK DIAGRAM

2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 7.5 "Automatic Context Saving"**, for more information.

2.2 16-Level Stack with Overflow and Underflow

These devices have a hardware stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled, will cause a software Reset. See Section 3.5 "Stack" for more details.

2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See Section 3.6 "Indirect Addressing" for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 24.0 "Instruction Set Summary**" for more details.

3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
 - Configuration Words
 - Device ID
 - User ID
 - Flash Program Memory
- Data Memory
 - Core Registers
 - Special Function Registers
 - General Purpose RAM
 - Common RAM

The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- · Indirect Addressing

3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing a $32K \times 14$ program memory space. Table 3-1 shows the memory sizes implemented. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (See Figure 3-1).

3.2 High-Endurance Flash

This device has a 128 byte section of high-endurance program Flash memory (PFM) in lieu of data EEPROM. This area is especially well suited for nonvolatile data storage that is expected to be updated frequently over the life of the end product. See Section 10.2 "Flash **Program Memory Overview**" for more information on writing data to PFM. See Section 3.2.1.2 "Indirect Read with FSR" for more information about using the FSR registers to read byte data stored in PFM.

TABLE 3-1:DEVICE SIZES AND ADDRESSES

Device	Program Memory	Last Program Memory	High-Endurance Flash
	Space (Words)	Address	Memory Address Range ⁽¹⁾
PIC16LF1507 PIC16F1507	2,048	07FFh	0780h-07FFh

Note 1: High-endurance Flash applies to low byte of each address in the range.

FIGURE 3-1:

PROGRAM MEMORY MAP AND STACK FOR PIC16(L)F1507

Rev. 10-000040C 7/30/2013 PC<14:0> CALL, CALLW 15 RETURN, RETLW Interrupt, RETFIE Stack Level 0 Stack Level 1 Stack Level 15 0000h **Reset Vector** ÷ Interrupt Vector 0004h On-chip 0005h Page 0 Program 07FFh Memory 0800h Rollover to Page 0 Rollover to Page 0 7FFFh

3.2.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

3.2.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1:	RETLW INSTRUCTION
constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my function	
; LOTS OF CO	DDE
MOVLW DA	ATA_INDEX
call constant	S
; THE CONST	ANT IS IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

3.2.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH operator will set bit<7> if a label points to a location in program memory.

EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants	\$	
DW DATA	70	;First constant
DW DATA	41	;Second constant
DW DATA	42	
DW DATA	43	
my_functi	.on	
; LOTS	5 OF CODE	
MOVLW	DATA_INDEX	
ADDLW	LOW constants	
MOVWF	FSR1L	
MOVLW	HIGH constant	s;MSb sets
		automatically
MOVWF	FSR1H	
BTFSC	STATUS, C	;carry from ADDLW?
INCF	FSR1h, f	;yes
MOVIW	0[FSR1]	
;THE PROG	RAM MEMORY IS	IN W

3.3 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-2):

- 12 core registers
- 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See Section 3.6 "Indirect Addressing" for more information.

Data memory uses a 12-bit address. The upper five bits of the address define the Bank address and the lower seven bits select the registers/RAM in that bank.

3.3.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation. The core registers occupy the first 12 addresses of every data memory bank (addresses x00h/x08h through x0Bh/x8Bh). These registers are listed below in Table 3-2. For detailed information, see Table 3-4.

TABLE 3-2:	CORE REGISTERS

Addresses	BANKx
x00h or x80h	INDF0
x01h or x81h	INDF1
x02h or x82h	PCL
x03h or x83h	STATUS
x04h or x84h	FSR0L
x05h or x85h	FSR0H
x06h or x86h	FSR1L
x07h or x87h	FSR1H
x08h or x88h	BSR
x09h or x89h	WREG
x0Ah or x8Ah	PCLATH
x0Bh or x8Bh	INTCON

3.3.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

REGISTER 3-1: STATUS: STATUS REGISTER

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 24.0 "Instruction Set Summary").

Note 1: The <u>C</u> and <u>DC</u> bits operate as Borrow and <u>Digit</u> Borrow out bits, respectively, in subtraction.

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u				
_	_	—	TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾				
bit 7 bit 0											
Legend:											
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
u = Bit is uncha	inged	x = Bit is unkn	iown	-n/n = Value	at POR and BO	R/Value at all c	other Resets				
'1' = Bit is set		'0' = Bit is clea	ared	q = Value depends on condition							

bit 7-5	Unimplemented: Read as '0'
bit 4	TO: Time-Out bit
	 1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred
bit 3	PD: Power-Down bit
	 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction
bit 2	Z: Zero bit
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero
bit 1	DC: Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾
	 1 = A carry-out from the 4th low-order bit of the result occurred 0 = No carry-out from the 4th low-order bit of the result
bit 0	C: Carry/Borrow bit ⁽¹⁾ (ADDWF, ADDLW, SUBLW, SUBWF instructions) ⁽¹⁾
	 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1:	For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

3.3.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

3.3.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh).

3.3.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.6.2** "Linear Data Memory" for more information.

3.3.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

FIGURE 3-2: BANKED MEMORY PARTITIONING

	Rev. 10-00 7/30
7-bit Bank Offset	Memory Region
00h 0Bh	Core Registers (12 bytes)
0Ch 1Fh	Special Function Registers (20 bytes maximum)
6Fh	General Purpose RAM (80 bytes maximum)
70h 7Fh	Common RAM (16 bytes)

3.3.5 DEVICE MEMORY MAPS

The memory maps for Bank 0 through Bank 31 are shown in the tables in this section.

TABL	TABLE 3-3: PIC16(L)F1507 MEMORY MAP													
	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6	
000h		080h		100h		180h		200h		280h		300h		
	Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Registers		Core Regist	
	(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2	
00Bh		08Bh		10Bh		18Bh		20Bh		28Bh		30Bh		
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	_	30Ch		
00Dh	PORTB	08Dh	TRISB	10Dh	LATB	18Dh	ANSELB	20Dh	WPUB	28Dh	—	30Dh	—	
00Eh	PORTC	08Eh	TRISC	10Eh	LATC	18Eh	ANSELC	20Eh		28Eh	_	30Eh		
00Fh	—	08Fh	_	10Fh		18Fh	_	20Fh	_	28Fh	_	30Fh		
010h	—	090h	—	110h	_	190h	—	210h		290h	_	310h		
011h	PIR1	091h	PIE1	111h	—	191h	PMADRL	211h	—	291h	—	311h	—	
012h	PIR2	092h	PIE2	112h	—	192h	PMADRH	212h	—	292h	—	312h	—	
013h	PIR3	093h	PIE3	113h	—	193h	PMDATL	213h	—	293h	—	313h	—	
014h	—	094h	—	114h	—	194h	PMDATH	214h	—	294h	—	314h	—	
015h	TMR0	095h	OPTION_REG	115h		195h	PMCON1	215h		295h	_	315h	_	
016h	TMR1L	096h	PCON	116h	BORCON	196h	PMCON2	216h		296h	_	316h	_	
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	VREGCON	217h		297h		317h	—	
018h	T1CON	098h	—	118h	—	198h	—	218h	—	298h	—	318h	—	
019h	T1GCON	099h	OSCCON	119h	_	199h	—	219h	—	299h	_	319h	—	
01Ah	TMR2	09Ah	OSCSTAT	11Ah	_	19Ah	_	21Ah	_	29Ah		31Ah		
01Bh	PR2	09Bh	ADRESL	11Bh		19Bh		21Bh		29Bh		31Bh	_	
01Ch	T2CON	09Ch	ADRESH	11Ch	_	19Ch	_	21Ch	—	29Ch	_	31Ch	—	
01Dh	—	09Dh	ADCON0	11Dh	APFCON	19Dh	—	21Dh	—	29Dh	—	31Dh	—	
01Eh	_	09Eh	ADCON1	11Eh	_	19Eh	—	21Eh	—	29Eh	_	31Eh	_	
01Fh	—	09Fh	ADCON2	11Fh	_	19Fh	_	21Fh	_	29Fh	_	31Fh	—	
020h		0A0h	General	120h		1A0h		220h		2A0h		320h		
			Purpose Register											
	General	0BFh	32 Bytes											
	Purpose	0BFn 0C0h	JZ Dytes		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemer	
	Register	00001			Read as '0'		Read as '							
	80 Bytes		Unimplemented											
			Read as '0'											
06Fh		0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		
070h		0F0h	Common RAM	170h	Common RAM	1F0h	Common RAM	270h	Common RAM	2F0h	Common RAM	370h	Common R	
	Common RAM		(Accesses		(Accesses		(Accesses		(Accesses		(Accesses		(Accesse	
	Common to W		70h – 7Fh)		70h – 7Fh)		70h – 7Fh)		70h – 7Fh)		70h – 7Fh)		70h – 7Fł	
07Fh		0FFh	- /	17Fh		1FFh	/	27Fh		2FFh	/	37Fh		

TABLE 3-3: PIC16(L)F1507 MEMORY MAP

Legend:

= Unimplemented data memory locations, read as '0'

TABLE 3-3: PIC16(L)F1507 MEMORY MAP (CONTINUED) BANK 8 BANK 9

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 1
400h		480h		500h		580h		600h		680h		700h	
	Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Registers (Table 3-2)		Core Regis (Table 3-2
40Bh		48Bh		50Bh		58Bh		60Bh		68Bh		70Bh	
40Ch	—	48Ch	_	50Ch	—	58Ch		60Ch	—	68Ch	—	70Ch	
40Dh	—	48Dh	_	50Dh	—	58Dh		60Dh	—	68Dh	—	70Dh	
40Eh	_	48Eh	_	50Eh	_	58Eh		60Eh		68Eh		70Eh	
40Fh	—	48Fh	_	50Fh	—	58Fh		60Fh	—	68Fh	—	70Fh	
410h	—	490h	—	510h	_	590h	_	610h	_	690h	_	710h	
411h	_	491h	—	511h		591h		611h	PWM1DCL	691h	CWG1DBR	711h	
412h	—	492h	—	512h	_	592h	_	612h	PWM1DCH	692h	CWG1DBF	712h	
413h	_	493h	—	513h		593h		613h	PWM1CON	693h	CWG1CON0	713h	
414h	—	494h	—	514h	_	594h	_	614h	PWM2DCL	694h	CWG1CON1	714h	
415h	_	495h	_	515h	_	595h		615h	PWM2DCH	695h	CWG1CON2	715h	
416h	—	496h	—	516h	_	596h	_	616h	PWM2CON	696h	_	716h	
417h	_	497h	_	517h	_	597h		617h	PWM3DCL	697h		717h	
418h	—	498h	NCO1ACCL	518h	—	598h	—	618h	PWM3DCH	698h	—	718h	
419h	_	499h	NCO1ACCH	519h		599h	_	619h	PWM3CON	699h	_	719h	
41Ah	—	49Ah	NCO1ACCU	51Ah	—	59Ah	—	61Ah	PWM4DCL	69Ah	—	71Ah	
41Bh	_	49Bh	NCO1INCL	51Bh	_	59Bh	_	61Bh	PWM4DCH	69Bh	_	71Bh	
41Ch	—	49Ch	NCO1INCH	51Ch	—	59Ch	—	61Ch	PWM4CON	69Ch	—	71Ch	
41Dh	—	49Dh	—	51Dh	—	59Dh	—	61Dh	—	69Dh		71Dh	
41Eh	—	49Eh	NCO1CON	51Eh	—	59Eh	—	61Eh	—	69Eh	—	71Eh	
41Fh	_	49Fh	NCO1CLK	51Fh		59Fh		61Fh	_	69Fh		71Fh	
420h		4A0h		520h		5A0h		620h		6A0h		720h	
	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimpleme Read as '
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh	
470h		4F0h		570h		5F0h		670h		6F0h		770h	
	Common RAM		Common RAM		Common RAM		Common RAM		Common RAM		Common RAM		Common R
	(Accesses		(Accesses		(Accesses		(Accesses		(Accesses		(Accesses		(Accesse
47Fh	70h – 7Fh)	4FFh	70h – 7Fh)	57Fh	70h – 7Fh)	5FFh	70h – 7Fh)	67Fh	70h – 7Fh)	6FFh	70h – 7Fh)	77Fh	70h – 7F
	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 2
800h	Core Registers	880h	Core Registers	900h	Core Registers	980h	Core Registers	A00h	Core Registers	A80h	Core Registers	B00h	Core Regis
	(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)		(Table 3-
000			(10016-0-2)		(10010-2)		(Table 3-2)		(Table 3-2)		(Table 3-2)	DOD	(Table 0-
80Bh		88Bh		90Bh		98Bh		A0Bh		A8Bh		B0Bh	
80Ch	Unimplemented Read as '0'	88Ch	Unimplemented Read as '0'	90Ch	Unimplemented Read as '0'	98Ch	Unimplemented Read as '0'	A0Ch	Unimplemented Read as '0'	A8Ch	Unimplemented Read as '0'	B0Ch	Unimpleme Read as '
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh	
		8F0h		90FN 970h		9F0h				AF0h		B70h	
870h	Common RAM (Accesses 70h – 7Fh)	8FUN	Common RAM (Accesses 70h – 7Fh)	970N	Common RAM (Accesses 70h – 7Fh)	9F0N	Common RAM (Accesses 70h – 7Fh)	A70h	Common RAM (Accesses 70h – 7Fh)	AFUN	Common RAM (Accesses 70h – 7Fh)	BION	Common R (Accesse 70h – 7F
87Fh	7011 – 7111)	8FFh	7011 – 7111)	97Fh	7011 – 7111)	9FFh	701 - 711)	A7Fh	701 - 711)	AFFh	701 - 711)	B7Fh	7011 – 71

Legend: = Unimplemented data memory locations, read as '0'

DS40001586D-page 20

TABLE 3-3: PIC16(L)F1507 MEMORY MAP (CONTINUED)

	• •		,		•		,						
	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 3
C00h	Core Registers (Table 3-2)	C80h	Core Registers (Table 3-2)	D00h	Core Registers (Table 3-2)	D80h	Core Registers (Table 3-2)	E00h	Core Registers (Table 3-2)	E80h	Core Registers (Table 3-2)	F00h	Core Regis (Table 3-
C0Bh		C8Bh		D0Bh		D8Bh		E0Bh		E8Bh		F0Bh	
C0Ch	—	C8Ch	_	D0Ch	_	D8Ch	—	E0Ch	_	E8Ch	—	F0Ch	
C0Dh	—	C8Dh		D0Dh		D8Dh	—	E0Dh	_	E8Dh	—	F0Dh	
C0Eh	—	C8Eh	—	D0Eh	—	D8Eh	—	E0Eh	—	E8Eh	—	F0Eh	
C0Fh	—	C8Fh	_	D0Fh	_	D8Fh	—	E0Fh	_	E8Fh	—	F0Fh	
C10h	—	C90h		D10h		D90h	—	E10h	-	E90h	—	F10h	
C11h	—	C91h	_	D11h	_	D91h	—	E11h	_	E91h	—	F11h	
C12h	—	C92h		D12h		D92h	_	E12h	_	E92h	_	F12h	
C13h	—	C93h		D13h		D93h	_	E13h	_	E93h	_	F13h	
C14h	—	C94h	—	D14h	—	D94h	—	E14h	—	E94h	—	F14h	
C15h	—	C95h	—	D15h	—	D95h	—	E15h	—	E95h	—	F15h	
C16h	—	C96h	_	D16h	_	D96h	—	E16h	_	E96h	—	F16h	
C17h	—	C97h		D17h		D97h	_	E17h		E97h	—	F17h	See Table 3
C18h	—	C98h		D18h		D98h	_	E18h		E98h	—	F18h	register mag
C19h	—	C99h		D19h		D99h	_	E19h		E99h	—	F19h	details
C1Ah	—	C9Ah		D1Ah		D9Ah	_	E1Ah	_	E9Ah	—	F1Ah	
C1Bh	—	C9Bh		D1Bh		D9Bh	—	E1Bh	_	E9Bh	—	F1Bh	
C1Ch	—	C9Ch	—	D1Ch	—	D9Ch	—	E1Ch	—	E9Ch	—	F1Ch	
C1Dh	—	C9Dh	_	D1Dh	_	D9Dh	—	E1Dh	_	E9Dh	—	F1Dh	
C1Eh	—	C9Eh		D1Eh		D9Eh	_	E1Eh		E9Eh	—	F1Eh	
C1Fh	—	C9Fh		D1Fh		D9Fh	_	E1Fh		E9Fh	—	F1Fh	
C20h		CA0h		D20h		DA0h		E20h		EA0h		F20h	
	Unimplemented Read as '0'												
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh	
C70h	Common RAM (Accesses 70h – 7Fh)	CF0h	Common RAM (Accesses 70h – 7Fh)	D70h	Common RAM (Accesses 70h – 7Fh)	DF0h	Common RAM (Accesses 70h – 7Fh)	E70h	Common RAM (Accesses 70h – 7Fh)	EF0h	Common RAM (Accesses 70h – 7Fh)	F70h	Common F (Accesse 70h – 7F
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh	

Legend:

= Unimplemented data memory locations, read as '0'.

© 2011-2015 Microchip Technology Inc.

Status

TABLE 3-3: PIC16(L)F1507 MEMORY MAP (CONTINUED)

	Bank 30		Bank 31
F0Ch		F8Ch	Bunker
F0Dh	_		
F0Eh			Unimplemented
F0Fh	CLCDATA		Read as '0'
F10h	CLC1CON		
F11h	CLC1POL	FE3h	
F12h	CLC1SEL0	FE4h	STATUS_SHAD
F13h	CLC1SEL1	FE5h	WREG_SHAD
F14h	CLC1GLS0	FE6h	BSR_SHAD
F15h	CLC1GLS1	FE7h	PCLATH_SHAD
F16h	CLC1GLS2	FE8h	FSR0L_SHAD
F17h	CLC1GLS3	FE9h	FSR0H_SHAD
F18h	CLC2CON	FEAh	FSR1L_SHAD
F19h	CLC2POL	FEBh	FSR1H_SHAD
F1Ah	CLC2SEL0	FECh	_
F1Bh	CLC2SEL1	FEDh	STKPTR
F1Ch	CLC2GLS0	FEEh	TOSL
F1Dh	CLC2GLS1	FEFh	TOSH
F1Eh	CLC2GLS2		
F1Fh	CLC2GLS3		
F20h F6Fh	Unimplemented Read as '0'		

3.3.6 CORE FUNCTION REGISTERS SUMMARY

The Core Function registers listed in Table 3-4 can be addressed from any Bank.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank	0-31										
x00h or x80h	INDF0		this location	xxxx xxxx	uuuu uuuu						
x01h or x81h	INDF1		this location		XXXX XXXX	uuuu uuuu					
x02h or x82h	PCL	Program C	ounter (PC)		0000 0000	0000 0000					
x03h or x83h	STATUS	-	—		TO	PD	Z	DC	С	1 1000	q quuu
x04h or x84h	FSR0L	Indirect Da	ta Memory A	0000 0000	uuuu uuuu						
x05h or x85h	FSR0H	Indirect Da	ta Memory A		0000 0000	0000 0000					
x06h or x86h	FSR1L	Indirect Da	ta Memory A	ddress 1 Lo	w Pointer					0000 0000	uuuu uuuu
x07h or x87h	FSR1H	Indirect Da	ta Memory A	ddress 1 Hig	gh Pointer					0000 0000	0000 0000
x08h or x88h	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
x09h or x89h	WREG	Working Re	egister							0000 0000	uuuu uuuu
x0Ahor x8Ah	PCLATH	_	Write Buffer		-000 0000	-000 0000					
x0Bhor x8Bh	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000

TABLE 3-4: CORE FUNCTION REGISTERS SUMMARY

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets	
Bank 0									•	•		
00Ch	PORTA	_	—	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	xx xxxx	
00Dh	PORTB	RB7	RB6	RB5	RB4	_	_	_	_	xxxx	xxxx	
00Eh	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	xxxx xxxx	
010h	_	Unimplemen	ted							_	_	
011h	PIR1	TMR1GIF	ADIF	_	_	_	_	TMR2IF	TMR1IF	0000	0000	
012h	PIR2	—	_	—			NCO1IF		_	0	0	
013h	PIR3	—	_	—			_	CLC2IF	CLC1IF	00	00	
014h		Unimplement	ted							—	—	
015h	TMR0	Holding Regi	ster for the 8-	bit Timer0 Co	ount					xxxx xxxx	uuuu uuuu	
016h	TMR1L	Holding Regi	ster for the Le	east Significa	nt Byte of the	e 16-bit TMR	1 Count			xxxx xxxx	uuuu uuuu	
017h	TMR1H	Holding Regi	ster for the M	ost Significar	nt Byte of the	16-bit TMR1	Count			xxxx xxxx	uuuu uuuu	
018h	T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>		T1SYNC		TMR10N	0000 -0-0	uuuu -u-u	
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL		T1GSS0	0000 0x-0	uuuu ux-u	
01Ah	TMR2	Timer2 Modu	mer2 Module Register									
01Bh	PR2	Timer2 Perio	d Register							1111 1111	1111 1111	
01Ch	T2CON	—		T2OUTF	PS<3:0>		TMR2ON	T2CK	PS<1:0>	-000 0000	-000 0000	
01Dh to 01Fh	_	Unimplemen	Unimplemented									
Bank 1												
08Ch	TRISA	—	_	TRISA5	TRISA4	(2)	TRISA2	TRISA1	TRISA0	11 1111	11 1111	
08Dh	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—	1111	1111	
08Eh	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111	
08Fh		Unimplement	ted								_	
090h	_	Unimplement	ted	1			1	-	r	—	—	
091h	PIE1	TMR1GIE	ADIE	—	—	—	—	TMR2IE	TMR1IE	0000	0000	
092h	PIE2	—	—	—	—	—	NCO1IE	—	—	0	0	
093h	PIE3	—	—	—	—	—	—	CLC2IE	CLC1IE	00	00	
094h	_	Unimplement	ted	1	-	-	1			_	—	
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		1111 1111	1111 1111	
096h	PCON	STKOVF	STKUNF	—	RWDT	RMCLR	RI	POR	BOR	00-1 11qq	qq-q qquu	
097h	WDTCON	—	—			WDTPS<4:0	>		SWDTEN	01 0110	01 0110	
098h	_	Unimplement	ted				1	-		_	—	
099h	OSCCON	—		IRCF	<3:0>		—	SCS	S<1:0>	-011 1-00	-011 1-00	
09Ah	OSCSTAT	—	—	—	HFIOFR	—	—	LFIOFR	HFIOFS	000	ddd	
09Bh	ADRESL	ADC Result I	Register Low							xxxx xxxx	uuuu uuuu	
09Ch	ADRESH	ADC Result I	ADC Result Register High 2								uuuu uuuu	
09Dh	ADCON0	_			CHS<4:0>			GO/DONE	ADON	-000 0000	-000 0000	
09Eh	ADCON1	ADFM		ADCS<2:0>		_	—	ADPR	EF<1:0>	000000	000000	
			TRIGSE									

SPECIAL FUNCTION REGISTER SUMMARY **TABLE 3-5**:

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F1507 only.

 2:
 Unimplemented, read as '1'.

								/				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets	
Bank 2	Bank 2											
10Ch	LATA	_	—	LATA5	LATA4	_	LATA2	LATA1	LATA0	xx -xxx	uu -uuu	
10Dh	LATB	LATB7	LATB6	LATB5	LATB4		_	_	_	xxxx	uuuu	
10Eh	LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xxxx xxxx	uuuu uuuu	
10Fh to 115h	_	Unimplemen	Unimplemented									
116h	BORCON	SBOREN	BORFS	_	_	_	_	_	BORRDY	10q	uuu	
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	_	_	ADFV	′R<1:0>	0q0000	0q0000	
118h to 11Ch	_	Unimplemen	Jnimplemented									
11Dh	APFCON	_	—	—	_	_	_	CLC1SEL	NCO1SEL	00	00	
11Eh	—	Unimplemen	ted		—	_						
11Fh	—	Unimplemen	_	_								
Bank 3	3											
18Ch	ANSELA	—	—	-	ANSA4		ANSA2	ANSA1	ANSA0	1 -111	1 -111	
18Dh	ANSELB	—	—	ANSB5	ANSB4	_	—	—	_	11	11	
18Eh	ANSELC	ANSC7	ANSC6	—	—	ANSC3	ANSC2	ANSC1	ANSC0	11 1111	11 1111	
18Fh	—	Unimplemen	ted							—	—	
190h	—	Unimplemen	ted							—	—	
191h	PMADRL	Flash Progra	am Memory Ad	ddress Regis	ter Low Byte					0000 0000	0000 0000	
192h	PMADRH	(2)	Flash Progra	m Memory A	ddress Regis	ster High Byte	e			1000 0000	1000 0000	
193h	PMDATL	Flash Progra	am Memory R	ead Data Reg	gister Low By	te				xxxx xxxx	uuuu uuuu	
194h	PMDATH	—	—	Flash Progra	am Memory F	Read Data Re	egister High I	Byte		xx xxxx	uu uuuu	
195h	PMCON1	(2)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	1000 x000	1000 q000	
196h	PMCON2	Flash Progra	am Memory Co	ontrol Registe	er 2					0000 0000	0000 0000	
197h	VREGCON ⁽¹⁾		_	_	_	-	_	VREGPM	Reserved	01	01	
198h to 19Fh	_	Unimplemen	Jnimplemented									

 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.
 PIC16F1507 only.
 Unimplemented, read as '1'. Legend: Note 1: 2:

TABLE 3-5:	SPECIAL FUNCTION REGISTER SUMMARY ((CONTINUED)	

TABLE	3-5: S	PECIAL F	UNCTIO	N REGIS	TER SUI	MMARY	(CONTIN	UED)				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets	
Bank 4												
20Ch	WPUA	_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	11 1111	11 1111	
20Dh	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	—	_	_	_	1111	1111	
20Eh to 21Fh	_	Unimplemen	_	_								
Bank 5												
28Ch												
to 29Fh	_	Unimplemen	ted							_	—	
Bank 6												
30Ch to 31Fh	_	Unimplemen	ted							-	—	
Bank 7		•								•	•	
38Ch to 390h	_	Unimplemen	ted							_	_	
391h	IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000	
392h	IOCAN	_	—	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	00 0000	00 0000	
393h	IOCAF	_	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000	
394h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	_	_	_	_	0000	0000	
395h	IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	_	_	_	_	0000	0000	
396h	IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	—	—	—		0000	0000	
397h to 39Fh	_	Unimplemented -									_	
Bank 8		_								_		
40Ch to 41Fh	_	Unimplemented —									_	
Bank 9												
48Ch to 497h	_	Unimplemen	Unimplemented — —									
498h	NCO1ACCL				NCO1	ACC<7:0>				0000 0000	0000 0000	
499h	NCO1ACCH				NCO1A	CC<15:8>				0000 0000	0000 0000	
49Ah	NCO1ACCU				NCO1A	CC<19:16>				0000 0000	0000 0000	
49Bh	NCO1INCL		NCO1INC<7:0> 0000 0001 0000 0001									
49Ch	NCO1INCH	NCO1INC<15:8> 0000 0000 0000										
49Dh	_	Unimplemented — —										
49Eh	NCO1CON	N1EN	N10E	N1OUT	N1POL	_	_	_	N1PFM	00000	00000	
49Fh	NCO1CLK		N1PWS<2:0>		—	—	—	N1CK	(S<1:0>	000000	000000	

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. PIC16F1507 only. Unimplemented, read as '1'. Legend: Note 1: 2:

TABLE	3-5: S	PECIAL F	UNCTIO	N REGIS	TER SUN	MMARY (CONTIN	UED)				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets	
Bank 1	0											
50Ch to 51Fh		Unimplemented —										
Bank 1	1	-										
58Ch to 59Fh	_	Unimplemen	Unimplemented —									
Bank 1	2	-										
60Ch to 610h	_	Unimplemen	ted							_	_	
611h	PWM1DCL	PWM1D	CL<7:6>	_	—	_	_	—	_	00	00	
612h	PWM1DCH				PWM1	DCH<7:0>				xxxx xxxx	uuuu uuuu	
613h	PWM1CON0	PWM1EN	PWM10E	PWM1OUT	PWM1POL	_	_	_	_	0000	0000	
614h	PWM2DCL	PWM2D	CL<7:6>	_	—	_	_	—	_	00	00	
615h	PWM2DCH				PWM2I	DCH<7:0>				xxxx xxxx	uuuu uuuu	
616h	PWM2CON0	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	_	_	_	_	0000	0000	
617h	PWM3DCL	PWM3D	CL<7:6>	_	—	_	_	—	_	00	00	
618h	PWM3DCH				PWM3I	DCH<7:0>				xxxx xxxx	uuuu uuuu	
619h	PWM3CON0	PWM3EN	PWM3OE	PWM3OUT	PWM3POL	_	_	_	_	0000	0000	
61Ah	PWM4DCL	PWM4D	CL<7:6>	_	—	_	_	—	_	00	00	
61Bh	PWM4DCH				PWM4	DCH<7:0>				xxxx xxxx	uuuu uuuu	
61Ch	PWM4CON0	PWM4EN	PWM4OE	PWM4OUT	PWM4POL	_	_	—	_	0000	0000	
61Dh to 61Fh	_	Unimplemented —									_	
Bank 1	3											
68Ch to 690h	_	Unimplemented — –									_	
691h	CWG1DBR	_				CWG1	DBR<5:0>			00 0000	00 0000	
692h	CWG1DBF	_	_			CWG1	DBF<5:0>			xx xxxx	xx xxxx	
693h	CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA	_	—	G1CS0	0000 00	0000 00	
694h	CWG1CON1	G1ASDI	LB<1:0>	G1ASD	LA<1:0>	_		G1IS<2:0>		0000 -000	0000 -000	
695h	CWG1CON2	G1ASE	G1ARSEN	_	_	_	—	G1ASDSFLT	G1ASDSCLC2	0000	0000	
696h to 69Fh	_	Unimplemented —								_		

TABLE 3-5 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 Legend:
 x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F1507 only.

 2:
 Unimplemented, read as '1'.

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-5:**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Banks 14-29											
x0Ch/ x8Ch	_	Unimplemented									—
x1Fh/ x9Fh											
Bank 3	0										
F0Ch to F0Eh	_	Unimplemen	Unimplemented							_	_
F0Fh	CLCDATA	—		_	_	_		MLC2OUT	MLC1OUT	00	00
F10h	CLC1CON	LC1EN	LC10E	LC10UT	LC1INTP	LC1INTN		LC1MODE<2:	:0>	0000 0000	0000 0000
F11h	CLC1POL	LC1POL	_	_	_	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	0 xxxx	0 uuuu
F12h	CLC1SEL0	_	L	.C1D2S<2:0>	>	_	LC1D1S<2:0>			-xxx -xxx	-uuu -uuu
F13h	CLC1SEL1	_	L	.C1D4S<2:0>	>	_	LC1D3S<2:0>			-xxx -xxx	-uuu -uuu
F14h	CLC1GLS0	LC1G1D4T	LC1G1D4N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	XXXX XXXX	uuuu uuuu
F15h	CLC1GLS1	LC1G2D4T	LC1G2D4N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	xxxx xxxx	uuuu uuuu
F16h	CLC1GLS2	LC1G3D4T	LC1G3D4N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	xxxx xxxx	uuuu uuuu
F17h	CLC1GLS3	LC1G4D4T	LC1G4D4N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	XXXX XXXX	uuuu uuuu
F18h	CLC2CON	LC2EN	LC2OE	LC2OUT	LC2INTP	LC2INTN		LC2MODE<2:	:0>	0000 0000	0000 0000
F19h	CLC2POL	LC2POL		_	_	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	0 xxxx	0 uuuu
F1Ah	CLC2SEL0	—	L	.C2D2S<2:0>	>	_		LC2D1S<2:0	>	-xxx -xxx	-uuu -uuu
F1Bh	CLC2SEL1	_	L	.C2D4S<2:0>	>	_		LC2D3S<2:0	>	-xxx -xxx	-uuu -uuu
F1Ch	CLC2GLS0	LC2G1D4T	LC2G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	XXXX XXXX	uuuu uuuu
F1Dh	CLC2GLS1	LC2G2D4T	LC2G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	XXXX XXXX	uuuu uuuu
F1Eh	CLC2GLS2	LC2G3D4T	LC2G3D4N	LC2G3D3T	LC2G3D3N	LC2G3D2T	LC2G3D2N	LC2G3D1T	LC2G3D1N	XXXX XXXX	uuuu uuuu
F1Fh	CLC2GLS3	LC2G4D4T	LC2G4D4N	LC2G4D3T	LC2G4D3N	LC2G4D2T	LC2G4D2N	LC2G4D1T	LC2G4D1N	XXXX XXXX	uuuu uuuu
F20h to F6Fh	_	Unimplemented								_	_

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:
 PIC16F1507 only.

 2:
 Unimplemented, read as '1'.

IADLL								020)			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3	1										
F8Ch	—	Unimplemen	ted							_	—
— FE3h											
FE4h	STATUS_ SHAD	_	—	-	_	—	Z_SHAD	DC_SHAD	C_SHAD	xxx	uuu
FE5h	WREG_ SHAD	Working Reg	gister Shadow							XXXX XXXX	uuuu uuuu
FE6h	BSR_ SHAD	-	_	— — Bank Select Register Shadow						x xxxx	u uuuu
FE7h	PCLATH_ SHAD	-	Program Counter Latch High Register Shadow -2								uuuu uuuu
FE8h	FSR0L_ SHAD	Indirect Data	Memory Add	Iress 0 Low F	Pointer Shado	w				XXXX XXXX	uuuu uuuu
FE9h	FSR0H_ SHAD	Indirect Data Memory Address 0 High Pointer Shadow									uuuu uuuu
FEAh	FSR1L_ SHAD	Indirect Data Memory Address 1 Low Pointer Shadow									uuuu uuuu
FEBh	FSR1H_ SHAD	Indirect Data Memory Address 1 High Pointer Shadow									uuuu uuuu
FECh	—	Unimplemented								—	_
FEDh	STKPTR	_	— — Current Stack Pointer							1 1111	1 1111
FEEh	TOSL	Top-of-Stack Low byte								XXXX XXXX	uuuu uuuu
FEFh	TOSH	-	— Top-of-Stack High byte							-xxx xxxx	-uuu uuuu

TABLE 3-5: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)


 x = unknown, u = unchanged, g = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.
 PIC16F1507 only.
 Unimplemented, read as '1'. Legend: : Note 1:

2:

3.4 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-3 shows the five situations for the loading of the PC.





3.4.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register and those being written to the PCL register.

3.4.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

3.4.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

3.4.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

3.5 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-4 through 3-7). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Words). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.


3.5.1 ACCESSING THE STACK


The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is 5 bits to allow detection of overflow and underflow.


Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.

During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement the STKPTR.

Reference Figure 3-4 through Figure 3-7 for examples of accessing the stack.







3.5.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Words is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.


3.6 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory






3.6.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.

FIGURE 3-9: TRADITIONAL DATA MEMORY MAP




3.6.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-10: LINEAR DATA MEMORY MAP



3.6.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSb of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.





4.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection and Device ID.

4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

Note: The DEBUG bit in Configuration Words is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

4.2 Register Definitions: Configuration Words

R/P-1 R/P-1 U-1 U-1 **R/P-1** U-1 BOREN<1:0>(1) CLKOUTEN ____ _ _____ bit 13 bit 8 R/P-1 R/P-1 R/P-1 **R/P-1** R/P-1 U-1 R/P-1 R/P-1 CP(2) PWRTE MCLRE WDTE<1:0> FOSC<1:0> bit 7 bit 0 Legend: R = Readable bit P = Programmable bit U = Unimplemented bit, read as '1' -n = Value when blank or after Bulk Erase 0' = Bit is cleared '1' = Bit is set bit 13-12 Unimplemented: Read as '1' bit 11 **CLKOUTEN:** Clock Out Enable bit 1 = CLKOUT function is disabled. I/O function on the CLKOUT pin 0 = CLKOUT function is enabled on the CLKOUT pin BOREN<1:0>: Brown-Out Reset Enable bits⁽¹⁾ bit 10-9 11 = BOR enabled 10 = BOR enabled during operation and disabled in Sleep 01 = BOR controlled by SBOREN bit of the BORCON register 00 = BOR disabled Unimplemented: Read as '1' bit 8 CP: Code Protection bit⁽²⁾ bit 7 1 = Program memory code protection is disabled 0 = Program memory code protection is enabled MCLRE: MCLR/VPP Pin Function Select bit bit 6 If LVP bit = 1: This bit is ignored. If LVP bit = 0: $1 = \overline{MCLR}/VPP$ pin function is \overline{MCLR} ; Weak pull-up enabled. 0 = MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up under control of WPUA3 bit. **PWRTE:** Power-Up Timer Enable bit bit 5 1 = PWRT disabled 0 = PWRT enabled WDTE<1:0>: Watchdog Timer Enable bits bit 4-3 11 = WDT enabled 10 = WDT enabled while running and disabled in Sleep 01 = WDT controlled by the SWDTEN bit in the WDTCON register 00 = WDT disabled bit 2 Unimplemented: Read as '1' bit 1-0 FOSC<1:0>: Oscillator Selection bits 11 = ECH: External Clock, High-Power mode: on CLKIN pin 10 = ECM: External Clock, Medium Power mode: on CLKIN pin 01 = ECL: External Clock, Low-Power mode: on CLKIN pin 00 = INTOSC oscillator: I/O function on CLKIN pin

REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1

Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.

2: Once enabled, code-protect can only be disabled by bulk erasing the device.

		R/P-1	U-1	R/P-1	R/P-1	R/P-1	U-1
		LVP ⁽¹⁾	—	LPBOR	BORV ⁽²⁾	STVREN	—
		bit 13				1 1	bit 8
U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1
—	—	—	—	—	—	WRT<	<1:0>
bit 7							bit
Legend:							
R = Readab	le bit	P = Programn	nable bit	U = Unimplem	nented bit, read	1 as '1'	
'0' = Bit is cl		'1' = Bit is set			en blank or aft		
bit 12	0 = High-vol	age pro <u>gramm</u> in tage on MCLR n nted: Read as ':	nust be used f	or programming	I		
bit 11	1 = Low-Pov	w-Power BOR E wer Brown-out R wer Brown-out R	eset is disable				
bit 10	1 = Brown-o	vn-Out Reset Vo out Reset voltage out Reset voltage	(VBOR), low t	rip point selecte			
bit 9	1 = Stack O	tack Overflow/Ur verflow or Under	flow will cause				
	ט = Stack O	verflow or Under	flow will not ca	ause a Reset			
bit 8-2		verflow or Under nted: Read as ':		ause a Reset			

REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2

2: See VBOR parameter for specific trip point voltages.

4.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Internal access to the program memory is unaffected by any code protection setting.

4.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the \overline{CP} bit in Configuration Words. When $\overline{CP} = 0$, external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See Section 4.4 "Write Protection" for more information.

4.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

4.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 10.4 "User ID, Device ID and Configuration Word Access"** for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC12(L)F1501/PIC16(L)F150X Memory Programming Specification*" (DS41573).

4.6 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See Section 10.4 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

4.7 Register Definitions: Device ID

REGISTER 4-3: DEVID: DEVICE ID REGISTER

		R	R	R	R	R	R
				DEV	<8:3>		
		bit 13					bit 8
R	R	R	R	R	R	R	R
	DEV<2:0>				REV<4:0>		
bit 7							bit 0

Legend:

R = Readable bit

'1' = Bit is set

bit 13-5 **DEV<8:0>:** Device ID bits

Device	DEVID<13:0> Values					
Device	DEV<8:0>	REV<4:0>				
PIC16LF1507	10 1101 110	x xxxx				
PIC16F1507	10 1101 000	x xxxx				

'0' = Bit is cleared

bit 4-0 **REV<4:0>:** Revision ID bits

These bits are used to identify the revision (see Table under DEV<8:0> above).

5.0 OSCILLATOR MODULE

5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from an external clock or from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Fast start-up oscillator allows internal circuits to power-up and stabilize before switching to the 16 MHz HFINTOSC

The oscillator module can be configured in one of the following clock modes.


- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium Power mode (0.5 MHz to 4 MHz)
- 3. ECH External Clock High-Power mode (4 MHz to 20 MHz)
- 4. INTOSC Internal oscillator (31 kHz to 16 MHz)

Clock Source modes are selected by the FOSC<1:0> bits in the Configuration Words. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The ECH, ECM, and ECL clock modes rely on an external logic level signal as the device clock source.

The INTOSC internal oscillator block produces a low and high-frequency clock source, designated LFINTOSC and HFINTOSC. (See Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these two clock sources.





5.2 Clock Source Types

Clock sources can be classified as external, internal or peripheral.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (ECH, ECM, ECL modes).

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators that are used to generate the internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The peripheral clock source is a nominal 600 kHz internal RC oscillator, FRC. The FRC is traditionally used with the ADC module, but is sometimes available to other peripherals. See Section 5.2.2.4 "Peripheral Clock Sources".

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See **Section 5.3 "Clock Switching**" for additional information.

5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
 - Secondary oscillator during run-time, or
 - An external clock source determined by the value of the FOSC bits.

See Section 5.3 "Clock Switching" for more information.


5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.

EC mode has three power modes to select from through the Fosc bits in the Configuration Words:

- ECH High power, 4-20 MHz
- ECM Medium power, 0.5-4 MHz
- ECL Low power, 0-0.5 MHz

FIGURE 5-2: EXTERNAL CLOCK (EC) MODE OPERATION



5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<1:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section
 5.3 "Clock Switching" for more information.

In **INTOSC** mode, CLKIN is available for general purpose I/O. CLKOUT is available for general purpose I/O or CLKOUT.

The function of the CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators that provides the internal system clock source.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz.
- 2. The **LFINTOSC** (Low-Frequency Internal Oscillator) operates at 31 kHz.

5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source.

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The frequency derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.6 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<1:0> = 00, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

A fast start-up oscillator allows internal circuits to power-up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

5.2.2.2 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is a 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.6 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT) and the, Watchdog Timer (WDT).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<1:0> = 00, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

5.2.2.3 FRC

The FRC clock is an uncalibrated, nominal 600 kHz peripheral clock source.

The FRC is automatically turned on by the peripherals requesting the FRC clock.

The FRC clock continues to run during Sleep.

5.2.2.4 Peripheral Clock Sources

The clock sources described in this chapter and the Timer's are available to different peripherals. Table 5-1 lists the clocks and timers available for each peripheral.

TABLE 5-1:	PERIPHERAL CLOCK
	SOURCES

	FOSC	FRC	HFINTOSC	LFINTOSC	TMR0	TMR1	TMR2
ADC	•	•					
CLC	•	•	•	•	•	•	•
CWG	•		•				
NCO	•		٠				
PWM	•						•
PWRT				•			
TMR0	•						
TMR1	•			•			
TMR2	•						
WDT				•			

5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The postscaled output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connect to a multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register (Register 5-1) select the frequency output of the internal oscillators.

Note:	Following any Reset, the IRCF<3:0> bits of the OSCCON register are set to '0111' and the frequency selection is set to 500 kHz. The user can modify the IRCF
	bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

5.2.2.6 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-3). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-3 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-2.

Start-up delay specifications are located in Table 25-8, "Oscillator Parameters".

FIGURE 5-3:	INTERNAL OSCILLATOR SWITCH TIMING
HFINTOSC -	LFINTOSC (WDT disabled)
HFINTOSC	Osçillator Delay ⁽¹⁾ 2-cycle Sync
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
HFINTOSC	LFINTOSC (WDT enabled)
HFINTOSC	2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
LFINTOSC I	HFINTOSC LFINTOSC turns off unless WDT is enabled ⁽²⁾
LFINTOSC	Oscillator Delay ^{(1),} 2-cycle Sync Running
HFINTOSC	
IRCF <3:0>	= 0 × ≠ 0
System Clock	
2: LFIN	Table 5-2, "Oscillator Switching Delays" for more information. TOSC will continue to run if a peripheral has selected it as the clock source. See ion 5.2.2.4 "Peripheral Clock Sources".

5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Words
- Internal Oscillator Block (INTOSC)

5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<1:0> bits in the Configuration Words.
- When the SCS bits of the OSCCON register = 01, the system clock source is the secondary oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0>

TABLE 5-2: OSCILLATOR SWITCHING DELAYS

bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-2.

5.3.2 CLOCK SWITCHING BEFORE SLEEP

When clock switching from an old clock to a new clock is requested just prior to entering Sleep mode, it is necessary to confirm that the switch is complete before the SLEEP instruction is executed. Failure to do so may result in an incomplete switch and consequential loss of the system clock altogether. Clock switching is confirmed by monitoring the clock status bits in the OSCSTAT register. Switch confirmation can be accomplished by sensing that the ready bit for the new clock is set or the ready bit for the old clock is cleared. For example, when switching between the internal oscillator with the PLL and the internal oscillator without the PLL, monitor the PLLR bit. When PLLR is set, the switch to 32 MHz operation is complete. Conversely, when PPLR is cleared, the switch from 32 MHz operation to the selected internal clock is complete.

Switch From	Switch To	Oscillator Delay		
	LFINTOSC	1 cycle of each clock source		
Any clock source	HFINTOSC	2 μs (approx.)		
	ECH, ECM, ECL	2 cycles		

5.4 Register Definitions: Oscillator Control

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all ot'1' = Bit is set'0' = Bit is clearedbit 7Unimplemented: Read as '0'bit 6-3IRCF<3:0>: Internal Oscillator Frequency Select bits1111 = 16 MHz1100 = 8 MHz1101 = 4 MHz1000 = 20 MHz1011 = 1 MHz1010 = 500 kHz(1)1000 = 125 kHz(1)1000 = 125 kHz(1)011 = 500 kHz (default upon Reset)0110 = 250 kHz0101 = 125 kHz0101 = 125 kHz0102 = 31.25 kHz003x = 31 kHz LFbit 2Unimplemented: Read as '0'	R/W-0/0
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all ot '1' = Bit is set '0' = Bit is cleared bit 7 Unimplemented: Read as '0' bit 6-3 IRCF<3:0>: Internal Oscillator Frequency Select bits 1111 = 16 MHz 1100 = 8 MHz 1100 = 2 MHz 1010 = 500 kHz(1) 1010 = 500 kHz(1) 1001 = 250 kHz(1) 1000 = 125 kHz(1) 1010 = 250 kHz(1) 0101 = 125 kHz 0101 = 125 kHz 0101 = 125 kHz 0102 = 250 kHz 0102 = 250 kHz 0103 = 250 kHz 0103 = 250 kHz 0104 = 250 kHz 0104 = 125 kHz 0106 = 62.5 kHz 0105 = 31.25 kHz 0102 = 31 kHz LF bit 2 Unimplemented: Read as '0' bit 2 Unimplemented: Read as '0' bit 1-0 SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Reserved	:0>
u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all ot'1' = Bit is set'0' = Bit is clearedbit 7Unimplemented: Read as '0'bit 6-3IRCF<3:0>: Internal Oscillator Frequency Select bits1111 = 16 MHz1100 = 8 MHz1101 = 4 MHz1000 = 2 MHz1011 = 1 MHz1010 = 500 kHz(1)1001 = 250 kHz(1)1000 = 125 kHz(1)011 = 500 kHz0101 = 125 kHz0101 = 125 kHz0101 = 125 kHz0101 = 125 kHz0102 = 31.25 kHz000x = 31 kHz LFbit 2bit 1-0SCS<1:0>: System Clock Select bits1x = Internal oscillator block01 = Reserved	bit (
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all ot '1' = Bit is set '0' = Bit is cleared bit 7 Unimplemented: Read as '0' bit 6-3 IRCF<3:0>: Internal Oscillator Frequency Select bits 1111 = 16 MHz 1101 = 4 MHz 1100 = 2 MHz 1011 = 1 MHz 1010 = 500 kHz(1) 1001 = 250 kHz(1) 1001 = 250 kHz(1) 0011 = 250 kHz 0110 = 102 kHz 0111 = 500 kHz (default upon Reset) 0110 = 250 kHz 0101 = 125 kHz 0101 = 125 kHz 0102 = 31.25 kHz 001x = 31.25 kHz 001x = 31.25 kHz 001x = 31 kHz LF bit 1-0 SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Reserved	
u = Bit is unchangedx = Bit is unknown-n/n = Value at POR and BOR/Value at all ot'1' = Bit is set'0' = Bit is clearedbit 7Unimplemented: Read as '0'bit 6-3IRCF<3:0>: Internal Oscillator Frequency Select bits1111 = 16 MHz1100 = 8 MHz1101 = 4 MHz100 = 2 MHz1011 = 1 MHz1010 = 500 kHz(1)1001 = 250 kHz(1)1000 = 125 kHz(1)011 = 500 kHz0111 = 500 kHz0101 = 250 kHz0101 = 125 kHz0101 = 125 kHz0101 = 125 kHz0102 = 31.25 kHz000x = 31 kHz LFbit 2bit 1-0SCS<1:0>: System Clock Select bits1x = Internal oscillator block01 = Reserved	
'1' = Bit is set'0' = Bit is clearedbit 7Unimplemented: Read as '0'bit 6-3IRCF<3:0>: Internal Oscillator Frequency Select bits $1111 = 16 \text{ MHz}$ $1100 = 8 \text{ MHz}$ $1101 = 4 \text{ MHz}$ $100 = 2 \text{ MHz}$ $1010 = 500 \text{ kHz}^{(1)}$ $1001 = 250 \text{ kHz}^{(1)}$ $1000 = 125 \text{ kHz}^{(1)}$ $011 = 500 \text{ kHz}$ $0110 = 250 \text{ kHz}^{(1)}$ $011 = 500 \text{ kHz}$ $0100 = 62.5 \text{ kHz}$ $0101 = 250 \text{ kHz}$ $0102 = 62.5 \text{ kHz}$ $0102 = 31 \text{ kHz} \text{ LF}$ bit 2Unimplemented: Read as '0'bit 1-0SCS<1:0>: System Clock Select bits $1x = \text{ Internal oscillator block}$ $01 = \text{Reserved}$	
bit 7 Unimplemented: Read as '0' bit 6-3 IRCF<3:0>: Internal Oscillator Frequency Select bits 1111 = 16 MHz 1110 = 8 MHz 1101 = 4 MHz 1100 = 2 MHz 1011 = 1 MHz 1010 = 500 kHz ⁽¹⁾ 1001 = 250 kHz ⁽¹⁾ 1000 = 125 kHz ⁽¹⁾ 0111 = 500 kHz (default upon Reset) 0110 = 250 kHz 0101 = 125 kHz 0101 = 125 kHz 0102 = 31.25 kHz 001x = 31.25 kHz 001x = 31.25 kHz 001x = 31 kHz LF bit 2 Unimplemented: Read as '0' bit 1-0 SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Reserved	ner Resets
bit 6-3 $ \mathbf{RCF} < \mathbf{3:0} : \text{Internal Oscillator Frequency Select bits}$ $1111 = 16 \text{ MHz}$ $1100 = 8 \text{ MHz}$ $1101 = 4 \text{ MHz}$ $1000 = 2 \text{ MHz}$ $1011 = 1 \text{ MHz}$ $1010 = 500 \text{ kHz}^{(1)}$ $1001 = 250 \text{ kHz}^{(1)}$ $1000 = 125 \text{ kHz}^{(1)}$ $0111 = 500 \text{ kHz} (\text{default upon Reset})$ $0110 = 250 \text{ kHz}$ $0101 = 125 \text{ kHz}$ $0101 = 125 \text{ kHz}$ $0101 = 125 \text{ kHz}$ $0101 = 31.25 \text{ kHz}$ $001x = 31.25 \text{ kHz}$ $000x = 31 \text{ kHz LF}$ bit 2 Unimplemented: Read as '0' bit 1-0 SCS<1:D>: System Clock Select bits $1x = \text{Internal oscillator block}$ $01 = \text{Reserved}$	
bit 6-3 $ \begin{array}{l} \text{IRCF-3:0>: Internal Oscillator Frequency Select bits} \\ 1111 = 16 \text{ MHz} \\ 1100 = 8 \text{ MHz} \\ 1101 = 4 \text{ MHz} \\ 1000 = 2 \text{ MHz} \\ 1011 = 1 \text{ MHz} \\ 1010 = 500 \text{ kHz}^{(1)} \\ 1001 = 250 \text{ kHz}^{(1)} \\ 1000 = 125 \text{ kHz}^{(1)} \\ 1011 = 500 \text{ kHz} (default upon Reset) \\ 0110 = 250 \text{ kHz} \\ 0101 = 125 \text{ kHz} \\ 0101 = 125 \text{ kHz} \\ 0101 = 125 \text{ kHz} \\ 0101 = 31.25 \text{ kHz} \\ 000x = 31 \text{ kHz LF} \\ \end{array} $ bit 2 Unimplemented: Read as '0' bit 1-0 $ \begin{array}{l} \text{SCS-1:0>: System Clock Select bits} \\ 1x = \text{ Internal oscillator block} \\ 01 = \text{Reserved} \end{array} $	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	
$\begin{array}{llllllllllllllllllllllllllllllllllll$	
$1101 = 4 \text{ MHz}$ $1100 = 2 \text{ MHz}$ $1011 = 1 \text{ MHz}$ $1010 = 500 \text{ kHz}^{(1)}$ $1001 = 250 \text{ kHz}^{(1)}$ $1000 = 125 \text{ kHz}^{(1)}$ $0111 = 500 \text{ kHz} (\text{default upon Reset})$ $0110 = 250 \text{ kHz}$ $0101 = 125 \text{ kHz}$ $0101 = 125 \text{ kHz}$ $0100 = 62.5 \text{ kHz}$ $0101x = 31.25 \text{ kHz}$ $001x = 31.25 \text{ kHz}$ $000x = 31 \text{ kHz LF}$ bit 2 Unimplemented: Read as '0' bit 1-0 SCS<1:0>: System Clock Select bits $1x = \text{Internal oscillator block}$ $01 = \text{Reserved}$	
$1100 = 2 \text{ MHz}$ $1011 = 1 \text{ MHz}$ $1010 = 500 \text{ KHz}^{(1)}$ $1001 = 250 \text{ KHz}^{(1)}$ $1000 = 125 \text{ KHz}^{(1)}$ $0111 = 500 \text{ KHz (default upon Reset)}$ $0110 = 250 \text{ KHz}$ $0101 = 125 \text{ KHz}$ $0101 = 125 \text{ KHz}$ $0101 = 62.5 \text{ KHz}$ $001x = 31.25 \text{ KHz}$ $000x = 31 \text{ KHz LF}$ bit 2 Unimplemented: Read as '0' SCS<1:0>: System Clock Select bits $1x = \text{Internal oscillator block}$ $01 = \text{Reserved}$	
$1011 = 1 \text{ MHz}$ $1010 = 500 \text{ kHz}^{(1)}$ $1001 = 250 \text{ kHz}^{(1)}$ $1000 = 125 \text{ kHz}^{(1)}$ $0111 = 500 \text{ kHz (default upon Reset)}$ $0110 = 250 \text{ kHz}$ $0101 = 125 \text{ kHz}$ $0101 = 125 \text{ kHz}$ $0100 = 62.5 \text{ kHz}$ $001x = 31.25 \text{ kHz}$ $000x = 31 \text{ kHz LF}$ bit 2 Unimplemented: Read as '0' bit 1-0 SCS<1:0>: System Clock Select bits $1x = \text{Internal oscillator block}$ $01 = \text{Reserved}$	
$1010 = 500 \text{ kHz}^{(1)}$ $1001 = 250 \text{ kHz}^{(1)}$ $1000 = 125 \text{ kHz}^{(1)}$ $0111 = 500 \text{ kHz} (default upon Reset)$ $0110 = 250 \text{ kHz}$ $0101 = 125 \text{ kHz}$ $0101 = 125 \text{ kHz}$ $0100 = 62.5 \text{ kHz}$ $001x = 31.25 \text{ kHz}$ $000x = 31 \text{ kHz LF}$ bit 2 Unimplemented: Read as '0' bit 1-0 SCS<1:0>: System Clock Select bits $1x = \text{Internal oscillator block}$ $01 = \text{Reserved}$	
$1001 = 250 \text{ kHz}^{(1)}$ $1000 = 125 \text{ kHz}^{(1)}$ $0111 = 500 \text{ kHz} (default upon Reset)$ $0110 = 250 \text{ kHz}$ $0101 = 125 \text{ kHz}$ $0101 = 125 \text{ kHz}$ $0100 = 62.5 \text{ kHz}$ $001x = 31.25 \text{ kHz}$ $000x = 31 \text{ kHz LF}$ bit 2 Unimplemented: Read as '0' bit 1-0 SCS<1:0>: System Clock Select bits $1x = \text{Internal oscillator block}$ $01 = \text{Reserved}$	
$1000 = 125 \text{ kHz}^{(1)}$ $0111 = 500 \text{ kHz} (default upon Reset)$ $0110 = 250 \text{ kHz}$ $0101 = 125 \text{ kHz}$ $0100 = 62.5 \text{ kHz}$ $001x = 31.25 \text{ kHz}$ $000x = 31 \text{ kHz LF}$ bit 2 Unimplemented: Read as '0' bit 1-0 SCS<1:0>: System Clock Select bits $1x = \text{Internal oscillator block}$ $01 = \text{Reserved}$	
0111 = 500 kHz (default upon Reset) $0110 = 250 kHz$ $0101 = 125 kHz$ $0100 = 62.5 kHz$ $001x = 31.25 kHz$ $000x = 31 kHz LF$ bit 2 Unimplemented: Read as '0' bit 1-0 SCS<1:0>: System Clock Select bits $1x = \text{Internal oscillator block}$ $01 = \text{Reserved}$	
bit 2 bit 1-0 SCS<1:0>: System Clock Select bits 125 kHz 0101 = 125 kHz 0100 = 62.5 kHz 001x = 31.25 kHz 000x = 31 kHz LF SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Reserved	
bit 2 bit 1-0 SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 0101 = 125 kHz 0100 = 62.5 kHz 001x = 31.25 kHz 000x = 31 kHz LF bit 2 1x = Internal oscillator block 01 = Reserved	
bit 2 bit 1-0 0100 = 62.5 kHz 001x = 31.25 kHz 000x = 31 kHz LF bit 2 bit 1-0 SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Reserved	
001x = 31.25 kHz $000x = 31 kHz LF$ bit 2 Unimplemented: Read as '0' bit 1-0 SCS<1:0>: System Clock Select bits $1x = Internal oscillator block$ $01 = Reserved$	
000x = 31 kHz LF bit 2 Unimplemented: Read as '0' bit 1-0 SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Reserved	
bit 1-0 SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Reserved	
1x = Internal oscillator block 01 = Reserved	
1x = Internal oscillator block 01 = Reserved	
0.0 = Clock determined by EQSC<1.0> in Configuration Words	
Note 1: Duplicate frequency derived from HFINTOSC.	

REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	U-0	U-0	R-0/q	U-0	U-0	R-0/q	R-0/q		
_		—	HFIOFR		_	LFIOFR	HFIOFS		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable b	oit	U = Unimplem	ented bit, read a	as '0'			
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	t POR and BOR	/Value at all oth	er Resets		
'1' = Bit is set '0' = Bit is cleared				q = Conditiona	al				
bit 7-5 bit 4	HFIOFR: High	ed: Read as '0' -Frequency Inte C is ready C is not ready		Ready bit					
bit 3-2	Unimplement	ed: Read as '0'							
bit 1	LFIOFR: Low-Frequency Internal Oscillator Ready bit 1 = LFINTOSC is ready 0 = LFINTOSC is not ready								
bit 0	 HFIOFS: High-Frequency Internal Oscillator Stable bit 1 = HFINTOSC 16 MHz Oscillator is stable and is driving the INTOSC 0 = HFINTOSC 16 MHz is not stable, the Start-up Oscillator is driving INTOSC 								

REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

TABLE 5-3: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	_		IRCF<3:0>				SCS	49	
OSCSTAT	_			HFIOFR	_		LFIOFR	HFIOFS	50

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

TABLE 5-4: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	_	— — CLKOUTEN		BORE	N<1:0>	—	20
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>			FOSC<1:0>		38

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

6.0 RESETS


There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Low-Power Brown-out Reset (LPBOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- · Stack Underflow
- Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-chip Reset Circuit is shown in Figure 6-1.





6.1 Power-On Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

6.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms time-out on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Words.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

6.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- BOR is always on
- · BOR is off when in Sleep
- BOR is controlled by software
- · BOR is always off

Refer to Table 6-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below Vpor for a duration greater than parameter TBORDC, the device will reset. See Figure 6-2 for more information.

	BOIL OF ERATIN			
BOREN<1:0>	SBOREN	Device Mode	BOR Mode	Instruction Execution upon: Release of POR or Wake-up from Sleep
11	Х	х	Active	Waits for BOR ready ⁽¹⁾ (BORRDY = 1)
1.0		Awake	Active	Waits for BOR ready
10	Х	Sleep	Disabled	(BORRDY = 1)
01	1	х	Active	Waits for BOR ready ⁽¹⁾ (BORRDY = 1)
	0	х	Disabled	Begins immediately
00	х	х	Disabled	(BORRDY = x)

TABLE 6-1:BOR OPERATING MODES

Note 1: In these specific cases, "release of POR" and "wake-up from Sleep," there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

6.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

6.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold. BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.


6.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.





6.3 Register Definitions: BOR Control

REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	R/W-0/u	U-0	U-0	U-0	U-0	U-0	R-q/u				
SBOREN	BORFS	—	—	—	—	—	BORRDY				
bit 7	bit 7 bit 0										

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	SBOREN: Software Brown-Out Reset Enable bit <u>If BOREN <1:0> in Configuration Words = 01</u> : 1 = BOR Enabled 0 = BOR Disabled <u>If BOREN <1:0> in Configuration Words ≠ 01</u> : SBOREN is read/write, but has no effect on the BOR	
bit 6	BORFS: Brown-Out Reset Fast Start bit ⁽¹⁾ <u>If BOREN <1:0> = 10 (Disabled in Sleep) or BOREN<1:0> = 01 (Under software control):</u> 1 = Band gap is forced on always (covers sleep/wake-up/operating cases) 0 = Band gap operates normally, and may turn off <u>If BOREN<1:0> = 11 (Always on) or BOREN<1:0> = 00 (Always off)</u> BORFS is Read/Write, but has no effect.	
bit 5-1	Unimplemented: Read as '0'	
bit 0	BORRDY: Brown-Out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive	
Note 1	ROREN 2102 bits are leasted in Configuration Words	

Note 1: BOREN<1:0> bits are located in Configuration Words.

6.4 Low-Power Brown-Out Reset (LPBOR)

The Low-Power Brown-out Reset (LPBOR) operates like the BOR to detect low voltage conditions on the VDD pin. When too low of a voltage is detected, the device is held in Reset. When this occurs, a register bit (BOR) is changed to indicate that a BOR Reset has occurred. The BOR bit in PCON is used for both BOR and the LPBOR. Refer to Register 6-2.

The LPBOR voltage threshold (Lapboard) has a wider tolerance than the BOR (Vpor), but requires much less current (LPBOR current) to operate. The LPBOR is intended for use when the BOR is configured as disabled (BOREN = 00) or disabled in Sleep mode (BOREN = 10).

Refer to Figure 6-1 to see how the LPBOR interacts with other modules.

6.4.1 ENABLING LPBOR

The LPBOR is controlled by the $\overline{\text{LPBOR}}$ bit of Configuration Words. When the device is erased, the LPBOR module defaults to disabled.

6.5 MCLR

The $\overline{\text{MCLR}}$ is an optional external input that can reset the device. The $\overline{\text{MCLR}}$ function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 6-2).

TABLE 6-2: MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

6.5.1 MCLR ENABLED

When $\overline{\text{MCLR}}$ is enabled and the pin is held low, the device is held in Reset. The $\overline{\text{MCLR}}$ pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

Note: A Reset does not drive the MCLR pin low.

6.5.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 11.3 "PORTA Registers"** for more information.

6.6 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to indicate the WDT Reset. See Section 9.0 "Watchdog Timer (WDT)" for more information.

6.7 RESET Instruction

A RESET instruction will cause a device Reset. The \overline{RI} bit in the PCON register will be set to '0'. See Table 6-4 for default conditions after a RESET instruction has occurred.

6.8 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See Section 3.5.2 "Overflow/Underflow Reset" for more information.

6.9 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

6.10 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the $\overline{\text{PWRTE}}$ bit of Configuration Words.

6.11 Start-up Sequence


Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See **Section 5.0** "Oscillator Module" for more information.

The Power-up Timer runs independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer will expire. Upon bringing MCLR high, the device will begin execution after 10 FOSS cycles (see Figure 6-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.





6.12 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON registers are updated to indicate the cause of the Reset. Table 6-3 and Table 6-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RWDT	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	1	0	x	1	1	Power-on Reset
0	0	1	1	1	0	x	0	x	Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$
0	0	1	1	1	0	x	x	0	Illegal, PD is set on POR
0	0	u	1	1	u	0	1	1	Brown-out Reset
u	u	0	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 6-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

TABLE 6-4: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u muumuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 muumuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and the Global Interrupt Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

6.13 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- MCLR Reset (RMCLR)
- Watchdog Timer Reset (RWDT)
- Stack Underflow Reset (STKUNF)
- Stack Overflow Reset (STKOVF)

The PCON register bits are shown in Register 6-2.

6.14 Register Definitions: Power Control

REGISTER 6-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	—	RWDT	RMCLR	RI	POR	BOR
bit 7						•	bit 0

Legend:		
HC = Bit is cleared by har	dware	HS = Bit is set by hardware
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	STKOVF: Stack Overflow Flag bit
	1 = A Stack Overflow occurred
	0 = A Stack Overflow has not occurred or cleared by firmware
bit 6	STKUNF: Stack Underflow Flag bit
	1 = A Stack Underflow occurred
	0 = A Stack Underflow has not occurred or cleared by firmware
bit 5	Unimplemented: Read as '0'
bit 4	RWDT: Watchdog Timer Reset Flag bit
	1 = A Watchdog Timer Reset has not occurred or set by firmware
	0 = A Watchdog Timer Reset has occurred (cleared by hardware)
bit 3	RMCLR: MCLR Reset Flag bit
	1 = A $\overline{\text{MCLR}}$ Reset has not occurred or set by firmware
	0 = A MCLR Reset has occurred (cleared by hardware)
bit 2	RI: RESET Instruction Flag bit
	1 = A RESET instruction has not been executed or set by firmware
	0 = A RESET instruction has been executed (cleared by hardware)
bit 1	POR: Power-On Reset Status bit
	1 = No Power-on Reset occurred
	0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0	BOR: Brown-Out Reset Status bit
	1 = No Brown-out Reset occurred
	 0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs)

TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN	BORFS	_	_		_	_	BORRDY	53
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	57
STATUS		_	_	TO	PD	Z	DC	С	17
WDTCON	—	—		V		SWDTEN	77		

Legend: — = unimplemented bit, reads as '0'. Shaded cells are not used by Resets.

TABLE 6-6: SUMMARY OF CONFIGURATION WORD WITH RESETS

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8			_	— CLKOUTEN WDTE<1:0>		BOREI	N<1:0> —		20
CONFIG1	7:0	CP	MCLRE	PWRTE			_	FOSC<1:0>		38
	13:8	_	_	LVP	DEBUG	LPBOR	BORV	STVREN	_	20
CONFIG2	7:0	—		_		_		WRT	<1:0>	39

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.

FIGURE 7-1: INTERRUPT LOGIC



7.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1, PIE2 and PIE3 registers)

The INTCON, PIR1, PIR2 and PIR3 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See "Section 7.5 "Automatic Context Saving".")
- · PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.


- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
 - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three or four instruction cycles. For asynchronous interrupts, the latency is three to five instruction cycles, depending on when the interrupt occurs. See Figure 7-2 and Figure 7-3 for more details.



				///// Q1 Q2 Q3 Q4		///// 4 q1 q2 q3 q4	∩ Q1 Q2 Q3 Q4	∩ Q1 Q2 Q3 Q4
			I I I Interru during	I I I pt Sampled Q1				
Interrupt								
GIE								
PC	PC-1	РС	PC	+1	0004h	0005h		
Execute	1-Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	PC+1/FSR ADDR	New PC/ PC+1	0004h	0005h		
Execute-	2-Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt				/				
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC+2	0004h	0005h	
Execute	3-Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	Inst(0004h)	Inst(0005h)
Interrupt								
GIE								
PC	PC-1	РС	FSR ADDR	PC+1	Р	Q+2	0004h	0005h
Execute	3-Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	NOP	Inst(0004h)



2: Asynchronous interrupt latency = 3-5 TCY. Synchronous latency = 3-4 TCY, where TCY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.

- 3: For minimum width of INT pulse, refer to AC specifications in Section 25.0 "Electrical Specifications".
- 4: INTF is enabled to be set any time during the Q4-Q1 cycles.

7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to Section 8.0 "Power-Down Mode (Sleep)" for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

7.6 Register Definitions: Interrupt Control

R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R-0/0 GIE⁽¹⁾ PEIE⁽²⁾ IOCIF⁽³⁾ INTF TMR0IE INTE IOCIE TMR0IF bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n/n = Value at POR and BOR/Value at all other Resets u = Bit is unchanged x = Bit is unknown '0' = Bit is cleared '1' = Bit is set GIE: Global Interrupt Enable bit⁽¹⁾ bit 7 1 = Enables all active interrupts 0 = Disables all interrupts bit 6 PEIE: Peripheral Interrupt Enable bit⁽²⁾ 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts TMR0IE: Timer0 Overflow Interrupt Enable bit bit 5 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt **INTE:** INT External Interrupt Enable bit bit 4 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt bit 3 IOCIE: Interrupt-on-Change Enable bit 1 = Enables the interrupt-on-change 0 = Disables the interrupt-on-change TMR0IF: Timer0 Overflow Interrupt Flag bit bit 2 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow bit 1 **INTF:** INT External Interrupt Flag bit 1 = The INT external interrupt occurred 0 = The INT external interrupt did not occur IOCIF: Interrupt-on-Change Interrupt Flag bit⁽³⁾ bit 0 1 = When at least one of the interrupt-on-change pins changed state 0 = None of the interrupt-on-change pins have changed state Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

- 2: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.
- **3:** The IOCIF Flag bit is read-only and cleared when all the interrupt-on-change flags in the IOCxF registers have been cleared by software.

R/W-0/0	0 R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0					
TMR1GI	IE ADIE	—	_	_	—	TMR2IE	TMR1IE					
bit 7							bit 0					
Legend:												
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'						
u = Bit is u	inchanged	x = Bit is unkn	iown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets					
'1' = Bit is	set	'0' = Bit is clea	ared									
bit 7	TMR1GIE: Ti	mer1 Gate Inte	rrupt Enable I	bit								
		the Timer1 gate										
	0 = Disables	the Timer1 gate	e acquisition i	nterrupt								
bit 6		g-to-Digital Con	· · ·	Interrupt Enabl	le bit							
		the ADC interru										
		the ADC interru	•									
bit 5-2	•	ited: Read as '										
bit 1		R2 to PR2 Mate										
		 1 = Enables the Timer2 to PR2 match interrupt 0 = Disables the Timer2 to PR2 match interrupt 										
h:+ 0				•								
bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit												
 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 												
				•								
Note:			must be									
NOTE:	Bit PEIE of the IN set to enable any	0										
	corto chabie ally		up (.									

REGISTER 7-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

U-0	U-0	U-0	U-0	U-0	R/W-0/0	U-0	U-0
	—	—	_	—	NCO1IE	—	—
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is s	et	'0' = Bit is clea	ared				
bit 7-3	Unimplemen	ted: Read as '	o'				
bit 2	NCO1IE: Nur	nerically Contro	olled Oscillato	r Interrupt Ena	ble bit		
	1 = Enables	the NCO interru	upt				
	0 = Disables	the NCO interr	upt				
bit 1-0	-0 Unimplemented: Read as '0'						
Note:	Bit PEIE of the IN	TCON register	must be				
	set to enable any p	•					

REGISTER 7-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

-							
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
_	—	—	—	—	—	CLC2IE	CLC1IE
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is ur	nchanged	x = Bit is unkr	iown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is s	et	'0' = Bit is clea	ared				
bit 7-2	Unimplemen	ted: Read as '	כי				
bit 1	CLC2IE: Con	figurable Logic	Block 2 Intern	upt Enable bit			
	1 = Enables	the CLC 2 inter	rupt				
	0 = Disables	the CLC 2 inte	rrupt				
bit 0	CLC1IE: Con	figurable Logic	Block 1 Interr	upt Enable bit			
	1 = Enables the CLC 1 interrupt						
	0 = Disables	the CLC 1 inte	rrupt				
Note:	Bit PEIE of the IN	TCON register	must he				

REGISTER 7-4:	PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3
---------------	--

set to enable any peripheral interrupt.

R/W-0/	0 R/W-0	/0 U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	
TMR1G	IF ADIF		_	_	—	TMR2IF	TMR1IF	
bit 7							bit 0	
Legend:								
R = Reada	able bit	W = Writable	bit	•	mented bit, rea			
	unchanged	x = Bit is unkr	nown	-n/n = Value	at POR and BC	OR/Value at all c	other Resets	
'1' = Bit is	set	'0' = Bit is cle	ared					
bit 7		F: Timer1 Gate Inte	rrupt Flag bit					
		upt is pending upt is not pending						
bit 6		DC Interrupt Flag bi	•					
		upt is pending	L					
		upt is not pending						
bit 5-2	Unimple	mented: Read as '	0'					
bit 1	TMR2IF:	Timer2 to PR2 Inte	errupt Flag bit					
		upt is pending						
	0 = Interr	upt is not pending						
bit 0	TMR1IF:	TMR1IF: Timer1 Overflow Interrupt Flag bit						
		upt is pending						
	0 = Interi	upt is not pending						
Note:	Interrupt flag b	oits are set when an	interrupt					
		irs, regardless of the						
		ling enable bit or th						
		ole bit, GIE of the software should er						
		errupt flag bits are c						
	to enabling an	interrupt.						

REGISTER 7-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

U-0	U-0	U-0	U-0	U-0	R/W-0/0	U-0	U-0
	_	_	_	—	NCO1IF	—	_
bit 7							bit 0
							
Legend:							
R = Read	dable bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is	unchanged	x = Bit is unkn	own	-n/n = Value a	at POR and BOF	R/Value at all of	ther Resets
'1' = Bit i	s set	'0' = Bit is clea	ared				
bit 7-3 bit 2 bit 1-0	NCO1IF: N 1 = Interru 0 = Interru	ented: Read as '(lumerically Contro ot is pending ot is not pending ented: Read as '(lled Oscillato	or Flag bit			
Note:	condition occurs its correspondin	s are set when an s, regardless of the g enable bit or th bit, GIE of the	e state of e Global				

register. User software should ensure the appropriate interrupt flag bits are clear prior

to enabling an interrupt.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
	_		_	_	_	CLC2IF	CLC1IF
bit 7				·			bit 0
Legend:							
R = Read	dable bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is	unchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all c	other Resets
'1' = Bit i	s set	'0' = Bit is cle	ared				
bit 7-2	Unimplemen	ted: Read as '	0'				
bit 1	CLC2IF: Con	figurable Logic	Block 2 Interr	upt Flag bit			
	1 = Interrupt i						
	0 = Interrupt i	is not pending					
bit 0	CLC1IF: Con	figurable Logic	Block 1 Interr	upt Flag bit			
	1 = Interrupt i						
	0 = Interrupt i	is not pending					
Note:	Interrupt flag bits a						
	condition occurs, re	•					
	its corresponding e Enable bit, GIE o						
l	User software	should ensu	•				
	appropriate interru	ot flag bits are o	lear prior				

REGISTER 7-7: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

appropriate interrupt flag bits are clear prior to enabling an interrupt.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS<2:0>			133
PIE1	TMR1GIE	ADIE	_	_	_	_	TMR2IE	TMR1IE	65
PIE2	_	_	_	_	_	NCO1IE	_	—	66
PIE3	_	_	_	_	_	_	CLC2IE	CLC1IE	67
PIR1	TMR1GIF	ADIF	_	_	_	_	TMR2IF	TMR1IF	68
PIR2			_	_	_	NCO1IF	_	_	69
PIR3	_	_	—	_	_	_	CLC2IF	CLC1IF	70

TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupts.

8.0 POWER-DOWN MODE (SLEEP)

The Power-down mode is entered by executing a **SLEEP** instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. $\overline{\text{TO}}$ bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 and peripherals that operate from Timer1 continue operation in Sleep when the Timer1 clock source selected is:
 - LFINTOSC
 - T1CKI
- 7. ADC is unaffected, if the dedicated FRC oscillator is selected.
- 8. I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- 9. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- · I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- CWG, NCO and CLC modules using HFINTOSC

I/O pins that are high-impedance inputs should be pulled to VDD or VSS externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include the FVR module. See **Section 13.0 "Fixed Voltage Reference (FVR)"** for more information on this module.

8.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to Section 6.12 "Determining the Cause of a Reset".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.


The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

8.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
 - SLEEP instruction will execute as a NOP.
 - WDT and WDT prescaler will not be cleared
 - TO bit of the STATUS register will not be set
 - PD bit of the STATUS register will not be cleared.
- If the interrupt occurs **during or after** the execution of a SLEEP instruction
 - SLEEP instruction will be completely executed
 - Device will immediately wake-up from Sleep
 - WDT and WDT prescaler will be cleared
 - TO bit of the STATUS register will be set
 - PD bit of the STATUS register will be cleared

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.



8.2 Low-Power Sleep Mode

This device contains an internal Low Dropout (LDO) voltage regulator, which allows the device I/O pins to operate at voltages up to 5.5V while the internal device logic operates at a lower voltage. The LDO and its associated reference circuitry must remain active when the device is in Sleep mode.

Low-Power Sleep mode allows the user to optimize the operating current in Sleep. Low-Power Sleep mode can be selected by setting the VREGPM bit of the VREGCON register, putting the LDO and reference circuitry in a low-power state whenever the device is in Sleep.

8.2.1 SLEEP CURRENT VS. WAKE-UP TIME

In the Default Operating mode, the LDO and reference circuitry remain in the normal configuration while in Sleep. The device is able to exit Sleep mode quickly since all circuits remain active. In Low-Power Sleep mode, when waking up from Sleep, an extra delay time is required for these circuits to return to the normal configuration and stabilize.

The Low-Power Sleep mode is beneficial for applications that stay in Sleep mode for long periods of time. The Normal mode is beneficial for applications that need to wake from Sleep quickly and frequently.

8.2.2 PERIPHERAL USAGE IN SLEEP

Some peripherals that can operate in Sleep mode will not operate properly with the Low-Power Sleep mode selected. The LDO will remain in the Normal Power mode when those peripherals are enabled. The Low-Power Sleep mode is intended for use with these peripherals:

- Brown-out Reset (BOR)
- Watchdog Timer (WDT)
- · External interrupt pin/Interrupt-on-change pins
- Timer1 (with external clock source)

The Complementary Waveform Generator (CWG), the Numerically Controlled Oscillator (NCO) and the Configurable Logic Cell (CLC) modules can utilize the HFINTOSC oscillator as either a clock source or as an input source. Under certain conditions, when the HFINTOSC is selected for use with the CWG, NCO or CLC modules, the HFINTOSC will remain active during Sleep. This will have a direct effect on the Sleep mode current.

Please refer to sections Section 20.5 "Operation During Sleep", 21.7 "Operation In Sleep" and 22.10 "Operation During Sleep" for more information.

Note:	The PIC16LF1507 does not have a con-
	figurable Low-Power Sleep mode.
	PIC16LF1507 is an unregulated device
	and is always in the lowest power state
	when in Sleep, with no wake-up time pen-
	alty. This device has a lower maximum
	VDD and I/O voltage than the
	PIC16F1507. See Section
	25.0 "Electrical Specifications" for
	more information.

8.3 Register Definitions: Voltage Regulator Control

REGISTER 8-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER⁽¹⁾

r							
bit 7							bit 0
	—	_		—	_	VREGPM	Reserved
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-1/1

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Unimplemented: Read as '0'

- Low-Power Sleep mode enabled in Sleep⁽²⁾
 Draws lowest current in Sleep, slower wake-up
- 0 = Normal Power mode enabled in Sleep⁽²⁾
 Draws higher current in Sleep, faster wake-up
- Reserved: Read as '1'. Maintain this bit set.

Note 1: PIC16F1507 only.

bit 0

2: See Section 25.0 "Electrical Specifications".

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
IOCAF	—		IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	110
IOCAN	—		IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	110
IOCAP	—		IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	110
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	_	—	_	—	111
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	_		_		111
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	_		_		111
PIE1	TMR1GIE	ADIE	—		_	_	TMR2IE	TMR1IE	65
PIE2	—		_	_	_	NCO1IE	_	—	66
PIE3	—		_	_	_	—	CLC2IE	CLC1IE	67
PIR1	TMR1GIF	ADIF	_	_	_	—	TMR2IF	TMR1IF	68
PIR2	—		_	_	_	NCO1IF	_	—	69
PIR3	—		—	_	—	—	CLC2IF	CLC1IF	70
STATUS	—	—	—	ТО	PD	Z	DC	С	17
WDTCON	_			V	VDTPS<4:0	>		SWDTEN	77

TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Legend: — = unimplemented, read as '0'. Shaded cells are not used in Power-Down mode.

bit 1 VREGPM: Voltage Regulator Power Mode Selection bit


9.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- Independent clock source
- Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Multiple Reset conditions
- Operation during Sleep





9.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See **Section 25.0 "Electrical Specifications"** for the LFINTOSC tolerances.

9.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 9-1.

9.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

9.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

9.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 9-1 for more details.

WDTE<1:0>	SWDTEN	Device Mode	WDT Mode
11	Х	Х	Active
10		Awake	Active
10	Х	Sleep	Disabled
0.1	1	х	Active
01	0	х	Disabled
00	Х	х	Disabled

TABLE 9-2: WDT CLEARING CONDITIONS

ConditionsWDTWDTE<1:0> = 00WDTE<1:0> = 01 and SWDTEN = 0WDTE<1:0> = 10 and enter SleepClearedCLRWDT CommandOscillator Fail DetectedExit Sleep + System Clock = INTOSC, EXTCLKUnaffectedChange INTOSC divider (IRCF bits)Unaffected

9.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

9.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- Device wakes up from Sleep
- Oscillator fail
- · WDT is disabled

See Table 9-2 for more information.

9.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting. When the device exits Sleep, the WDT is cleared again.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. The RWDT bit in the PCON register can also be used. See Section 3.0 "Memory Organization" for more information.

9.6 Register Definitions: Watchdog Timer Control

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0
_	_			WDTPS<4:0>			SWDTEN
oit 7							bit (
_egend: R = Readab	le hit	W = Writable	hit	U = Unimpleme	ented hit rea	1 as '0'	
u = Bit is un		x = Bit is unkr		-n/n = Value at			ther Resets
1' = Bit is se	-	'0' = Bit is clea					
1 - Dit 15 St	51		areu				
oit 7-6	Unimpleme	nted: Read as '	0'				
oit 5-1	WDTPS<4:0)>: Watchdog Ti	mer Period S	elect bits ⁽¹⁾			
	Bit Value =	Prescale Rate					
	11111 = R	eserved. Results	s in minimum	interval (1:32)			
	•						
	•						
	• 10011 = R	eserved. Results	s in minimum	interval (1:32)			
	10010 = 1	8388608 (2 ²³) (1	Interval 256s	nominal)			
		4194304 (2 ²²) (1					
	10000 = 1 :	2097152 (2 ²¹) (1	Interval 64s r	nominal)			
	01111 = 1 :	:1048576 (2 ²⁰) (I	Interval 32s r	nominal)			
	01110 = 1:	524288 (2 ¹⁹) (In	iterval 16s no	ominal)			
	01101 = 1	262144 (2 ¹⁸) (In 131072 (2 ¹⁷) (In	iterval 8s nor	minal)			
		:65536 (Interval		,			
		32768 (Interval		(Iteset value)			
		16384 (Interval	,	nal)			
		.8192 (Interval 2					
		4096 (Interval 1					
		2048 (Interval 6					
		1024 (Interval 3		·			
		:512 (Interval 16 :256 (Interval 8 r					
		128 (Interval 4 r					
		64 (Interval 2 m					
	00000 = 1:	32 (Interval 1 m	s nominal)				
oit O	SWDTEN: S	Software Enable/	Disable for V	Vatchdog Timer b	it		
	<u>If WDTE<1:</u>	0> = 1x:		-			
	This bit is ig	nored.					
	If WDTE<1:						
	1 = WDT is						
	0 = WDT is If WDTE<1:						

REGISTER 9-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER



TABLE 9-3:	SUMMARY OF REGISTERS ASSOCIATED WITH WATCHDOG TIMER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	—		IRCF<3:0>				SCS<1:0>		49
PCON	STKOVF	STKUNF	_	RWDT	RMCLR	RI	POR	BOR	57
STATUS	—	—	_	TO	PD	Z	DC	С	17
WDTCON	_	—	WDTPS<4:0>					SWDTEN	77

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

TABLE 9-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	_	_	CLKOUTEN	BORE	N<1:0>	_	20
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		_	FOSC	<1:0>	38

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

10.0 FLASH PROGRAM MEMORY CONTROL

The Flash program memory is readable and writable during normal operation over the full VDD range. Program memory is indirectly addressed using Special Function Registers (SFRs). The SFRs used to access program memory are:

- PMCON1
- PMCON2
- PMDATL
- PMDATH
- PMADRL
- PMADRH

When accessing the program memory, the PMDATH:PMDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the PMADRH:PMADRL register pair forms a 2-byte word that holds the 15-bit address of the program memory location being read.

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the operating voltage range of the device.

The Flash program memory can be protected in two ways; by code protection (CP bit in Configuration Words) and write protection (WRT<1:0> bits in Configuration Words).

Code protection ($\overline{CP} = 0$)⁽¹⁾, disables access, reading and writing, to the Flash program memory via external device programmers. Code protection does not affect the self-write and erase functionality. Code protection can only be reset by a device programmer performing a Bulk Erase to the device, clearing all Flash program memory, Configuration bits and User IDs.

Write protection prohibits self-write and erase to a portion or all of the Flash program memory, as defined by the bits WRT<1:0>. Write protection does not affect a device programmers ability to read, write or erase the device.

Note 1: Code protection of the entire Flash program memory array is enabled by clearing the CP bit of Configuration Words.

10.1 PMADRL and PMADRH Registers

The PMADRH:PMADRL register pair can address up to a maximum of 32K words of program memory. When selecting a program address value, the MSB of the address is written to the PMADRH register and the LSB is written to the PMADRL register.

10.1.1 PMCON1 AND PMCON2 REGISTERS

PMCON1 is the control register for Flash program memory accesses.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared by hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

The PMCON2 register is a write-only register. Attempting to read the PMCON2 register will return all '0's.

To enable writes to the program memory, a specific pattern (the unlock sequence), must be written to the PMCON2 register. The required unlock sequence prevents inadvertent writes to the program memory write latches and Flash program memory.

10.2 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum size that can be erased by user software.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the PMDATH:PMDATL register pair.

Note:	If the user wants to modify only a portion of a previously programmed row, then the contents of the entire row must be read and saved in RAM prior to the erase. Then, new data and retained data can be written into the write latches to reprogram the row of Flash program memory. How- ever, any unprogrammed locations can be written without first erasing the row. In this case, it is not necessary to save and
	rewrite the other previously programmed locations.

See Table 10-1 for Erase Row size and the number of write latches for Flash program memory.

TABLE 10-1: FLASH MEMORY ORGANIZATION BY DEVICE

Device	Row Erase (words)	Write Latches (words)
PIC16(L)F1507	16	16

10.2.1 READING THE FLASH PROGRAM MEMORY


To read a program memory location, the user must:


- 1. Write the desired address to the PMADRH:PMADRL register pair.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Then, set control bit RD of the PMCON1 register.


Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF PMCON1, RD" instruction to be ignored. The data is available in the very next cycle, in the PMDATH:PMDATL register pair; therefore, it can be read as two bytes in the following instructions.

PMDATH:PMDATL register pair will hold this value until another read or until it is written to by the user.

Note:	The two instructions following a program				
	memory read are required to be NOPs.				
	This prevents the user from executing a				
	2-cycle instruction on the next instruction				
	after the RD bit is set.				







EXAMPLE 10-1: FLASH PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG_ADDR_HI : PROG_ADDR_LO
   data will be returned in the variables;
   PROG_DATA_HI, PROG_DATA_LO
   BANKSEL PMADRL
                             ; Select Bank for PMCON registers
            PROG_ADDR_LO
   MOVLW
                             ;
   MOVWF
            PMADRL
                             ; Store LSB of address
            PROG_ADDR_HI
   MOVLW
                              ;
   MOVWF
            PMADRH
                              ; Store MSB of address
   BCF
            PMCON1,CFGS
                             ; Do not select Configuration Space
   BSF
            PMCON1,RD
                              ; Initiate read
   NOP
                              ; Ignored (Figure 10-2)
   NOP
                              ; Ignored (Figure 10-2)
   MOVF
            PMDATL,W
                              ; Get LSB of word
   MOVWF
            PROG_DATA_LO
                             ; Store in user location
                             ; Get MSB of word
            PMDATH,W
   MOVF
   MOVWF
            PROG_DATA_HI
                             ; Store in user location
```

10.2.2 FLASH MEMORY UNLOCK SEQUENCE

The unlock sequence is a mechanism that protects the Flash program memory from unintended self-write programming or erasing. The sequence must be executed and completed without interruption to successfully complete any of the following operations:

- Row Erase
- · Load program memory write latches
- Write of program memory write latches to program memory
- Write of program memory write latches to User IDs

The unlock sequence consists of the following steps:


- 1. Write 55h to PMCON2
- 2. Write AAh to PMCON2
- 3. Set the WR bit in PMCON1
- 4. NOP instruction
- 5. NOP instruction

Once the WR bit is set, the processor will always force two NOP instructions. When an Erase Row or Program Row operation is being performed, the processor will stall internal operations (typical 2 ms), until the operation is complete and then resume with the next instruction. When the operation is loading the program memory write latches, the processor will always force the two NOP instructions and continue uninterrupted with the next instruction.

Since the unlock sequence must not be interrupted, global interrupts should be disabled prior to the unlock sequence and re-enabled after the unlock sequence is completed.

FIGURE 10-3: FLASH PROGRAM

MEMORY UNLOCK SEQUENCE FLOWCHART



10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions immediately following the WR bit set instruction. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

Rev. 10-000048A 7/30/2013 Start Erase Operation **Disable Interrupts** (GIE = 0) Select Program or Configuration Memory (CFGS) Select Row Address (PMADRH:PMADRL) Select Erase Operation (FREE = 1) Enable Write/Erase Operation (WREN = 1) Unlock Sequence (See Note 1) CPU stalls while Erase operation completes (2 ms typical) **Disable Write/Erase Operation** (WREN = 0) **Re-enable Interrupts** (GIE = 1) End **Erase Operation**

Note 1: See Figure 10-3.

FLASH PROGRAM MEMORY ERASE FLOWCHART

EXAMPLE 10-2: ERASING ONE ROW OF PROGRAM MEMORY

	; This row erase routine assumes the following: ; 1. A valid address within the erase row is loaded in ADDRH:ADDRL							
; 2. A	; 2. ADDRH and ADDRL are located in shared data memory $0x70 - 0x7F$ (common RAM)							
	BCF BANKSEL MOVF MOVWF MOVF	INTCON,GIE PMADRL ADDRL,W PMADRL ADDRH,W	; Disable ints so required sequences will execute properly ; Load lower 8 bits of erase address boundary ; Load upper 6 bits of erase address boundary					
	MOVWF BCF BSF BSF	PMADRH PMCON1,CFGS PMCON1,FREE PMCON1,WREN	; Not configuration space ; Specify an erase operation ; Enable writes					
Required Sequence	MOVLW MOVWF MOVWF BSF NOP NOP	55h PMCON2 0AAh PMCON2 PMCON1,WR	<pre>; Start of required sequence to initiate erase ; Write 55h ; ; Write AAh ; Set WR bit to begin erase ; NOP instructions are forced as processor starts ; row erase of program memory. ; ; ; The processor stalls until the erase process is complete ; after erase processor continues with 3rd instruction</pre>					
	BCF BSF	PMCON1,WREN INTCON,GIE	; Disable writes ; Enable interrupts					

10.2.4 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the address in PMADRH:PMADRL of the row to be programmed.
- 2. Load each write latch with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.


Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 10-5 (row writes to program memory with 16 write latches) for more details.

The write latches are aligned to the Flash row address boundary defined by the upper 10-bits of PMADRH:PMADRL, (PMADRH<6:0>:PMADRL<7:5>) with the lower five bits of PMADRL, (PMADRL<7:5>) determining the write latch being loaded. Write operations do not cross these boundaries. At the completion of a program memory write operation, the data in the write latches is reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a row of program memory. These steps are divided into two parts. First, each write latch is loaded with data from the PMDATH:PMDATL using the unlock sequence with LWLO = 1. When the last word to be loaded into the write latch is ready, the LWLO bit is cleared and the unlock sequence executed. This initiates the programming operation, writing all the latches into Flash program memory.

Note:	The special unlock sequence is required to load a write latch with data or initiate a					
	Flash programming operation. If the					
	unlock sequence is interrupted, writing to					
	the latches or program memory will not be					
	initiated.					

- 1. Set the WREN bit of the PMCON1 register.
- 2. Clear the CFGS bit of the PMCON1 register.
- Set the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the PMADRH:PMADRL register pair with the address of the location to be written.
- 5. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.2.2 "Flash Memory Unlock Sequence"). The write latch is now loaded.
- 7. Increment the PMADRH:PMADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the PMCON1 register. When the LWLO bit of the PMCON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the PMDATH:PMDATL register pair with the program memory data to be written.
- Execute the unlock sequence (Section 10.2.2 "Flash Memory Unlock Sequence"). The entire program memory latch content is now written to Flash program memory.
- Note: The program memory write latches are reset to the blank state (0x3FFF) at the completion of every write or erase operation. As a result, it is not necessary to load all the program memory write latches. Unloaded latches will remain in the blank state.

An example of the complete write sequence is shown in Example 10-3. The initial address is loaded into the PMADRH:PMADRL register pair; the data is loaded using indirect addressing.




© 2011-2015 Microchip Technology Inc.

Status

DS40001586D-page 86





EXAMPLE 10-3: WRITING TO FLASH PROGRAM MEMORY (16 WRITE LATCHES)


; This	write rout	ine assumes the f	following:
			starting at the address in DATA_ADDR
	-		en is made up of two adjacent bytes in DATA_ADDR,
		e endian format	
			e least significant bits = 00000) is loaded in ADDRH:ADDRL
			n shared data memory 0x70 - 0x7F (common RAM)
;			
,	BCF	INTCON, GIE	; Disable ints so required sequences will execute properly
	BANKSEL		; Bank 3
	MOVF		; Load initial address
	MOVWF	,	;
	MOVF		;
	MOVWF	PMADRL	;
	MOVLW		; Load initial data address
	MOVWF		;
	MOVLW		; Load initial data address
	MOVWF	FSROH	;
	BCF		; Not configuration space
	BSF		; Enable writes
	BSF		; Only Load Write Latches
LOOP			
1001	MOVIW	FSR0++	; Load first data byte into lower
	MOVIW	PMDATL	; Joan 11100 aada Djoo 10001
	MOVIW		; ; Load second data byte into upper
	MOVWF		;
	MOVWE	FMDAIN	
	MOVF	PMADRL,W	; Check if lower bits of address are '00000'
	XORLW	,	; Check if we're on the last of 16 addresses
	ANDLW	0x0F	:
	BTFSC		, ; Exit if last of 16 words,
	GOTO		;
	0010	START_WRITE	,
	MOVLW	55h	; Start of required write sequence:
	MOVWF		; Write 55h
	MOVLW		;
	MOVWF		; Write AAh
	BSF		; Set WR bit to begin write
	NOP		; NOP instructions are forced as processor
	1.01		; loads program memory write latches
	NOP		;
	NOI		'
	INCF	PMADRL, F	; Still loading latches Increment address
	GOTO		; Write next latches
	9010	LOOP	/ Write next ratches
START_W	vb t t t		
DIANI_	BCF	PMCON1,LWLO	; No more loading latches - Actually start Flash program
	BCF		; memory write
			, memory write
	MOVLW	55h	; Start of required write sequence:
	MOVWF	PMCON2	; Write 55h
- U	MOVLW		;
irec	MOVWF		; Write AAh
Required Sequence	BSF		; Set WR bit to begin write
Sec Sec	NOP		; NOP instructions are forced as processor writes
- 07			; all the program memory write latches simultaneously
	NOP		; to program memory.
			; After NOPs, the processor
			; stalls until the self-write process in complete
			; after write processor continues with 3rd instruction
	BCF	PMCON1,WREN	; Disable writes
		- 11COLAT / WICHIN	, product writed
	BSF	INTCON, GIE	; Enable interrupts

10.3 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.

FIGURE 10-7: FLASH PROGRAM MEMORY MODIFY FLOWCHART



10.4 User ID, Device ID and Configuration Word Access

Instead of accessing program memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the PMCON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 10-2.

When read access is initiated on an address outside the parameters listed in Table 10-2, the PMDATH:PMDATL register pair is cleared, reading back '0's.

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

EXAMPLE 10-4: CONFIGURATION WORD AND DEVICE ID ACCESS

* This code block will read 1 word of program memory at the memory address:

* PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables;


* PROG_DATA_HI, PROG_DATA_LO

BANKSEL	PMADRL	; Select correct Bank
MOVLW	PROG_ADDR_LO	;
MOVWF	PMADRL	; Store LSB of address
CLRF	PMADRH	; Clear MSB of address
BSF BCF BSF NOP NOP BSF MOVF MOVVF	PMCON1, CFGS INTCON, GIE PMCON1, RD INTCON, GIE PMDATL, W PROG_DATA_LO	<pre>; Select Configuration Space ; Disable interrupts ; Initiate read ; Executed (See Figure 10-2) ; Ignored (See Figure 10-2) ; Restore interrupts ; Get LSB of word</pre>
MOVF	PMDATH,W	; Get MSB of word
MOVWF	PROG_DATA_HI	; Store in user location

10.5 Write Verify

It is considered good programming practice to verify that program memory writes agree with the intended value. Since program memory is stored as a full page then the stored program memory contents are compared with the intended data stored in RAM after the last write is complete.

FIGURE 10-8: FLASH PROGRAM MEMORY VERIFY FLOWCHART



10.6 Register Definitions: Flash Program Memory Control

REGISTER 10-1: PMDATL: PROGRAM MEMORY DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PMDA	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemer	nted bit, read as '0	,	
u = Bit is unchange	ed	x = Bit is unknowr	ı	-n/n = Value at F	OR and BOR/Valu	ue at all other Res	ets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0

PMDAT<7:0>: Read/write value for Least Significant bits of program memory

REGISTER 10-2: PMDATH: PROGRAM MEMORY DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	—			PMDA	T<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 PMDAT<13:8>: Read/write value for Most Significant bits of program memory

REGISTER 10-3: PMADRL: PROGRAM MEMORY ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
PMADR<7:0>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

PMADR<7:0>: Specifies the Least Significant bits for program memory address

REGISTER 10-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)				PMADR<14:8>	`		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 PMADR<14:8>: Specifies the Most Significant bits for program memory address

Note 1: Unimplemented, read as '1'.

U-1	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W/HC-x/q ⁽²⁾	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimplemer	nted bit, read as	s 'O'	
S = Bit can on	ly be set	x = Bit is unkno	own	-n/n = Value at F	POR and BOR/	/alue at all other I	Resets
'1' = Bit is set		'0' = Bit is clea	red	HC = Bit is clear	ed by hardware	9	
bit 7	Unimplemen	ted: Read as '1'					
bit 6	CFGS: Config	guration Select bit					
		Configuration, Use Flash program me		ID Registers			
bit 5	LWLO: Load	Write Latches On	ly bit ⁽³⁾				
		addressed progra					
		ressed program m nitiated on the nex		n is loaded/update	ed and a write of	all program memo	ory write latche
bit 4	FREE: Progra	am Flash Erase E	nable bit				
		s an erase operati s a write operatior		•	rdware cleared	upon completion)	
bit 3		gram/Erase Error	•				
		n indicates an imp			e attempt or te	rmination (bit is s	et automaticall
		et attempt (write ' gram or erase ope					
bit 2		ram/Erase Enable	•	, , , , , , , , , , , , , , , , , , ,			
	0	rogram/erase cyc					
	0 = Inhibits	programming/eras	ing of program F	lash			
bit 1	WR: Write Co						
		a program Flash p ration is self-timed			o onco onorativ	on is complete	
	•	bit can only be se		•	e once operatio	on is complete.	
		/erase operation f	` '		ive.		
bit 0	RD: Read Co	ontrol bit					
		a program Flash r	ead. Read takes	s one cycle. RD is	cleared in hard	lware. The RD bit	can only be se
	· ·	ared) in software. It initiate a prograr	n Flash read				
Note 1: U	nimplemented bit						
	•	automatically set I	by hardware whe	en a program men	nory write or era	ase operation is st	arted (WR = 1
	he LWLO bit is igi	-	-			•	•

REGISTER 10-5: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
		Prog	ram Memory	/ Control Regis	ter 2		
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable b	bit	U = Unimplei	mented bit, read	l as '0'	
S = Bit can only	y be set	x = Bit is unkn	own	-n/n = Value	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ired				

REGISTER 10-6: PMCON2: PROGRAM MEMORY CONTROL 2 REGISTER

bit 7-0 Flash Memory Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the PMCON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes.

TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PMCON1	_(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	93
PMCON2	Program Memory Control Register 2							94	
PMADRL				PMAD	RL<7:0>				92
PMADRH	_(1)	(1) PMADRH<6:0>						92	
PMDATL	PMDATL<7:0>						92		
PMDATH	_	– – PMDATH<5:0>						92	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory.

Note 1: Unimplemented, read as '1'.

TABLE 10-4: SUMMARY OF CONFIGURATION WORD WITH RESETS

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8		_	_		CLKOUTEN	BOREI	N<1:0>	_	20
CONFIG1	7:0	CP	MCLRE	PWRTE	WE)TE<1:0>	—	FOSC<1:0>		38
	13:8	_	_	LVP	DEBUG	LPBOR	BORV	STVREN	_	
CONFIG2	7:0	_	_	_	_	_	_	WRT	<1:0>	39

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

11.0 I/O PORTS

Each port has three standard registers for its operation. These registers are:

- · TRISx registers (data direction)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)

Some ports may have one or more of the following additional registers. These registers are:

- · ANSELx (analog select)
- · WPUx (weak pull-up)

In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output. However, the pin can still be read.

TABLE 11-1:PORT AVAILABILITY PER
DEVICE

Device	PORTA	PORTB	PORTC
PIC16(L)F1507	•	•	•


The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSEL bit is set, the digital input buffer associated with that bit is disabled. Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

FIGURE 11-1: GE

GENERIC I/O PORT OPERATION



11.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 11-1. For this device family, the following functions can be moved between different pins.

- CLC1
- NCO1

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

11.2 Register Definitions: Alternate Pin Function Control

REGISTER 11-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	
_	_	_	_	_	_	CLC1SEL	NCO1SEL	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set '0' = Bit is cleared		ared						

bit 7-2	Unimplemented: Read as '0'
bit 1	CLC1SEL: Pin Selection bit
	1 = CLC1 function is on RC5
	0 = CLC1 function is on RA2
bit 0	NC01SEL: Pin Selection bit
	1 = NCO1 function is on RC6
	0 = NCO1 function is on RA1

11.3 PORTA Registers

11.3.1 DATA REGISTER

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 11-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input-only and its TRIS bit will always read as '1'. Example 11-1 shows how to initialize an I/O port.

Reading the PORTA register (Register 11-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

11.3.2 DIRECTION CONTROL

The TRISA register (Register 11-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

11.3.3 ANALOG CONTROL

The ANSELA register (Register 11-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELA bits default to the Analog
	mode after Reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

EXAMPLE 11-1: INITIALIZING PORTA

BANKSEL	PORTA	;
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	;digital I/O
BANKSEL	TRISA	;
MOVLW	B'00111000'	;Set RA<5:3> as inputs
MOVWF	TRISA	;and set RA<2:0> as
		;outputs

11.3.4 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 11-2.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC and comparator inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below in Table 11-2.

TABLE 11-2: PORTA OUTPUT PRIORITY

Pin Name	Function Priority ⁽¹⁾
RA0	ICSPDAT RA0
RA1	RA1
RA2	CLC1 ⁽²⁾ PWM3 RA2
RA3	None
RA4	CLKOUT RA4
RA5	RA5

Note 1: Priority listed from highest to lowest.

2: Default pin (see APFCON register).

11.4 Register Definitions: PORTA

REGISTER 11-2: PORTA: PORTA REGISTER

— RA5	RA4	RA3	RA2	RA1	
			11/72	TA1	RA0
					bit 0
W = Writable	e bit	U = Unimplei	mented bit, read	as '0'	
x = Bit is unl	known	-n/n = Value	at POR and BO	R/Value at all o	ther Resets
'0' = Bit is cl	eared				
-	x = Bit is un	W = Writable bit x = Bit is unknown '0' = Bit is cleared	x = Bit is unknown -n/n = Value	x = Bit is unknown -n/n = Value at POR and BO	x = Bit is unknown -n/n = Value at POR and BOR/Value at all c

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-0 RA<5:0>: PORTA I/O Value bits⁽¹⁾

1 = Port pin is <u>></u> Vін

0 = Port pin is <u><</u> Vı∟

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 11-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	U-1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
bit 5-4	TRISA<5:4>: PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	Unimplemented: Read as '1'
bit 2-0	TRISA<2:0>: PORTA Tri-State Control bit 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

Note 1: Unimplemented, read as '1'.

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
—	—	LATA5	LATA4		LATA2	LATA1	LATA0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets			
'1' = Bit is se	t	'0' = Bit is clea	ared				
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-4	LATA<5:4>: F	RA<5:4> Outpu	it Latch Value	bits ⁽¹⁾			

REGISTER 11-4: LATA: PORTA DATA LATCH REGISTER

bit 2-0	LATA<2:0>: RA<2:0> Output Latch Value bits ⁽¹⁾
---------	---

Unimplemented: Read as '0'

bit 3

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

REGISTER 11-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	 ANSA4: Analog Select between Analog or Digital Function on pins RA4, respectively 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.
bit 3	Unimplemented: Read as '0'
bit 2-0	 ANSA<2:0>: Analog Select between Analog or Digital Function on pins RA<2:0>, respectively 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.
Note 1:	When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
—	—	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					

REGISTER 11-6: WPUA: WEAK PULL-UP PORTA REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5-0 WPUA<5:0>: Weak Pull-up Register bits⁽³⁾ 1 = Pull-up enabled 0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

- 2: The weak pull-up device is automatically disabled if the pin is configured as an output.
- **3:** For the WPUA3 bit, when MCLRE = 1, weak pull-up is internally enabled, but not reported here.

TABLE 11-3: SUMMARY OF REGISTERS ASSOCIATED WITH F
--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_		ANSA4	_	ANSA2	ANSA1	ANSA0	99
APFCON	-	-	-	_	T1GSEL	-	CLC1SEL	NCO1SEL	96
LATA	_	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	99
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS<2:0>			133
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	98
TRISA			TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	98
WPUA	_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	100

 Legend:
 x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

 Note
 1:
 Unimplemented, read as '1'.

TABLE 11-4: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8			-		CLKOUTEN	BOREI	BOREN<1:0>		
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>		FOSC	C<1:0>	38

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

11.5 PORTB Registers

11.5.1 DATA REGISTER

PORTB is a 4-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 11-8). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., disable the output driver). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 11-1 shows how to initialize an I/O port.

Reading the PORTB register (Register 11-7) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATB).

11.5.2 DIRECTION CONTROL

The TRISB register (Register 11-8) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

11.5.3 ANALOG CONTROL

The ANSELB register (Register 11-10) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

The ANSELB bits default to the Analog							
mode after Reset. To use any pins as							
digital general purpose or peripheral							
inputs, the corresponding ANSEL bits							
must be initialized to '0' by user software.							

11.5.4 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 11-5.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC and comparator inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below in Table 11-5.

TABLE 11-5: PORTB OUTPUT PRIORITY

Pin Name	Function Priority ⁽¹⁾
RB4	RB4
RB5	RB5
RB6	RB6
RB7	RB7

Note 1: Priority listed from highest to lowest.2: Default pin (see APFCON register).

11.6 Register Definitions: PORTB

REGISTER 11-7: PORTB: PORTB REGISTER

R/W-x/x	R/W-x/x	R/W-x/x	R/W-x/x	U-0	U-0	U-0	U-0		
RB7	RB6	RB5	RB4		—	—	—		
bit 7							bit 0		
Legend:									
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set '0' = Bit is cleared									

bit 7-4	RB<7:4>: PORTB I/O Value bits ⁽¹⁾
	1 = Port pin is <u>></u> Vін
	0 = Port pin is <u><</u> VIL

bit 3-0 Unimplemented: Read as '0'

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

REGISTER 11-8: TRISB: PORTB TRI-STATE REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0
TRISB7	TRISB6	TRISB5	TRISB4	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	RB<7:4>: PORTB Tri-State Control bits
	1 = PORTB pin configured as an input (tri-stated)
	0 = PORTB pin configured as an output

bit 3-0 Unimplemented: Read as '0'

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0		
LATB7	LATB6	LATB5	LATB4	—	—	—	—		
bit 7 bit 0									
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Rese					

REGISTER 11-9: LATB: PORTB DATA LATCH REGISTER

bit 7-4	LATB<7:4>: RB<7:4> Output Latch Value bits ⁽¹⁾
---------	---

bit 3-0 Unimplemented: Read as '0'

1' = Bit is set

Note 1: Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

REGISTER 11-10: ANSELB: PORTB ANALOG SELECT REGISTER

'0' = Bit is cleared

U-0	U-0	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0
—	_	ANSB5	ANSB4	—	—	—	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-4 ANSB<5:4>: Analog Select between Analog or Digital Function on pins RB<5:4>, respectively

- 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.
- 0 = Digital I/O. Pin is assigned to port or digital special function.

bit 3-0 Unimplemented: Read as '0'

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	U-0	U-0	U-0	U-0		
WPUB7	WPUB6	WPUB5	WPUB4		—	_	—		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unch	anged	x = Bit is unkn	iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set '0' = Bit is cleared									

REGISTER 11-11: WPUB: WEAK PULL-UP PORTB REGISTER^{(1),(2)}

bit 7-4	WPUB<7:4>: Weak Pull-up Register bits
	1 = Pull-up enabled
	0 = Pull-up disabled

bit 3-0 Unimplemented: Read as '0'

- Note 1: Global WPUEN bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.
 - 2: The weak pull-up device is automatically disabled if the pin is configured as an output.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	_		ANSB5	ANSB4				—	103
APFCON	_	_	_	_	_	-	CLC1SEL	NCO1SEL	96
LATB	LATB7	LATB6	LATB5	LATB4	_	_	-	—	103
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		133
PORTB	RB7	RB6	RB5	RB4	_	_	—	—	102
TRISB	TRISB7	TRISB6	TRISB5	TRISB4				_	102
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_	104

 TABLE 11-6:
 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.**Note 1:**Unimplemented, read as '1'.

TABLE 11-7: SUMMARY OF CONFIGURATION WORD WITH PORTE
--

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8	_	_	_	—	CLKOUTEN	BOREI	N<1:0>	—	
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>		FOSC	<1:0>	38

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTB.

11.7 PORTC Registers

11.7.1 DATA REGISTER

PORTC is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 11-13). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., disable the output driver). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 11-1 shows how to initialize an I/O port.

Reading the PORTC register (Register 11-12) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

11.7.2 DIRECTION CONTROL

The TRISC register (Register 11-13) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

11.7.3 ANALOG CONTROL

The ANSELC register (Register 11-15) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELC bits default to the Analog
	mode after Reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

11.7.4 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 11-8.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input and some digital input functions are not included in the output priority list. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the output priority list.

TABLE 11-8:	PORTC OUTPUT PRIORITY
-------------	-----------------------

Pin Name	Function Priority ⁽¹⁾
RC0	CLC2 RC0
RC1	NCO1 ⁽²⁾ PWM4 RC1
RC2	RC2
RC3	PWM2 RC3
RC4	CWG1B RC4
RC5	CWG1A CLC1 ⁽³⁾ PWM1 RC5
RC6	NCO1 ⁽³⁾ RC6
RC7	RC7

Note 1: Priority listed from highest to lowest.

2: Default pin (see APFCON register).

3: Alternate pin (see APFCON register).

11.8 Register Definitions: PORTC

REGISTER 11-12: PORTC: PORTC REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

Ecgenia.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **RC<7:0>**: PORTC General Purpose I/O Pin bits 1 = Port pin is ≥ VIH 0 = Port pin is ≤ VIL

REGISTER 11-13: TRISC: PORTC TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **TRISC<7:0>:** PORTC Tri-State Control bits 1 = PORTC pin configured as an input (tri-stated) 0 = PORTC pin configured as an output

REGISTER 11-14: LATC: PORTC DATA LATCH REGISTER

R/W-x/u R/W-x/u		R/W-x/u R/W-x/u		R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
LATC7 LATC6 LAT		LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATC<7:0>: PORTC Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

REGISTER 11-15: ANSELC: PORTC ANALOG SELECT REGISTER

R/W-1/1	R/W-1/1	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
ANSC7	ANSC6	—	—	ANSC3	ANSC2	ANSC1	ANSC0	
bit 7								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	 ANSC<7:6>: Analog Select between Analog or Digital Function on pins RC<7:6>, respectively 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.
bit 5-4	Unimplemented: Read as '0'
bit 3-0	 ANSC<3:0>: Analog Select between Analog or Digital Function on pins RC<3:0>, respectively 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled. 0 = Digital I/O. Pin is assigned to port or digital special function.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	ANSC7	ANSC6		_	ANSC3	ANSC2	ANSC1	ANSC0	107
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	106
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	106
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	106

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

12.0 INTERRUPT-ON-CHANGE

The PORTA and PORTB pins can be configured to operate as Interrupt-on-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual port pin, or combination of port pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- · Individual pin configuration
- Rising and falling edge detection
- Individual pin interrupt flags

Figure 12-1 is a block diagram of the IOC module.

12.1 Enabling the Module

To allow individual port pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

12.2 Individual Pin Configuration

For each port pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated bit of the IOCxP register is set. To enable a pin to detect a falling edge, the associated bit of the IOCxN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both associated bits of the IOCxP and IOCxN registers, respectively.

12.3 Interrupt Flags

The IOCAFx and IOCBFx bits located in the IOCAF and IOCBF registers, respectively, are status flags that correspond to the interrupt-on-change pins of the associated port. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAFx and IOCBFx bits.

12.4 Clearing Interrupt Flags

The individual status flags, (IOCAFx and IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

EXAMPLE 12-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)

MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F


12.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCxF register will be updated prior to the first instruction executed out of Sleep.

PIC16(L)F1507

FIGURE 12-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM (PORTA EXAMPLE)



12.6 Register Definitions: Interrupt-on-Change Control

REGISTER 12-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0		
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable bi	t	U = Unimplemented bit, read as '0'					
u = Bit is unchan	u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set '0' = Bit is cleared									

bit 7-6 Unimplemented: Read as '0'

bit 5-0

bit 5-0

bit 5-0

IOCAP<5:0>: Interrupt-on-Change PORTA Positive Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 12-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	— IOCAN5		IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

IOCAN<5:0>: Interrupt-on-Change PORTA Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 12-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	
_	— IOCAF5		IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-6 Unimplemented: Read as '0'

IOCAF<5:0>: Interrupt-on-Change PORTA Flag bits

1 = An enabled change was detected on the associated pin.

Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.

0 = No change was detected, or the user cleared the detected change.

REGISTER 12-4: IOCBP: INTERRUPT-ON-CHANGE PORTB POSITIVE EDGE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0		
IOCBP7	IOCBP6	IOCBP5	IOCBP4	_	—	—	_		
bit 7							bit 0		
Legend:									
R = Readable bi	t	W = Writable bi	it	U = Unimplemented bit, read as '0'					
u = Bit is unchar	I = Bit is unchanged x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set '0' = Bit is cleared									

IOCBP<7:4>: Interrupt-on-Change PORTB Positive Edge Enable bits
 1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

bit 3-0 Unimplemented: Read as '0'

bit 7-4

REGISTER 12-5: IOCBN: INTERRUPT-ON-CHANGE PORTB NEGATIVE EDGE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
IOCBN7	IOCBN6	IOCBN5	IOCBN4	—	_	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4
 IOCBN<7:4>: Interrupt-on-Change PORTB Negative Edge Enable bits
 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.
 0 = Interrupt-on-Change disabled for the associated pin.
 bit 3-0
 Unimplemented: Read as '0'

REGISTER 12-6: IOCBF: INTERRUPT-ON-CHANGE PORTB FLAG REGISTER

R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0 R/W/HS-0/0		R/W/HS-0/0 U-0		U-0 U-0	
IOCBF7	IOCBF6 IOCBF5		IOCBF4	_	_	_	—
bit 7							bit 0

table bit U = Unimplemented bit, read as '0'
unknown -n/n = Value at POR and BOR/Value at all other Resets
is cleared HS - Bit is set in hardware
is

bit 7-4	 IOCBF<7:4>: Interrupt-on-Change PORTB Flag bits 1 = An enabled change was detected on the associated pin. Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx. 0 = No change was detected, or the user cleared the detected change.
bit 3-0	Unimplemented: Read as '0'

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0	99
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	110
IOCAN	_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	110
IOCAP	_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	110
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	_	_	_	_	111
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	—	—	_	—	111
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	_	_	_	_	111
TRISA	_	_	TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	98
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	102

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

Note 1: Unimplemented, read as '1'.

13.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference (FVR) is a stable voltage reference, independent of VDD, with a nominal output level (VFVR) of 1.024V. The output of the FVR can be configured to supply a reference voltage to the following:

ADC input channel

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

13.1 Independent Gain Amplifier

The output of the FVR supplied to the peripherals, (listed above), is routed through a programmable gain amplifier. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference Section 15.0 "Analog-to-Digital Converter (ADC) Module" for additional information.

To minimize current consumption when the FVR is disabled, the FVR buffers should be turned off by clearing the Buffer Gain Selection bits.

13.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See the FVR Stabilization Period characterization graph, Figure 26-48.

FIGURE 13-1: VOLTAGE REFERENCE BLOCK DIAGRAM




TABLE 13-1: PERIPHERALS REQUIRING THE FIXED VOLTAGE REFERENCE (FVR)

Peripheral	Conditions	Description
HFINTOSC	FOSC<2:0> = 010 and IRCF<3:0> = 000x	INTOSC is active and device is not in Sleep.
	BOREN<1:0> = 11	BOR always enabled.
BOR	BOREN<1:0> = 10 and BORFS = 1	BOR disabled in Sleep mode, BOR Fast Start enabled.
	BOREN<1:0> = 01 and BORFS = 1	BOR under software control, BOR Fast Start enabled.
LDO	All PIC16F1507 devices, when VREGPM = 1 and not in Sleep	The device runs off of the Low-Power Regulator when in Sleep mode.

13.3 Register Definitions: FVR Control

REGISTER 13-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0		
FVREN ⁽¹⁾	FVRRDY ⁽²⁾	TSEN ⁽³⁾	TSRNG ⁽³⁾	_	_		<1:0> ⁽¹⁾		
bit 7						I	bit 0		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'			
u = Bit is und	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets		
'1' = Bit is se	t	'0' = Bit is cle	ared	q = Value de	pends on condit	ion			
bit 7	1 = Fixed Vo	d Voltage Refe Itage Referenc Itage Referenc	e is enabled	bit ⁽¹⁾					
bit 6	1 = Fixed Vo	 FVRRDY: Fixed Voltage Reference Ready Flag bit⁽²⁾ 1 = Fixed Voltage Reference output is ready for use 0 = Fixed Voltage Reference output is not ready or not enabled 							
bit 5	1 = Tempera	erature Indicato ture Indicator is ture Indicator is	s enabled)					
bit 4	1 = VOUT = V	TSRNG: Temperature Indicator Range Selection bit ⁽³⁾ 1 = VOUT = VDD - 4VT (High Range) 0 = VOUT = VDD - 2VT (Low Range)							
bit 3-2	Unimplemen	Unimplemented: Read as '0'							
bit 1-0	ADFVR<1:0>: ADC FVR Buffer Gain Selection bit ⁽¹⁾ 11 = ADC FVR Buffer Gain is 4x, with output voltage = 4x VFVR (4.096V nominal) ⁽⁴⁾ 10 = ADC FVR Buffer Gain is 2x, with output voltage = 2x VFVR (2.048V nominal) ⁽⁴⁾ 01 = ADC FVR Buffer Gain is 1x, with output voltage = 1x VFVR (1.024V nominal) 00 = ADC FVR Buffer is off								
	o minimize currer g the Buffer Gair	•		R is disabled, tl	ne FVR buffers s	should be turne	d off by clear-		

- 2: FVRRDY is always '1' for the PIC16F1507 devices.
- 3: See Section 14.0 "Temperature Indicator Module" for additional information.
- 4: Fixed Voltage Reference output cannot exceed VDD.

TABLE 13-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	—		ADFVF	R<1:0>	114

Legend: Shaded cells are unused by the Fixed Voltage Reference module.

14.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, *"Use and Calibration of the Internal Temperature Indicator"* (DS01333) for more details regarding the calibration process.

14.1 Circuit Operation

Figure 14-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 14-1 describes the output characteristics of the temperature indicator.

EQUATION 14-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT


The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See Section 13.0 "Fixed Voltage Reference (FVR)" for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

FIGURE 14-1: TEMPERATURE CIRCUIT DIAGRAM



14.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 14-1 shows the recommended minimum VDD vs.range setting.

TABLE 14-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

14.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to **Section 15.0 "Analog-to-Digital Converter (ADC) Module**" for detailed information.

14.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200 μ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 μ s between sequential conversions of the temperature indicator output.

PIC16(L)F1507

	TABLE 14-2:	SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR
--	-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	—	_	ADFVF	२<1:0>	114

Legend: Shaded cells are unused by the temperature indicator module.

15.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE


The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive

FIGURE 15-1: ADC BLOCK DIAGRAM

approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 15-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.



15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- · Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- · Interrupt control
- Result formatting

15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 11.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined								
	as a digital input may cause the input								
	buffer to conduct excess current.								

15.1.2 CHANNEL SELECTION

There are 14 channel selections available:

- AN<11:0> pins
- Temperature Indicator
- FVR_buffer1

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay (TACQ) is required before starting the next conversion. Refer to **Section 15.2.6 "ADC Conversion Procedure"** for more information.

15.1.3 ADC VOLTAGE REFERENCE

The ADC module uses a positive and a negative voltage reference. The positive reference is labeled ref+ and the negative reference is labeled ref-.

The positive voltage reference (ref+) is selected by the ADPREF bits in the ADCON1 register. The positive voltage reference source can be:

- VREF+ pin
- Vdd

The negative voltage reference (ref-) source is:

Vss

15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (internal RC oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the ADC conversion requirements in **Section 25.0 "Electrical Specifications"** for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

ADC Clock	Period (TAD)	Device Frequency (Fosc)							
ADC Clock Source	ADCS<2:0	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz			
Fosc/2	000	100 ns	125 ns	250 ns	500 ns	2.0 μs			
Fosc/4	100	200 ns	250 ns	500 ns	1.0 μs	4.0 μs			
Fosc/8	001	400 ns	500 ns	1.0 μs	2.0 μs	8.0 μs			
Fosc/16	101	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs			
Fosc/32	010	1.6 μs	2.0 μs	4.0 μs	8.0 μs	32.0 μs			
Fosc/64	110	3.2 μs	4.0 μs	8.0 μs	16.0 μs	64.0 μs			
FRC	x11	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs	1.0-6.0 μs			

TABLE 15-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.

Note: The TAD period when using the FRC clock source can fall within a specified range, (see TAD parameter). The TAD period when using the FOSC-based clock source can be configured for a more precise TAD period. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.




FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES

15.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

- **Note 1:** The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.
 - **2:** The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

15.1.6 RESULT FORMATTING

The 10-bit ADC conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 15-3 shows the two output formats.

Rev. 10-000054A 7/30/2013 ADRESH ADRESL (ADFM = 0) MSB LSB bit 7 bit 0 bit 7 bit 0 10-bit ADC Result Unimplemented: Read as '0' (ADFM = 1) LSB MSB bit 7 bit 0 bit 7 bit 0 Unimplemented: Read as '0' 10-bit ADC Result

FIGURE 15-3: 10-BIT ADC CONVERSION RESULT FORMAT

15.2 ADC Operation

15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the
	same instruction that turns on the ADC.
	Refer to Section 15.2.6 "ADC Conver-
	sion Procedure".

15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note:	A device Reset forces all registers to their
	Reset state. Thus, the ADC module is
	turned off and any pending conversion is
	terminated.

15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. Performing the ADC conversion during Sleep can reduce system noise. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

15.2.5 AUTO-CONVERSION TRIGGER

The auto-conversion trigger allows periodic ADC measurements without software intervention. When a rising edge of the selected source occurs, the GO/DONE bit is set by hardware.

The auto-conversion trigger source is selected with the TRIGSEL<3:0> bits of the ADCON2 register.

Using the auto-conversion trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

See Table 15-2 for auto-conversion sources.

TABLE 15-2: AUTO-CONVERSION SOURCES

Source Peripheral	Signal Name
Timer0	T0_overflow
Timer1	T1_overflow
Timer2	T2_match
CLC1	LC1_out
CLC2	LC2_out

15.2.6 ADC CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - · Disable pin output driver (Refer to the TRIS register)
 - · Configure pin as analog (Refer to the ANSEL register)
 - · Disable weak pull-ups either globally (Refer to the OPTION REG register) or individually (Refer to the appropriate WPUx register).
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - Configure voltage reference
 - · Select ADC input channel
 - · Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - · Clear ADC interrupt flag
 - · Enable ADC interrupt
 - · Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾
- Wait the required acquisition time⁽²⁾. 4.
- Start conversion by setting the GO/DONE bit. 5.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - · Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8 Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

> 2: Refer to Section 15.4 "ADC Acquisition Requirements".

EXAMPLE 15-1: ADC CONVERSION

; This code block configures the ADC ; for polling, Vdd and Vss references, FRC ;oscillator and ANO input. ;Conversion start & polling for completion ; are included. BANKSEL ADCON1 B'11110000' ;Right justify, FRC MOVLW ;oscillator ADCON1 MOVWF ;Vdd and Vss Vref+ BANKSEL TRISA BSF TRISA,0 ;Set RA0 to input BANKSEL ANSEL ; ANSEL,0 ;Set RA0 to analog BSF BANKSEL WPUA WPUA,0 BCF ;Disable weak pull-up on RAO BANKSEL ADCON0 ; B'00000001' ;Select channel ANO MOVLW ADCON0 ;Turn ADC On SampleTime ;Acquisiton delay MOVWF CALL ADCON0, ADGO ; Start conversion BSF BTFSC ADCON0, ADGO ; Is conversion done? GOTO \$-1 ;No, test again BANKSEL ADRESH ; MOVF ADRESH,W ;Read upper 2 bits RESULTHI ;store in GPR space MOVWF ADRESL ; BANKSEL ADRESL,W MOVF ;Read lower 8 bits MOVWF RESULTLO ;Store in GPR space

15.3 Register Definitions: ADC Control

			R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
			CHS<4:0>			GO/DONE	ADON			
oit 7							bit			
L egend: R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	ud as '0'				
u = Bit is und		x = Bit is unk		-		OR/Value at all o	other Resets			
1' = Bit is se	0	'0' = Bit is cle								
oit 7	Unimpleme	nted: Read as '	0'							
oit 6-2	CHS<4:0>: /	Analog Channe	I Select bits							
	00000 = AN	10								
	00001 = AN									
	00010 = AN									
	00011 = AN 00100 = AN	-								
00100 = AN 00101 = AN 00110 = AN 00111 = AN										
		17								
	01000 = AN									
	01001 = AN									
	01010 = AN 01011 = AN									
		served. No cha	nnel connecte	d						
	•			G.						
	•									
	•									
		served. No cha		d.						
		nperature Indic		4						
		11110 = Reserved. No channel connected. 11111 = FVR (Fixed Voltage Reference) Buffer 1 Output ⁽²⁾								
oit 1		ADC Conversio								
	1 = ADC cor	version cycle ir	n progress. Se	tting this bit sta	rts an ADC co	nversion cycle.				
		•	•		e ADC conver	sion has comple	eted.			
	0 = ADC cor	version comple	eted/not in prog	gress						
oit 0	ADON: ADC	Enable bit								
	1 = ADC is e									
	0 = ADC is c	lisabled and co	-	-						
Note 1: Se	ee Section 14.0									

REGISTER 15-1: ADCON0: ADC CONTROL REGISTER 0

PIC16(L)F1507

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0		
ADFM		ADCS<2:0>				ADPRE	EF<1:0>		
bit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'			
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value	at POR and BC	R/Value at all	other Resets		
'1' = Bit is se	t	'0' = Bit is cleared							
bit 6-4	loaded.	ified. Six Least : ADC Conversi	-		are set to '0' w	hen the conve	ersion result is		
	000 = Fosc 001 = Fosc 010 = Fosc 011 = FRC 100 = Fosc 101 = Fosc 110 = Fosc	/2 /8 /32 (clock supplied /4 /16	from an interr	nal RC oscillato					
bit 3-2		nted: Read as '			/				
bit 1-0	00 = VRPOS 01 = Reserv	0>: ADC Positivities connected to ved is connected to is connected to	VDD		uration bits				

Note 1: When selecting the VREF+ pin as the source of the positive reference, be aware that a minimum voltage specification exists. See **Section 25.0 "Electrical Specifications**" for details.

R/W-0/0	R/W-0/	0 R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0
	TRIG	SEL<3:0>(1)				_	_
bit 7							bit
Legend:							
R = Readable	hit	W = Writable	hit	U = Unimplei	mented bit, rea	d as '0'	
		x = Bit is unkr				DR/Value at all o	thar Dooota
u = Bit is uncl	•			-n/n = value	al POR and BC	JR/ value at all C	liner Resels
'1' = Bit is set		'0' = Bit is cle	ared				
					•		
bit 7-4	TRIGSEL	-<3:0>: Auto-Conv	ersion Trigger	Selection bits ⁽	1)		
	0000 =	No auto-conversio	n trigger selec	ted			
	0001 =	Reserved					
		Reserved	(0)				
		Timer0 - T0_overf					
		Timer1 – T1_overf					
	0101 =	Timer2 – T2_matc	h				
	0110 =	Reserved					
	0111 =	Reserved					
	1000 =	CLC1 – LC1_out					
	1001 =	CLC2 – LC2_out					
	1010 =	Reserved					
	1011 =	Reserved					
	1100 =	Reserved					
	1101 =	Reserved					
	1110 =	Reserved					
	1111 =	Reserved					
bit 3-0		mented: Read as '					

REGISTER 15-3: ADCON2: ADC CONTROL REGISTER 2

Note 1: This is a rising edge sensitive input for all sources.

2: Signal also sets its corresponding interrupt flag.

REGISTER 15-4: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unknown		-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result

REGISTER 15-5: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<1:0>		—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 **ADRES<1:0>**: ADC Result Register bits Lower two bits of 10-bit conversion result

bit 5-0 **Reserved**: Do not use.

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| — | — | — | — | — | — | ADRE | S<9:8> |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |
| Legend: | | | | | | | |

Legenu.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Reserved: Do not use.

bit 1-0 **ADRES<9:8>**: ADC Result Register bits Upper two bits of 10-bit conversion result

REGISTER 15-7: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<7:0>							
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ADRES<7:0>**: ADC Result Register bits Lower eight bits of 10-bit conversion result

15.4 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 15-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 15-4. The maximum recommended impedance for analog sources is 10 k Ω . As the

EQUATION 15-1: ACQUISITION TIME EXAMPLE

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 15-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

Assumptions: Temperature = $50^{\circ}C$ and external impedance of $10k\Omega$ 5.0V VDD TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) ; combining [1] and [2]$$

Note: Where n = number of bits of the ADC.

Solving for TC:

$$Tc = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$

= -12.5pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)
= 1.72\mus

Therefore:

$$TACQ = 2\mu s + 1.72\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$


= 4.97\mu s

Note 1: The reference voltage (VRPOS) has no effect on the equation, since it cancels itself out.


- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.

PIC16(L)F1507









Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	—			CHS<4:0>			GO/DONE	ADON	123
ADCON1	ADFM		ADCS<2:0>		_	_	ADPRE	F<1:0>	124
ADCON2		TRIGSE	EL<3:0>		_	_	—	_	125
ADRESH	ADC Result	Register Hig	h						126, 127
ADRESL	ADC Result	Register Low	v						126, 127
ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	99
ANSELB	_	_	ANSB5	ANSB4	_	_	—	_	103
ANSELC	ANSC7	ANSC6	_	_	ANSC3	ANSC2	ANSC1	ANSC0	107
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PIE1	TMR1GIE	ADIE	_	-	-	—	TMR2IE	TMR1IE	65
PIR1	TMR1GIF	ADIF	_	_	_	—	TMR2IF	TMR1IF	68
TRISA	_	_	TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	98
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	—	_	102
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	106
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	_	_	ADFV	२<1:0>	114

TABLE 15-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

Note 1: Unimplemented, read as '1'.

16.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 3-bit prescaler (independent of Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 16-1 is a block diagram of the Timer0 module.

16.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

16.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-bit Timer mode is selected by clearing the TMR0CS bit of the OPTION_REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note:	The value written to the TMR0 register
	can be adjusted, in order to account for
	the two instruction cycle delay when
	TMR0 is written.


FIGURE 16-1: TIMER0 BLOCK DIAGRAM

16.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION_REG register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION_REG register.



16.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION_REG register.

Note:	The Watchdog Timer (WDT) uses its own
	independent prescaler.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION_REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

16.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the						
	processor from Sleep since the timer i						
	frozen during Sleep.						

16.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the TOCKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Section 25.0 "Electrical Specifications".

16.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

16.2 Register Definitions: Option Register

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1			
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>				
bit 7							bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
u = Bit is un	changed	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets			
'1' = Bit is se	et	'0' = Bit is cle	ared							
bit 7		ak Pull-Up Ena								
		pull-ups are dis								
	-	ll-ups are enab	-	ial wpux latch	values					
bit 6		errupt Edge Se								
		on rising edge on falling edge								
bit 5		ner0 Clock Sou	•							
bit 0		n on T0CKI pin								
		nstruction cycle	clock (Fosc/4	4)						
bit 4	TMR0SE: Tir	TMR0SE: Timer0 Source Edge Select bit								
		1 = Increment on high-to-low transition on T0CKI pin								
	0 = Incremen	0 = Increment on low-to-high transition on TOCKI pin								
bit 3		ler Assignment								
		 1 = Prescaler is not assigned to the Timer0 module 0 = Prescaler is assigned to the Timer0 module 								
		•		odule						
bit 2-0		escaler Rate Se								
	Bit	Value Timer0	Rate							
		000 1:2								
		001 1:4 010 1:8								
		011 1:1								
		1:3	2							
	1	1:6	4							

REGISTER 16-1: OPTION_REG: OPTION REGISTER

TABLE 16-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

1:128

1:256

110

111

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON2 TRIGSEL<3:0>					_		_	_	125
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS<2:0>		133	
TMR0 Holding Register for the 8-bit Timer0 Count							131*		
TRISA	_		TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	98

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.
* Page provides register information.

Note 1: Unimplemented, read as '1'.

17.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- · Programmable internal or external clock source
- · 2-bit prescaler
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources

- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- ADC Auto-Conversion Trigger(s)
- · Selectable Gate Source Polarity
- · Gate Toggle mode
- · Gate Single-Pulse mode
- Gate Value Status
- · Gate Event Interrupt

Figure 17-1 is a block diagram of the Timer1 module.

Rev. 10-000018B 1/21/2014 T1GSS T1GSPM T1G 0 1 T0 overflow 1 T1GVAL D Q 0 Single Pulse 0 Acq. Control 1 Q1 D Q T1GPOL T1GGO/DONE _∫ ⊂ĸ Q Interrupt TMR10N set bit R TMR1GIF det T1GTM TMR1GE set flag bit TMR1IF TMR10N ΕN TMR1⁽²⁾ T1_overflow Synchronized Clock Input TMR1H TMR1L Q D 0 1 T1CLK **T1SYNC** TMR1CS<1:0> LFINTOSC 11 (1) T1CKI 10 Prescaler Synchronize⁽³⁾ Fosc 1,2,4,8 01 Internal Clock det 00 2 Fosc/4 Fosc/2 T1CKPS<1:0> Internal Clock Internal Sleep Clock Input Note 1: ST Buffer is high speed type when using T1CKI. 2: Timer1 register increments on rising edge. 3: Synchronize does not operate while in Sleep.



17.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 17-1 displays the Timer1 enable selections.

TABLE 17-1: TIMER1 ENABLE SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

17.2 Clock Source Selection

The TMR1CS<1:0> bits of the T1CON register are used to select the clock source for Timer1. Table 17-2 displays the clock source selections.

17.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1 gate
- C1 or C2 comparator input to Timer1 gate

17.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI. The external clock source can be synchronized to the microcontroller system clock or it can run asynchronously.

Note: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

- Timer1 enabled after POR
- Write to TMR1H or TMR1L
- Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TABLE 17-2: CLOCK SOURCE SELECTIONS

TMR1CS<1:0>	Clock Source			
11	LFINTOSC			
10	External Clocking on T1CKI Pin			
01	System Clock (Fosc)			
00	Instruction Clock (Fosc/4)			

17.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

17.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 17.4.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: When switching from synchronous to asynchronous operation, it is possible to skip an increment. When switching from asynchronous to synchronous operation, it is possible to produce an additional increment.

17.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

17.5 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

17.5.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register. When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 17-3 for timing details.

TABLE 17-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation		
1	0	0	Counts		
\uparrow	0	1	Holds Count		
\uparrow	1	0	Holds Count		
\uparrow	1	1	Counts		

17.5.2 TIMER1 GATE SOURCE SELECTION

Timer1 gate source selections are shown in Table 17-4. Source selection is controlled by the T1GSS<1:0> bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 17-4: TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source
0	Timer1 Gate pin (T1G)
1	Overflow of Timer0 (T0_overflow) (TMR0 increments from FFh to 00h)

Note 1: Optionally synchronized comparator output.

17.5.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

17.5.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-tohigh pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

17.5.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 17-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time							
	as changing the gate polarity may result in							
	indeterminate operation.							

17.5.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/ DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/ DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 17-5 for timing details.

If the Single Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 17-6 for timing details.

17.5.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

17.5.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

17.6 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- · PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

17.7 Timer1 Operation During Sleep


Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the T1SYNC bit setting.

FIGURE 17-2: TIMER1 INCREMENTING EDGE



17.7.1 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.







FIGURE 17-4: TIMER1 GATE TOGGLE MODE



PIC16(L)F1507



TMR1 <u>GE</u>		
T1GSPM		
T1GG <u>O/</u> DONE	✓ Set by software Counting enabled on	Cleared by hardware on falling edge of T1GVAL
t1g_in	rising edge of T1G	
T1CKI		
T1GVAL		
Timer1	N N + 1	N + 2
	 Cleared by software 	← Cleared b ← Set by hardware on falling edge of T1GVAL

FIGURE 17-6:	TIMER1 GATE SINGLE	E-PULSE AND TOGGLE COMBI	NED MODE
TMR1GE			
T1GPOL			
T1GSPM			
T1GTM			
T1GG <u>O/</u> DONE	 Set by software Counting enabled 	on	Cleared by hardware on falling edge of T1GVAL
t1g_in	rising edge of T10		
тіскі			
T1GV <u>AL</u>			
Timer1	Ν	N + 1 N + 2 N + 3 N + 4	4
TMR1GIF	 Cleared by software 	Set by hardware on falling edge of T1GVAL —●	Cleared by software

17.8 Register Definitions: Timer1 Control

REGISTER 17-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u	U-0	R/W-0/u			
TMR1CS<1:0>		T1CKP	T1CKPS<1:0>		T1SYNC	_	TMR10N			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	oit	U = Unimpler	nented bit, read	as '0'				
u = Bit is unc	hanged	x = Bit is unkn	own	-n/n = Value a	at POR and BOP	R/Value at all	other Resets			
'1' = Bit is set	t	'0' = Bit is clea	ared							
bit 7-6	TMR1CS<1	:0>: Timer1 Cloc	k Source Sele	ect bits						
		clock source is								
			clock source is T1CKI pin (on the rising edge)							
			clock source is system clock (Fosc) clock source is instruction clock (Fosc/4)							
bit 5-4		0>: Timer1 Inpu		,						
	11 = 1:8 Pre	•								
		10 = 1:4 Prescale value								
	01 = 1:2 Pre									
	00 = 1:1 Pre									
bit 3	Unimpleme	nted: Read as '	כ'							
bit 2	TISYNC: Ti	mer1 Synchroniz	zation Control	bit						
		synchronize asy								
	•	onize asynchrone		t with system c	lock (Fosc)					
bit 1	Unimplemented: Read as '0'									
bit 0	TMR1ON: T	ïmer1 On bit								
	1 = Enables		—	a. a						
	0 = Stops T	imer1 and clears	Ilmer1 gate	tlip-flop						

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	U-0	R/W-0/u			
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	_	T1GSS			
bit 7				•			bit			
Legend:										
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'						
u = Bit is unchanged '1' = Bit is set		x = Bit is unknown '0' = Bit is cleared		-n/n = Value at POR and BOR/Value at all other Resets						
				HC = Bit is cleared by hardware						
h:+ 7		mart Cata Fra	hla hit							
bit 7	TMR1GE: Timer1 Gate Enable bit									
	<u>If TMR1ON = 0</u> : This bit is ignored									
	If TMR1ON = 1:									
	1 = Timer1 counting is controlled by the Timer1 gate function									
hit 6	0 = Timer1 counts regardless of Timer1 gate function									
bit 6	T1GPOL: Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high)									
	1 = Timer 1 gate is active-low (Timer 1 counts when gate is low) 0 = Timer 1 gate is active-low (Timer 1 counts when gate is low)									
bit 5	T1GTM: Timer1 Gate Toggle Mode bit									
	1 = Timer1 Gate Toggle mode is enabled									
	0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared									
bit 4	Timer1 gate flip-flop toggles on every rising edge.									
DIL 4	T1GSPM: Timer1 Gate Single-Pulse Mode bit 1 = Timer1 gate Single-Pulse mode is enabled and is controlling Timer1 gate									
	 1 = Timer 1 gate Single-Pulse mode is enabled and is controlling Timer 1 gate 0 = Timer 1 gate Single-Pulse mode is disabled 									
bit 3	T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit									
	1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge									
	0 = Timer1 gate single-pulse acquisition has completed or has not been started									
bit 2	T1GVAL: Timer1 Gate Value Status bit									
	Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE).									
bit 1	Unimplemented: Read as '0'									
bit 0	T1GSS: Timer1 Gate Source Select bit									
	1 = Timer0 overflow output (T0_output)									
	0 = Timer1	gate pin (T1G)								

REGISTER 17-2: T1GCON: TIMER1 GATE CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	—		ANSA4	_	ANSA2	ANSA1	ANSA0	99
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PIE1	TMR1GIE	ADIE	_	_	_	_	TMR2IE	TMR1IE	65
PIR1	TMR1GIF	ADIF	_	_	_	_	TMR2IF	TMR1IF	68
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Count								
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Count								
TRISA	_	_	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	98
T1CON	TMR1CS<1:0>		T1CKPS<1:0>		_	T1SYNC	_	TMR10N	142
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	_	T1GSS0	143

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module. * Page provides register information.

Note 1: Unimplemented, read as '1'.

18.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2

See Figure 18-1 for a block diagram of Timer2.






FIGURE 18-2: TIMER2 TIMING DIAGRAM

	Rev. 10-00020A 7/30/2013
Prescale	1:4
	0x03
PR2 \	
TMR2 0x00 0x01 0x02	0x03 0x00 0x01 0x02
T2_match	Pulse Width ⁽¹⁾
Note 1: The Pulse Width of T2_match is equal to	o the scaled input of TMR2.

18.1 Timer2 Operation

The clock input to the Timer2 module is the system instruction clock (Fosc/4).

TMR2 increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, T2CKPS<1:0> of the T2CON register. The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/ postscaler (see Section 18.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, whereas the PR2 register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMR2 register
- · a write to the T2CON register
- · Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction

Note:	TMR2	is	not	cleared	when	T2CON	is
written.							

18.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (T2_match) provides the input for the 4-bit counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF of the PIR1 register. The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0>, of the T2CON register.


18.3 Timer2 Output

The output of TMR2 is T2_match. T2_match is available to the following peripherals:

- Configurable Logic Cell (CLC)
- Numerically Controlled Oscillator (NCO)
- Pulse Width Modulator (PWM)

The T2_match signal is synchronous with the system clock. Figure 18-3 shows two examples of the timing of the T2_match signal relative to Fosc and prescale value, T2CKPS<1:0>. The upper diagram illustrates 1:1 prescale timing and the lower diagram, 1:X prescale timing.

FIGURE 18-3: T2_MATCH TIMING DIAGRAM



18.4 Timer2 Operation During Sleep

Timer2 cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and PR2 registers will remain unchanged while the processor is in Sleep mode.

18.5 Register Definitions: Timer2 Control

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/	0 R/V	V-0/0	R/W-0/0		
		T2OU	TPS<3:0>		TMR20	N	T2CKP	S<1:0>		
oit 7					1			bit		
Legend:										
R = Readable I	oit	W = Writable	e bit	U = Unimple	emented bit,	read as '0'				
u = Bit is uncha	anged	x = Bit is unl	known	-n/n = Value	at POR and	d BOR/Valu	e at all o	other Resets		
1' = Bit is set		'0' = Bit is cl	eared							
bit 7	Unimpleme	nted: Read as	ʻ0'							
bit 6-3	T2OUTPS<	3:0>: Timer2 C	output Postscale	er Select bits						
	0000 = 1:1 I									
	0001 = 1:2 Postscaler									
	0010 = 1:3 Postscaler									
	0011 = 1:4 Postscaler									
	0100 = 1:5 Postscaler									
	0101 = 1:6 Postscaler									
	0110 = 1:7 Postscaler 0111 = 1:8 Postscaler									
	1000 = 1:9									
	1000 = 1:31									
	1010 = 1:10									
	1011 = 1:12									
	1100 = 1:13									
	1101 = 1:14									
	1110 = 1:15	Postscaler								
	1111 = 1:16	Postscaler								
bit 2	TMR2ON: T	ïmer2 On bit								
	1 = Timer2 is on									
	0 = Timer2									
bit 1-0	T2CKPS<1:	0>: Timer2 Clo	ock Prescale Se	lect bits						
	00 = Prescaler is 1									
	01 = Presca	ler is 4								
	10 = Presca	ler is 16								
	11 = Presca	ler is 64								
ABLE 18-1:	SUMMAR		STERS ASSO			2				
ADLL 10-1.	•••									

REGISTER 18-1: T2CON: TIMER2 CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PIE1	TMR1GIE	ADIE	_	_	-	_	TMR2IE	TMR1IE	65
PIR1	TMR1GIF	ADIF	_	_	-	_	TMR2IF	TMR1IF	68
PR2	PR2 Timer2 Module Period Register								145*
T2CON	- T20UTPS<3:0> TMR20N T2CKPS<1:0>							147	
TMR2	Holding Reg	ister for the 8	-bit TMR2 Co	unt					145*

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

Page provides register information.

19.0 PULSE-WIDTH MODULATION (PWM) MODULE

The PWM module generates a Pulse-Width Modulated signal determined by the duty cycle, period, and resolution that are configured by the following registers:

- PR2
- T2CON
- PWMxDCH
- PWMxDCL
- PWMxCON

Figure 19-1 shows a simplified block diagram of PWM operation.

For a step-by-step procedure on how to set up this module for PWM operation, refer to Section 19.1.9 "Setup for PWM Operation using PWMx Pins".




FIGURE 19-1: SIMPLIFIED PWM BLOCK DIAGRAM

19.1 PWMx Pin Configuration

All PWM outputs are multiplexed with the PORT data latch. The user must configure the pins as outputs by clearing the associated TRIS bits.

Note:	Clearing the PWMxOE bit will relinquish
	control of the PWMx pin.

19.1.1 FUNDAMENTAL OPERATION

The PWM module produces a 10-bit resolution output. Timer2 and PR2 set the period of the PWM. The PWMxDCL and PWMxDCH registers configure the duty cycle. The period is common to all PWM modules, whereas the duty cycle is independently controlled.

Note:	The Timer2 postscaler is not used in the
	determination of the PWM frequency. The
	postscaler could be used to have a servo
	update rate at a different frequency than
	the PWM output.

All PWM outputs associated with Timer2 are set when TMR2 is cleared. Each PWMx is cleared when TMR2 is equal to the value specified in the corresponding PWMxDCH (8 MSb) and PWMxDCL<7:6> (2 LSb) registers. When the value is greater than or equal to PR2, the PWM output is never cleared (100% duty cycle).

Note:	The PWMxDCH and PWMxDCL registers								
	are double buffered. The buffers are								
	updated when Timer2 matches PR2. Care								
	should be taken to update both registers								
	before the timer match occurs.								

19.1.2 PWM OUTPUT POLARITY

The output polarity is inverted by setting the PWMxPOL bit of the PWMxCON register.

19.1.3 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 19-1.

EQUATION 19-1: PWM PERIOD

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$ (TMR2 Prescale Value)

Note: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The PWM output is active. (Exception: When the PWM duty cycle = 0%, the PWM output will remain inactive.)
- The PWMxDCH and PWMxDCL register values are latched into the buffers.

Note:	The Timer2 postscaler has no effect on
	the PWM operation.

19.1.4 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to the PWMxDCH and PWMxDCL register pair. The PWMxDCH register contains the eight MSbs and the PWMxDCL<7:6>, the two LSbs. The PWMxDCH and PWMxDCL registers can be written to at any time.

Equation 19-2 is used to calculate the PWM pulse width.

Equation 19-3 is used to calculate the PWM duty cycle ratio.

EQUATION 19-2: PULSE WIDTH

 $Pulse Width = (PWMxDCH:PWMxDCL<7:6>) \bullet$

TOSC • (TMR2 Prescale Value)

Note: Tosc = 1/Fosc


EQUATION 19-3: DUTY CYCLE RATIO

$$Duty Cycle Ratio = \frac{(PWMxDCH:PWMxDCL<7:6>)}{4(PR2+1)}$$

The 8-bit timer TMR2 register is concatenated with the two Least Significant bits of 1/Fosc, adjusted by the Timer2 prescaler to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

Figure 19-2 shows a waveform of the PWM signal when the duty cycle is set for the smallest possible pulse.

FIGURE 19-2: PWM OUTPUT



19.1.5 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 19-4.

EQUATION 19-4: PWM RESOLUTION

Resolution =
$$\frac{\log[4(PR2 + I)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 19-1:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)
-------------	---

PWM Frequency	0.31 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	64	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

TABLE 19-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	0.31 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	64	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

19.1.6 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the PWMx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

19.1.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency (Fosc). Any changes in the system clock frequency will result in changes to the PWM frequency. Refer to for additional details.

19.1.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the PWM registers to their Reset states.

19.1.9 SETUP FOR PWM OPERATION USING PWMx PINS

The following steps should be taken when configuring the module for PWM operation using the PWMx pins:

- 1. Disable the PWMx pin output driver(s) by setting the associated TRIS bit(s).
- 2. Clear the PWMxCON register.
- 3. Load the PR2 register with the PWM period value.
- 4. Clear the PWMxDCH register and bits <7:6> of the PWMxDCL register.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR1 register. See note below.
 - Configure the T2CKPS bits of the T2CON register with the Timer2 prescale value.
 - Enable Timer2 by setting the TMR2ON bit of the T2CON register.
- 6. Enable PWM output pin and wait until Timer2 overflows, TMR2IF bit of the PIR1 register is set. See note below.
- 7. Enable the PWMx pin output driver(s) by clearing the associated TRIS bit(s) and setting the PWMxOE bit of the PWMxCON register.
- 8. Configure the PWM module by loading the PWMxCON register with the appropriate values.
 - Note 1: In order to send a complete duty cycle and period on the first PWM output, the above steps must be followed in the order given. If it is not critical to start with a complete PWM signal, then move Step 8 to replace Step 4.
 - 2: For operation with other peripherals only, disable PWMx pin outputs.

19.2 Register Definitions: PWM Control

REGISTER 19-1: PWMxCON: PWM CONTROL REGISTER

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	U-0	U-0	U-0	U-0
PWMxEN	PWMxOE	PWMxOUT	PWMxPOL	—	_	—	
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	PWMxEN: P	WM Module En	able bit				
	1 = PWM mo	odule is enable	d				
	0 = PWM mo	odule is disable	d				
bit 6	PWMxOE: P	WM Module Ou	utput Enable bi	t			
	•	PWMx pin is e					
	0 = Output to	PWMx pin is o	disabled				
bit 5	PWMxOUT:	PWM Module C	Output Value bi	t			
bit 4	PWMxPOL:	PWMx Output I	Polarity Select	bit			
		tput is active-lo					
	0 = PWM ou	tput is active-h	igh				
bit 3-0	Unimplemen	ted: Read as '	0'				

REGISTER 19-2: PWMxDCH: PWM DUTY CYCLE HIGH BITS

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			PWMxD)CH<7:0>			
bit 7							bit 0
Legend:							
R = Readable bi	it	W = Writable bit		U = Unimpleme	ented bit, read as	'0'	
u = Bit is unchar	nged	x = Bit is unknov	vn	-n/n = Value at	POR and BOR/V	alue at all other Re	esets
'1' = Bit is set		'0' = Bit is cleare	d				

bit 7-0

PWMxDCH<7:0>: PWM Duty Cycle Most Significant bits

These bits are the MSbs of the PWM duty cycle. The two LSbs are found in the PWMxDCL register.

REGISTER 19-3: PWMxDCL: PWM DUTY CYCLE LOW BITS

R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0	U-0	U-0
PWMxD0	CL<7:6>	—	—	_	_	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 **PWMxDCL<7:6>:** PWM Duty Cycle Least Significant bits These bits are the LSbs of the PWM duty cycle. The MSbs are found in the PWMxDCH register.

bit 5-0 Unimplemented: Read as '0'

TABLE 19-3: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PR2			1	Timer2 module F	Period Register				145*
PWM1CON	PWM1EN	PWM10E	PWM10UT	PWM1POL	_	_	_	_	152
PWM1DCH	PWM1DCH<7:0>								
PWM1DCL	PWM1D	PWM1DCL<7:6>				_	153		
PWM2CON	PWM2EN	PWM2OE	PWM2OUT	PWM2POL	_	_	—	_	152
PWM2DCH			•	PWM2D0	CH<7:0>				153
PWM2DCL	PWM2D	CL<7:6>	—	_	_	_	_	_	153
PWM3CON	PWM3EN	PWM30E	PWM3OUT	PWM3POL	_	-	_	_	152
PWM3DCH			•	PWM3D0	CH<7:0>		•	•	153
PWM3DCL	PWM3D	CL<7:6>	—	_	_	_	_	_	153
PWM4CON	PWM4EN	PWM40E	PWM4OUT	PWM4POL	_	-	_	_	152
PWM4DCH			•	PWM4D0	CH<7:0>		•	•	153
PWM4DCL	PWM4D	CL<7:6>	—	_	_	_	_	_	153
T2CON	_	- T2OUTPS<3:0> TMR2ON T2CKPS<1:0>						147	
TMR2	Timer2 module Register							145*	
TRISA	_	_	TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	98
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	106

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the PWM.

* Page provides register information.

Note 1: Unimplemented, read as '1'.

20.0 CONFIGURABLE LOGIC CELL (CLC)

The Configurable Logic Cell (CLCx) provides programmable logic that operates outside the speed limitations of software execution. The logic cell takes up to 16 input signals, and through the use of configurable gates, reduces the 16 inputs to four logic lines that drive one of eight selectable single-output logic functions.

Input sources are a combination of the following:

- · I/O pins
- Internal clocks
- · Peripherals
- · Register bits


The output can be directed internally to peripherals and to an output pin.

Refer to Figure 20-1 for a simplified diagram showing signal flow through the CLCx.

Possible configurations include:

- Combinatorial Logic
 - AND
 - NAND
 - AND-OR
 - AND-OR-INVERT
 - OR-XOR
 - OR-XNOR
- Latches
 - S-R
 - Clocked D with Set and Reset
 - Transparent D with Set and Reset
 - Clocked J-K with Reset





20.1 CLCx Setup

Programming the CLCx module is performed by configuring the four stages in the logic signal flow. The four stages are:

- Data selection
- Data gating
- Logic function selection
- Output polarity

Each stage is setup at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

20.1.1 DATA SELECTION

There are 16 signals available as inputs to the configurable logic. Four 8-input multiplexers are used to select the inputs to pass on to the next stage. The 16 inputs to the multiplexers are arranged in groups of four. Each group is available to two of the four multiplexers, in each case, paired with a different group. This arrangement makes possible selection of up to two from a group without precluding a selection from another group.

Data selection is through four multiplexers as indicated on the left side of Figure 20-2. Data inputs in the figure are identified by a generic numbered input name.

Table 20-1 correlates the generic input name to the actual signal for each CLC module. The columns labeled lcxd1 through lcxd4 indicate the MUX output for the selected data input. D1S through D4S are abbreviations for the MUX select input codes: LCxD1S<2:0> through LCxD4S<2:0>, respectively. Selecting a data input in a column excludes all other inputs in that column.

Data inputs are selected with CLCxSEL0 and CLCxSEL1 registers (Register 20-3 and Register 20-5, respectively).

Note: Data selections are undefined at power-up.

Data Input	lcxd1 D1S	lcxd2 D2S	lcxd3 D3S	lcxd4 D4S	CLC 1	CLC 2				
LCx_in[0]	000	_	_	100	CLC1IN0	CLC2IN0				
LCx_in[1]	001	_	_	101	CLC1IN1	CLC2IN1				
LCx_in[2]	010	_	_	110	Reserved	Reserved				
LCx_in[3]	011	_	_	111	Reserved	Reserved				
LCx_in[4]	100	000	_	—	Fosc	Fosc				
LCx_in[5]	101	001	_	—	T0_overflow	T0_overflow				
LCx_in[6]	110	010	_	—	T1_overflow	T1_overflow				
LCx_in[7]	111	011	_	—	T2_match	T2_match				
LCx_in[8]	—	100	000	—	LC1_out	LC1_out				
LCx_in[9]	—	101	001	—	LC2_out	LC2_out				
LCx_in[10]	—	110	010	—	Reserved	Reserved				
LCx_in[11]	—	111	011	—	Reserved	Reserved				
LCx_in[12]	—	_	100	000	NCO1_out	LFINTOSC				
LCx_in[13]	_	_	101	001	HFINTOSC	FRC				
LCx_in[14]	_	_	110	010	PWM3_out	PWM1_out				
LCx_in[15]	_	_	111	011	PWM4_out	PWM2_out				

TABLE 20-1: CLCx DATA INPUT SELECTION

20.1.2 DATA GATING

Outputs from the input multiplexers are directed to the desired logic function input through the data gating stage. Each data gate can direct any combination of the four selected inputs.

Note: Data gating is undefined at power-up.

The gate stage is more than just signal direction. The gate can be configured to direct each input signal as inverted or non-inverted data. Directed signals are ANDed together in each gate. The output of each gate can be inverted before going on to the logic function stage.

The gating is in essence a 1-to-4 input AND/NAND/OR/NOR gate. When every input is inverted and the output is inverted, the gate is an OR of all enabled data inputs. When the inputs and output are not inverted, the gate is an AND or all enabled inputs.

Table 20-2 summarizes the basic logic that can be obtained in gate 1 by using the gate logic select bits. The table shows the logic of four input variables, but each gate can be configured to use less than four. If no inputs are selected, the output will be zero or one, depending on the gate output polarity bit.

TABLE 20-2: DA	A GATING LOGIC
----------------	----------------

CLCxGLS0	LCxG1POL	Gate Logic	
0x55	1	AND	
0x55	0	NAND	
0xAA	1	NOR	
0xAA	0	OR	
0x00	0	Logic 0	
0x00	1	Logic 1	

It is possible (but not recommended) to select both the true and negated values of an input. When this is done, the gate output is zero, regardless of the other inputs, but may emit logic glitches (transient-induced pulses). If the output of the channel must be zero or one, the recommended method is to set all gate bits to zero and use the gate polarity bit to set the desired level.

Data gating is configured with the logic gate select registers as follows:

- Gate 1: CLCxGLS0 (Register 20-5)
- Gate 2: CLCxGLS1 (Register 20-6)
- Gate 3: CLCxGLS2 (Register 20-7)
- Gate 4: CLCxGLS3 (Register 20-8)

Register number suffixes are different than the gate numbers because other variations of this module have multiple gate selections in the same register. Data gating is indicated in the right side of Figure 20-2. Only one gate is shown in detail. The remaining three gates are configured identically with the exception that the data enables correspond to the enables for that gate.

20.1.3 LOGIC FUNCTION

There are eight available logic functions including:

- AND-OR
- OR-XOR
- AND
- S-R Latch
- D Flip-Flop with Set and Reset
- D Flip-Flop with Reset
- J-K Flip-Flop with Reset
- Transparent Latch with Set and Reset

Logic functions are shown in Figure 20-3. Each logic function has four inputs and one output. The four inputs are the four data gate outputs of the previous stage. The output is fed to the inversion stage and from there to other peripherals, an output pin, and back to the CLCx itself.

20.1.4 OUTPUT POLARITY

The last stage in the configurable logic cell is the output polarity. Setting the LCxPOL bit of the CLCxCON register inverts the output signal from the logic stage. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

20.1.5 CLCx SETUP STEPS

The following steps should be followed when setting up the CLCx:

- Disable CLCx by clearing the LCxEN bit.
- Select desired inputs using CLCxSEL0 and CLCxSEL1 registers (See Table 20-3).
- Clear any associated ANSEL bits.
- Set all TRIS bits associated with inputs.
- · Clear all TRIS bits associated with outputs.
- Enable the chosen inputs through the four gates using CLCxGLS0, CLCxGLS1, CLCxGLS2, and CLCxGLS3 registers.
- Select the gate output polarities with the LCxPOLy bits of the CLCxPOL register.
- Select the desired logic function with the LCxMODE<2:0> bits of the CLCxCON register.
- Select the desired polarity of the logic output with the LCxPOL bit of the CLCxPOL register. (This step may be combined with the previous gate output polarity step).
- If driving a device, set the LCxOE bit in the CLCxCON register and also clear the TRIS bit corresponding to that output.
- If interrupts are desired, configure the following bits:
 - Set the LCxINTP bit in the CLCxCON register for rising event.
 - Set the LCxINTN bit in the CLCxCON register or falling event.
 - Set the CLCxIE bit of the associated PIE registers.
 - Set the GIE and PEIE bits of the INTCON register.
- Enable the CLCx by setting the LCxEN bit of the CLCxCON register.

20.2 CLCx Interrupts

An interrupt will be generated upon a change in the output value of the CLCx when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in each CLC for this purpose.

The CLCxIF bit of the associated PIR registers will be set when either edge detector is triggered and its associated enable bit is set. The LCxINTP enables rising edge interrupts and the LCxINTN bit enables falling edge interrupts. Both are located in the CLCxCON register.

To fully enable the interrupt, set the following bits:

- LCxON bit of the CLCxCON register
- · CLCxIE bit of the associated PIE registers
- LCxINTP bit of the CLCxCON register (for a rising edge detection)
- LCxINTN bit of the CLCxCON register (for a falling edge detection)
- PEIE and GIE bits of the INTCON register

The CLCxIF bit of the associated PIR registers, must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

20.3 Output Mirror Copies

Mirror copies of all LCxCON output bits are contained in the CLCxDATA register. Reading this register reads the outputs of all CLCs simultaneously. This prevents any reading skew introduced by testing or reading the CLCxOUT bits in the individual CLCxCON registers.

20.4 Effects of a Reset

The CLCxCON register is cleared to zero as the result of a Reset. All other selection and gating values remain unchanged.

20.5 Operation During Sleep


The CLC module operates independently from the system clock and will continue to run during Sleep, provided that the input sources selected remain active.

The HFINTOSC remains active during Sleep when the CLC module is enabled and the HFINTOSC is selected as an input source, regardless of the system clock source selected.


In other words, if the HFINTOSC is simultaneously selected as the system clock and as a CLC input source, when the CLC is enabled, the CPU will go idle during Sleep, but the CLC will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

PIC16(L)F1507







PIC16(L)F1507

20.6 Register Definitions: CLC Control

REGISTER 20-1: CLCxCON: CONFIGURABLE LOGIC CELL CONTROL REGISTER

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
LCxEN	LCxOE	LCxOUT	LCxINTP	LCxINTN	L	.CxMODE<2:0>	>			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets			
'1' = Bit is set '0' = Bit is cleared										
bit 7	LCxEN: Cont	figurable Logic	Cell Enable bi	it						
	1 = Configura	able logic cell i able logic cell i	s enabled and	mixing input s						
bit 6	LCxOE: Cont	figurable Logic	Cell Output E	nable bit						
		able logic cell p								
	-	able logic cell p								
bit 5 LCxOUT: Configurable Logic Cell Data Output bit										
	•	•		· · ·	d from lcx_out w					
bit 4	LCxINTP: Configurable Logic Cell Positive Edge Going Interrupt Enable bit 1 = CLCxIF will be set when a rising edge occurs on lcx out									
		will be set wher will not be set	n a rising edge	e occurs on Icx	_out					
bit 3	LCxINTN: Configurable Logic Cell Negative Edge Going Interrupt Enable bit									
	1 = CLCxIF will be set when a falling edge occurs on lcx_out									
		will not be set								
bit 2-0	LCxMODE<2:0>: Configurable Logic Cell Functional Mode bits									
		1-input transpo		h S and R						
	110 = Cell is J-K flip-flop with R									
	101 = Cell is 2-input D flip-flop with R 100 = Cell is 1-input D flip-flop with S and R									
	011 = Cell is	•								
	010 = Cell is	•								
	001 = Cell is 000 = Cell is									
		AND-UK								

R/W-0/0	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
LCxPOL	—	—	_	LCxG4POL	LCxG3POL	LCxG2POL	LCxG1POL		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
u = Bit is unch	nanged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7	LCxPOL: LCO	OUT Polarity C	ontrol bit						
	•	1 = The output of the logic cell is inverted							
		ut of the logic c		rted					
bit 6-4	Unimplemen	ted: Read as '	כ'						
bit 3		Gate 4 Output I	,						
	 1 = The output of gate 4 is inverted when applied to the logic cell 0 = The output of gate 4 is not inverted 								
hit O	-	-		al hit					
bit 2		Gate 3 Output I ut of gate 3 is ii	•						
	•	ut of gate 3 is in		applied to the	logic cell				
bit 1		Gate 2 Output I		ol bit					
	1 = The outp	ut of gate 2 is i	nverted when	applied to the	logic cell				
	0 = The outp	ut of gate 2 is r	not inverted						
bit 0	LCxG1POL:	Gate 1 Output I	Polarity Contr	ol bit					
		ut of gate 1 is i		applied to the	logic cell				
	0 = The outp	ut of gate 1 is r	not inverted						

REGISTER 20-2: CLCxPOL: SIGNAL POLARITY CONTROL REGISTER

— bit 7		LCxD2S<2:0>(1)									
bit 7				—		LCxD1S<2:0> ⁽¹⁾)				
					-		bit 0				
Legend:											
R = Readat	ole bit	W = Writable k	bit	U = Unimple	mented bit, rea	d as '0'					
u = Bit is ur	nchanged	x = Bit is unkn	own	-n/n = Value	at POR and BC	OR/Value at all o	ther Resets				
'1' = Bit is s	et	'0' = Bit is clea	ired								
bit 7	Unimplem	ented: Read as '0)'								
bit 6-4	LCxD2S<2	:0>: Input Data 2	Selection Co	ontrol bits ⁽¹⁾							
	111 = LCx	111 = LCx_in[11] is selected for lcxd2									
	110 = LCx	110 = LCx_in[10] is selected for lcxd2									
		101 = LCx_in[9] is selected for lcxd2									
		100 = LCx_in[8] is selected for lcxd2									
		011 = LCx_in[7] is selected for lcxd2									
		010 = LCx_in[6] is selected for lcxd2									
		001 = LCx_in[5] is selected for lcxd2									
L:1 0		_in[4] is selected									
bit 3	•	ented: Read as '0		(4)							
bit 2-0	LCxD1S<2	:0>: Input Data 1	Selection Co	ontrol bits ⁽¹⁾							
		_in[7] is selected									
		_in[6] is selected									
		101 = LCx_in[5] is selected for lcxd1									
		_in[4] is selected									
		_in[3] is selected									
		_in[2] is selected i									
		_in[1] is selected in[0] is selected :									

REGISTER 20-3: CLCxSEL0: MULTIPLEXER DATA 1 AND 2 SELECT REGISTER

Note 1: See Table 20-1 for signal names associated with inputs.

U-0	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u				
_		LCxD4S<2:0> ⁽¹⁾		—	l	_CxD3S<2:0> ⁽¹⁾					
bit 7							bit 0				
Legend:											
R = Readal	ole bit	W = Writable t	bit	U = Unimplemented bit, read as '0'							
u = Bit is ur	nchanged	x = Bit is unkn	own	-n/n = Value	at POR and BC	R/Value at all ot	her Resets				
'1' = Bit is s	et	'0' = Bit is clea	red								
bit 7	Unimpleme	ented: Read as '0	,								
bit 6-4	LCxD4S<2	:0>: Input Data 4	Selection Co	ontrol bits ⁽¹⁾							
	111 = LCx	111 = LCx_in[3] is selected for lcxd4									
	110 = LCx	110 = LCx_in[2] is selected for lcxd4									
	-	101 = LCx_in[1] is selected for lcxd4									
		100 = LCx_in[0] is selected for lcxd4									
		011 = LCx_in[15] is selected for lcxd4									
	-	$010 = LCx_in[14]$ is selected for lcxd4									
		001 = LCx_in[13] is selected for lcxd4 000 = LCx in[12] is selected for lcxd4									
bit 3	-	nted: Read as '0									
bit 2-0	-			ntral hita(1)							
DIL 2-0		:0>: Input Data 3									
	-	_in[15] is selected									
		 LCx_in[14] is selected for lcxd3 LCx_in[13] is selected for lcxd3 									
		_in[13] is selected _in[12] is selected									
		in[11] is selected									
	-	in[10] is selected									
	-	_in[9] is selected i									
		in[8] is selected i									

REGISTER 20-4: CLCxSEL1: MULTIPLEXER DATA 3 AND 4 SELECT REGISTER

Note 1: See Table 20-1 for signal names associated with inputs.

bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Rese '1' = Bit is set '0' = Bit is cleared bit 7 LCxG1D4T: Gate 1 Data 4 True (non-inverted) bit 1 = lcxd4T is gated into lcxg1 0 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is gated into lcxg1 0 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcx	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Reservers '1' = Bit is set '0' = Bit is cleared bit 7 LCxG1D4T: Gate 1 Data 4 True (non-inverted) bit 1 = lcxd4T is gated into lcxg1 0 = lcxd4T is not gated into lcxg1 0 = lcxd4T is not gated into lcxg1 0 = lcxd4T is not gated into lcxg1 0 = lcxd4T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not g	LCxG1D4T	LCxG1D4N	LCxG1D3T	LCxG1D3N	LCxG1D2T	LCxG1D2N	LCxG1D1T	LCxG1D1N		
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Rese '1' = Bit is set '0' = Bit is cleared bit 7 LCxG1D4T: Gate 1 Data 4 True (non-inverted) bit 1 = lcxd4T is gated into lcxg1 0 = lcxd4T is not gated into lcxg1 0 = lcxd4T is gated into lcxg1 0 = lcxd4N is not gated into lcxg1 0 = lcxd4N is gated into lcxg1 0 = lcxd4N is gated into lcxg1 0 = lcxd3T is gated into lcxg1 0 = lcxd3T is gated into lcxg1 bit 5 LCxG1D3T: Gate 1 Data 3 True (non-inverted) bit 1 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is gated into lcxg1 0 = lcxd3N is not gated into lcxg1 0 = lcxd3N is not gated into lcxg1 0 = lcxd3N is not gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not g	bit 7							bit		
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Rese '1' = Bit is set '0' = Bit is cleared bit 7 LCxG1D4T: Gate 1 Data 4 True (non-inverted) bit 1 = lcxd4T is gated into lcxg1 0 = lcxd4T is not gated into lcxg1 0 = lcxd4T is gated into lcxg1 0 = lcxd4N is not gated into lcxg1 0 = lcxd4N is gated into lcxg1 0 = lcxd4N is not gated into lcxg1 0 = lcxd3T is gated into lcxg1 0 = lcxd3T is gated into lcxg1 bit 5 LCxG1D3T: Gate 1 Data 3 True (non-inverted) bit 1 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T	Legend:									
'1' = Bit is set '0' = Bit is cleared bit 7 LCxG1D4T: Gate 1 Data 4 True (non-inverted) bit 1 = lcxd4T is gated into lcxg1 0 = lcxd4T is not gated into lcxg1 0 = lcxd4T is not gated into lcxg1 0 = lcxd4N is gated into lcxg1 0 = lcxd4N is gated into lcxg1 0 = lcxd4N is not gated into lcxg1 0 = lcxd4N is gated into lcxg1 0 = lcxd4N is not gated into lcxg1 0 = lcxd4N is not gated into lcxg1 0 = lcxd3T is gated into lcxg1 0 = lcxd3T is gated into lcxg1 0 = lcxd3T is gated into lcxg1 0 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd3N is not gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is og tated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is	•	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
bit 7 LCxG1D4T: Gate 1 Data 4 True (non-inverted) bit 1 = lcxd4T is gated into lcxg1 0 = lcxd4T is not gated into lcxg1 bit 6 LCxG1D4N: Gate 1 Data 4 Negated (inverted) bit 1 = lcxd4N is gated into lcxg1 0 = lcxd4N is not gated into lcxg1 bit 5 LCxG1D3T: Gate 1 Data 3 True (non-inverted) bit 1 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 bit 4 LCxG1D3N: Gate 1 Data 3 Negated (inverted) bit 1 = lcxd3N is gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd3N is not gated into lcxg1 bit 3 LCxG1D2T: Gate 1 Data 2 True (non-inverted) bit 1 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 bit 2 LCxG1D2N: Gate 1 Data 2 Negated (inverted) bit 1 = lcxd2N: Gate 1 Data 2 Negated (inverted) bit 1 = lcxd2N is not gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd1T is gated into lcxg1 0 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 0 = lcxd1	u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets					
1 = lcxd4T is gated into lcxg1 0 = lcxd4T is not gated into lcxg1 bit 6 LCxG1D4N: Gate 1 Data 4 Negated (inverted) bit 1 = lcxd4N is gated into lcxg1 0 = lcxd4N is not gated into lcxg1 bit 5 LCxG1D3T: Gate 1 Data 3 True (non-inverted) bit 1 = lcxd3T is gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2N is not gated into lcxg1<	'1' = Bit is set	-	'0' = Bit is cle	ared						
1 = lcxd4T is gated into lcxg1 0 = lcxd4T is not gated into lcxg1 bit 6 LCxG1D4N: Gate 1 Data 4 Negated (inverted) bit 1 = lcxd4N is gated into lcxg1 0 = lcxd4N is not gated into lcxg1 bit 5 LCxG1D3T: Gate 1 Data 3 True (non-inverted) bit 1 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 bit 4 LCxG1D3N: Gate 1 Data 3 Negated (inverted) bit 1 = lcxd3N is gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd1T is gated into lcxg1	L:1 7			F						
0 = lcxd4T is not gated into lcxg1 bit 6 LCxG1D4N: Gate 1 Data 4 Negated (inverted) bit 1 = lcxd4N is gated into lcxg1 0 = lcxd4N is not gated into lcxg1 bit 5 LCxG1D3T: Gate 1 Data 3 True (non-inverted) bit 1 = lcxd3T is gated into lcxg1 0 = lcxd3T is ont gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3T is not gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd3N is not gated into lcxg1 0 = lcxd3N is not gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2N is gated into lcxg1 0 = lcxd2N is gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1	DIT /				rted) bit					
bit 6 LCxG1D4N: Gate 1 Data 4 Negated (inverted) bit 1 = lcxd4N is gated into lcxg1 0 = lcxd4N is not gated into lcxg1 bit 5 LCxG1D3T: Gate 1 Data 3 True (non-inverted) bit 1 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 bit 4 LCxG1D3N: Gate 1 Data 3 Negated (inverted) bit 1 = lcxd3T is not gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd3N is not gated into lcxg1 0 = lcxd3N is not gated into lcxg1 bit 3 LCxG1D2T: Gate 1 Data 2 True (non-inverted) bit 1 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd1T is gated into lcxg1 0 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1										
1 = lcxd4N is gated into lcxg1 0 = lcxd4N is not gated into lcxg1 bit 5 LCxG1D3T: Gate 1 Data 3 True (non-inverted) bit 1 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 bit 4 LCxG1D3N: Gate 1 Data 3 Negated (inverted) bit 1 = lcxd3N is gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd3N is not gated into lcxg1 0 = lcxd2T Gate 1 Data 2 True (non-inverted) bit 1 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1	bit 6		•	•	rted) bit					
0 = lcxd4N is not gated into lcxg1 bit 5 LCxG1D3T: Gate 1 Data 3 True (non-inverted) bit 1 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 bit 4 LCxG1D3N: Gate 1 Data 3 Negated (inverted) bit 1 = lcxd3N is gated into lcxg1 0 = lcxd3N is gated into lcxg1 0 = lcxd3N is not gated into lcxg1 0 = lcxd3N is not gated into lcxg1 0 = lcxd2T: Gate 1 Data 2 True (non-inverted) bit 1 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd1T: Gate 1 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg1 0 = lcxd1T is not				•						
1 = lcxd3T is gated into lcxg1 0 = lcxd3T is not gated into lcxg1 bit 4 LCxG1D3N: Gate 1 Data 3 Negated (inverted) bit 1 = lcxd3N is gated into lcxg1 0 = lcxd3N is not gated into lcxg1 0 = lcxd3N is not gated into lcxg1 bit 3 LCxG1D2T: Gate 1 Data 2 True (non-inverted) bit 1 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 bit 2 LCxG1D2N: Gate 1 Data 2 Negated (inverted) bit 1 = lcxd2N is gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 bit 1 LCxG1D1T: Gate 1 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit			•	•						
0 = lcxd3T is not gated into lcxg1 bit 4 LCxG1D3N: Gate 1 Data 3 Negated (inverted) bit 1 = lcxd3N is gated into lcxg1 0 = lcxd3N is not gated into lcxg1 bit 3 LCxG1D2T: Gate 1 Data 2 True (non-inverted) bit 1 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 0 = lcxd2T is not gated into lcxg1 bit 2 LCxG1D2N: Gate 1 Data 2 Negated (inverted) bit 1 = lcxd2N is gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit	bit 5	LCxG1D3T:	Gate 1 Data 3 1	Frue (non-inve	rted) bit					
bit 4 LCxG1D3N: Gate 1 Data 3 Negated (inverted) bit 1 = lcxd3N is gated into lcxg1 0 = lcxd3N is not gated into lcxg1 bit 3 LCxG1D2T: Gate 1 Data 2 True (non-inverted) bit 1 = lcxd2T is gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd1T is gated into lcxg1 0 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 0 = lcxd1T is not gated into lcxg1 0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit			0 0							
1 = lcxd3N is gated into lcxg1 0 = lcxd3N is not gated into lcxg1 bit 3 LCxG1D2T: Gate 1 Data 2 True (non-inverted) bit 1 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 bit 2 LCxG1D2N: Gate 1 Data 2 Negated (inverted) bit 1 = lcxd2N is gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 bit 1 LCxG1D1T: Gate 1 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit			•	•						
0 = lcxd3N is not gated into lcxg1 bit 3 LCxG1D2T: Gate 1 Data 2 True (non-inverted) bit 1 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 bit 2 LCxG1D2N: Gate 1 Data 2 Negated (inverted) bit 1 = lcxd2N is gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 bit 1 LCxG1D1T: Gate 1 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit	bit 4			•	rted) bit					
bit 3 LCxG1D2T: Gate 1 Data 2 True (non-inverted) bit 1 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 bit 2 LCxG1D2N: Gate 1 Data 2 Negated (inverted) bit 1 = lcxd2N is gated into lcxg1 0 = lcxd2N is not gated into lcxg1 0 = lcxd2N is not gated into lcxg1 bit 1 LCxG1D1T: Gate 1 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit										
1 = lcxd2T is gated into lcxg1 0 = lcxd2T is not gated into lcxg1 bit 2 LCxG1D2N: Gate 1 Data 2 Negated (inverted) bit 1 = lcxd2N is gated into lcxg1 0 = lcxd2N is not gated into lcxg1 bit 1 LCxG1D1T: Gate 1 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit	hit 2		•	•	rtad) bit					
0 = lcxd2T is not gated into lcxg1 bit 2 LCxG1D2N: Gate 1 Data 2 Negated (inverted) bit 1 = lcxd2N is gated into lcxg1 0 = lcxd2N is not gated into lcxg1 bit 1 LCxG1D1T: Gate 1 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit	DIL 3									
bit 2 LCxG1D2N: Gate 1 Data 2 Negated (inverted) bit 1 = lcxd2N is gated into lcxg1 0 = lcxd2N is not gated into lcxg1 bit 1 LCxG1D1T: Gate 1 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit										
1 = lcxd2N is gated into lcxg1 0 = lcxd2N is not gated into lcxg1 bit 1 LCxG1D1T: Gate 1 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit	bit 2		•	•	rted) bit					
bit 1 LCxG1D1T: Gate 1 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit					,					
1 = lcxd1T is gated into lcxg1 0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit		0 = Icxd2N is	not gated into	lcxg1						
0 = lcxd1T is not gated into lcxg1 bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit	bit 1	LCxG1D1T: 0	Gate 1 Data 1 7	Frue (non-inve	rted) bit					
bit 0 LCxG1D1N: Gate 1 Data 1 Negated (inverted) bit										
• • • •			•	•						
	bit 0			•	rted) bit					
1 = Icxd1N is gated into Icxg1 0 = Icxd1N is not gated into Icxg1										
0 = 1000 IN is not gated into 1000		0 = 1000 mm	not gated into	icxgi						

REGISTER 20-5: CLCxGLS0: GATE 1 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG2D4T	LCxG2D4N	LCxG2D3T	LCxG2D3N	LCxG2D2T	LCxG2D2N	LCxG2D1T	LCxG2D1N
bit 7							bit 0
Legend:							
R = Readable		W = Writable		•	mented bit, read		
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all c					other Resets		
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7		Gate 2 Data 4 1 gated into Icxo	•	rted) bit			
		not gated into					
bit 6		Gate 2 Data 4 I	•	ted) bit			
		s gated into lcxo not gated into					
bit 5	LCxG2D3T: Gate 2 Data 3 True (non-inverted) bit						
		gated into lcxg not gated into					
bit 4	LCxG2D3N:	Gate 2 Data 3 I	Negated (inver	rted) bit			
		s gated into lcxg not gated into					
bit 3	LCxG2D2T: (Gate 2 Data 2 T	rue (non-invei	rted) bit			
		gated into lcxg not gated into					
bit 2	LCxG2D2N:	Gate 2 Data 2 I	Negated (inver	ted) bit			
		s gated into lcxg not gated into					
bit 1	LCxG2D1T: (Gate 2 Data 1 T	rue (non-invei	rted) bit			
		gated into lcxg not gated into					
bit 0	LCxG2D1N:	Gate 2 Data 1 I	Negated (inver	ted) bit			
		s gated into lcx not gated into					

REGISTER 20-6: CLCxGLS1: GATE 2 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
LCxG3D4T	LCxG3D4N	LCxG3D3T	LCxG3D3N	LCxG3D2T	LCxG3D2N	LCxG3D1T	LCxG3D1N		
bit 7			•				bit		
• • • •									
Legend: R = Readable I	ait	W = Writable	hit	II – Unimplor	nented bit, read	L ac. 'O'			
				•			thar Depote		
u = Bit is uncha	angeo	x = Bit is unkr		-n/n = value a	at POR and BO	R/value at all c	iner Resets		
'1' = Bit is set		'0' = Bit is cle	ared						
bit 7	LCxG3D4T:	Gate 3 Data 4 1	Frue (non-invei	rted) bit					
		gated into lcxo		,					
	0 = Icxd4T is	not gated into	lcxg3						
bit 6	LCxG3D4N:	Gate 3 Data 4	Negated (inver	rted) bit					
	1 = Icxd4N is	gated into Icx	g3						
0 = Icxd4N is not gated into Icxg3									
bit 5	LCxG3D3T: 0	Gate 3 Data 3 1	Frue (non-invei	rted) bit					
		gated into lcxg3							
	0 = Icxd3T is	not gated into	lcxg3						
bit 4		Gate 3 Data 3	•	rted) bit					
		gated into Icx							
		not gated into	•						
bit 3		Gate 3 Data 2 1		rted) bit					
		T is gated into lcxg3							
		not gated into	•						
bit 2		Gate 3 Data 2	•	rted) bit					
		 1 = Icxd2N is gated into Icxg3 0 = Icxd2N is not gated into Icxg3 							
bit 1		•	•	rtad) bit					
		LCxG3D1T: Gate 3 Data 1 True (non-inverted) bit 1 = lcxd1T is gated into lcxg3							
		not gated into							
bit 0		Gate 3 Data 1	•	rted) hit					
Situ		gated into lcx	•						
	0 = lcxd1N is								

REGISTER 20-7: CLCxGLS2: GATE 3 LOGIC SELECT REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG4D4T	LCxG4D4N	LCxG4D3T	LCxG4D3N	LCxG4D2T	LCxG4D2N	LCxG4D1T	LCxG4D1N
bit 7							bit 0
Legend:							
R = Readable		W = Writable	bit	•	nented bit, read		
u = Bit is unch	anged	x = Bit is unkr		-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
				()			
bit 7		Gate 4 Data 4 7 gated into lcxc		ted) bit			
		not gated into					
bit 6		Gate 4 Data 4 I	•	ted) bit			
	1 = Icxd4N is	gated into lcxg	g4				
	0 = Icxd4N is not gated into Icxg4						
bit 5		Gate 4 Data 3 1	•	ted) bit			
		gated into lcxg not gated into					
bit 4		Gate 4 Data 3	•	ted) hit			
bit 4		gated into lcx	•				
		not gated into					
bit 3	LCxG4D2T: (Gate 4 Data 2 1	rue (non-inver	ted) bit			
		gated into lcxg					
h ii 0		not gated into	•	41) - :4			
bit 2		Gate 4 Data 2		ted) bit			
		not gated into					
bit 1		Gate 4 Data 1 1	•	ted) bit			
	1 = Icxd1T is	gated into lcxg	j4	,			
		not gated into					
bit 0		Gate 4 Data 1 I		ted) bit			
		gated into Icx					
	0 = lcxd1N is	not dated into	10:00144				

REGISTER 20-8: CLCxGLS3: GATE 4 LOGIC SELECT REGISTER

REGISTER 20-9: CLCDATA: CLC DATA OUTPUT

U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0		
0-0	0-0	0-0	0-0	0-0	0-0		-		
	_				—	MLC2OUT	MLC1OUT		
bit 7							bit 0		
									
Legend:									
R = Readal	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
u = Bit is ur	nchanged	x = Bit is unkn	lown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is s	set	'0' = Bit is clea	ared						
bit 7-2 Unimplemented: Read as '0'									
bit 1	-								

bit 0 MLC1OUT: Mirror copy of LC1OUT bit

Name	Bit7	Bit6	Bit5	Bit4	Blt3	Bit2	Bit1	Bit0	Register on Page
ANSELA	_	—	—	ANSA4	_	ANSA2	ANSA1	ANSA0	99
ANSELB	_	_	ANSB5	ANSB4	_	—	_	_	103
ANSELC	ANSC7	ANSC6	—	—	ANSC3	ANSC2	ANSC1	ANSC0	107
CLC1CON	LC1EN	LC10E	LC10UT	LC1INTP	LC1INTN	L	C1MODE<2:0	>	160
CLCDATA	_	_	_	_	_	MLC3OUT	MLC2OUT	MLC1OUT	168
CLC1GLS0	LC1G1D4T	LC1G1D4N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	164
CLC1GLS1	LC1G2D4T	LC1G2D4N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	165
CLC1GLS2	LC1G3D4T	LC1G3D4N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	166
CLC1GLS3	LC1G4D4T	LC1G4D4N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	167
CLC1POL	LC1POL	_	_	_	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	161
CLC1SEL0	-		LC1D2S<2:0>		_	LC1D1S<2:0>			162
CLC1SEL1	_		LC1D4S<2:0>		_	LC1D3S<2:0>		163	
CLC2CON	LC2EN	LC2OE	LC2OUT	LC2INTP	LC2INTN	LC2MODE<2:0>		160	
CLC2GLS0	LC2G1D4T	LC2G1D4N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	164
CLC2GLS1	LC2G2D4T	LC2G2D4N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	165
CLC2GLS2	LC2G3D4T	LC2G3D4N	LC2G3D3T	LC2G3D3N	LC2G3D2T	LC2G3D2N	LC2G3D1T	LC2G3D1N	166
CLC2GLS3	LC2G4D4T	LC2G4D4N	LC2G4D3T	LC2G4D3N	LC2G4D2T	LC2G4D2N	LC2G4D1T	LC2G4D1N	167
CLC2POL	LC2POL	—	—	—	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	161
CLC2SEL0	-		LC2D2S<2:0>		_		LC2D1S<2:0>		162
CLC2SEL1	-		LC2D4S<2:0>		_		LC2D3S<2:0>		163
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
PIE3	_	_	_	_	_	_	CLC2IE	CLC1IE	67
PIR3	_	—	—	_	_	_	CLC2IF	CLC1IF	70
TRISA	—	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	98
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	—	_	_	102
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	106

Legend: Note 1: — = unimplemented read as '0',. Shaded cells are not used for CLC module. Unimplemented, read as '1'.

21.0 NUMERICALLY CONTROLLED OSCILLATOR (NCO) MODULE

The Numerically Controlled Oscillator (NCOx) module is a timer that uses the overflow from the addition of an increment value to divide the input frequency. The advantage of the addition method over simple counter driven timer is that the resolution of division does not vary with the divider value. The NCOx is most useful for applications that require frequency accuracy and fine resolution at a fixed duty cycle.

Features of the NCOx include:

- 16-bit increment function
- · Fixed Duty Cycle (FDC) mode
- Pulse Frequency (PF) mode
- · Output pulse width control
- · Multiple clock input sources
- Output polarity control
- · Interrupt capability

Figure 21-1 is a simplified block diagram of the NCOx module.

21.1 NCOx Operation

The NCOx operates by repeatedly adding a fixed value to an accumulator. Additions occur at the input clock rate. The accumulator will overflow with a carry periodically, which is the raw NCOx output (NCO_overflow). This effectively reduces the input clock by the ratio of the addition value to the maximum accumulator value. See Equation 21-1.

The NCOx output can be further modified by stretching the pulse or toggling a flip-flop. The modified NCOx output is then distributed internally to other peripherals and optionally output to a pin. The accumulator overflow also generates an interrupt (NCO_interrupt).

The NCOx period changes in discrete steps to create an average frequency. This output depends on the ability of the receiving circuit (i.e., CWG or external resonant converter circuitry) to average the NCOx output to reduce uncertainty.

21.1.1 NCOx CLOCK SOURCES

Clock sources available to the NCOx include:

- HFINTOSC
- Fosc
- LC1_out
- CLKIN pin

The NCOx clock source is selected by configuring the NxCKS<2:0> bits in the NCOxCLK register.

EQUATION 21-1:

FOVERFLOW= <u>NCO Clock Frequency × Increment Value</u>

 2^n

n = Accumulator width in bits

21.1.2 ACCUMULATOR

The accumulator is a 20-bit register. Read and write access to the accumulator is available through three registers:

- NCOxACCL
- NCOxACCH
- NCOxACCU

21.1.3 ADDER

The NCOx adder is a full adder, which operates independently from the system clock. The addition of the previous result and the increment value replaces the accumulator value on the rising edge of each input clock.

21.1.4 INCREMENT REGISTERS

The increment value is stored in two 8-bit registers making up a 16-bit increment. In order of LSB to MSB they are:


- NCOxINCL
- NCOxINCH

When the NCO module is enabled, the NCOxINCH should be written first, then the NCOxINCL register. Writing to the NCOxINCL register initiates the increment buffer registers to be loaded simultaneously on the second rising edge of the NCOx_clk signal.

The registers are readable and writable. The increment registers are double-buffered to allow value changes to be made without first disabling the NCOx module.

When the NCO module is disabled, the increment buffers are loaded immediately after a write to the increment registers.

Note: The increment buffer registers are not user-accessible.



Status

21.2 Fixed Duty Cycle (FDC) Mode

In Fixed Duty Cycle (FDC) mode, every time the accumulator overflows (NCO_overflow), the output is toggled. This provides a 50% duty cycle, provided that the increment value remains constant. For more information, see Figure 21-2.

The FDC mode is selected by clearing the NxPFM bit in the NCOxCON register.

21.3 Pulse Frequency (PF) Mode

In Pulse Frequency (PF) mode, every time the accumulator overflows (NCO_overflow), the output becomes active for one or more clock periods. Once the clock period expires, the output returns to an inactive state. This provides a pulsed output.

The output becomes active on the rising clock edge immediately following the overflow event. For more information, see Figure 21-2.

The value of the active and inactive states depends on the polarity bit, NxPOL in the NCOxCON register.

The PF mode is selected by setting the NxPFM bit in the NCOxCON register.

21.3.1 OUTPUT PULSE WIDTH CONTROL

When operating in PF mode, the active state of the output can vary in width by multiple clock periods. Various pulse widths are selected with the NxPWS<2:0> bits in the NCOxCLK register.

When the selected pulse width is greater than the accumulator overflow time frame, the output of the NCOx operation is indeterminate.

21.4 Output Polarity Control

The last stage in the NCOx module is the output polarity. The NxPOL bit in the NCOxCON register selects the output polarity. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

The NCOx output can be used internally by source code or other peripherals. Accomplish this by reading the NxOUT (read-only) bit of the NCOxCON register.

The NCOx output signal is available to the following peripherals:

- CLC
- CWG

21.5 Interrupts

When the accumulator overflows (NCO_overflow), the NCOx Interrupt Flag bit, NCOxIF, of the PIRx register is set. To enable the interrupt event (NCO_interrupt), the following bits must be set:

- NxEN bit of the NCOxCON register
- NCOxIE bit of the PIEx register
- PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt must be cleared by software by clearing the NCOxIF bit in the Interrupt Service Routine.

21.6 Effects of a Reset

All of the NCOx registers are cleared to zero as the result of a Reset.

21.7 Operation In Sleep

The NCO module operates independently from the system clock and will continue to run during Sleep, provided that the clock source selected remains active.


The HFINTOSC remains active during Sleep when the NCO module is enabled and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the NCO clock source, when the NCO is enabled, the CPU will go idle during Sleep, but the NCO will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

21.8 Alternate Pin Locations

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 11.1 "Alternate Pin Function" for more information.



DS40001586D-page 173

© 2011-2015 Microchip Technology Inc.

Status

21.9 Register Definitions: NCOx Control Registers

REGISTER 21-1: NCOxCON: NCOx CONTROL REGISTER

R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0
NxEN	NxOE	NxOUT	NxPOL	—	—	—	NxPFM
bit 7		-	•	•			bit 0
Legend:							
R = Readable	bit	W = Writable b	it	U = Unimpleme	ented bit, read as	· 'O'	
u = Bit is uncha	anged	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/V	alue at all other	Resets
'1' = Bit is set	-	'0' = Bit is clear	ed				
bit 7	NxEN: NCOx Enable bit 1 = NCOx module is enabled 0 = NCOx module is disabled						
bit 6	1 = NCOx outp	Output Enable bi out pin is enabled out pin is disabled					
bit 5	NxOUT: NCOx 1 = NCOx outp 0 = NCOx outp	out is high					
bit 4	NxPOL: NCOx Polarity bit 1 = NCOx output signal is active low (inverted) 0 = NCOx output signal is active high (non-inverted)						
bit 3-1	Unimplemente	ed: Read as '0'					
bit 0	1 = NCOx oper	v Pulse Frequence rates in Pulse Fre rates in Fixed Du	equency mode				

REGISTER 21-2: NCOxCLK: NCOx INPUT CLOCK CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
	NxPWS<2:0>(1, 2)		—	—	_	NxCKS<1:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 NxPWS<2:0>: NCOx Output Pulse Width Select bits^(1, 2) 111 = 128 NCOx clock periods 110 = 64 NCOx clock periods

- 101 = 32 NCOx clock periods 100 = 16 NCOx clock periods 011 = 8 NCOx clock periods 010 = 4 NCOx clock periods 001 = 2 NCOx clock periods
- 000 = 1 NCOx clock periods
- bit 4-2 Unimplemented: Read as '0'
- bit 1-0 NxCKS<1:0>: NCOx Clock Source Select bits
 - 11 = NCO1CLK pin
 - 10 = LC1_out
 - 01 = Fosc
 - 00 = HFINTOSC (16 MHz)

Note 1: NxPWS applies only when operating in Pulse Frequency mode.

2: If NCOx pulse width is greater than NCO_overflow period, operation is indeterminate.

Γ.

PIC16(L)F1507

REGISTER 21-3: NCOxACCL: NCOx ACCUMULATOR REGISTER – LOW BYTE

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
NCOxACC<7:0>									
bit 7	bit 7 bit 0								

Legend:

Legena.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NCOxACC<7:0>: NCOx Accumulator, Low Byte

REGISTER 21-4: NCOxACCH: NCOx ACCUMULATOR REGISTER – HIGH BYTE

Lanandi							
bit 7							bit 0
			NCOxAC	C<15:8>			
R/W-0/0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NCOxACC<15:8>: NCOx Accumulator, High Byte

REGISTER 21-5: NCOxACCU: NCOx ACCUMULATOR REGISTER – UPPER BYTE

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	_	_	—		NCOXAC	C<19:16>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4 Unimplemented: Read as '0'

bit 3-0 NCOxACC<19:16>: NCOx Accumulator, Upper Byte

REGISTER 21-6: NCOxINCL: NCOx INCREMENT REGISTER – LOW BYTE⁽¹⁾

R/W-0/0	R/W-1/1						
			NCOxIN	C<7:0>			
bit 7							bit 0
Legend:							

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NCOxINC<7:0>: NCOx Increment, Low Byte

Note 1: Write the NCOxINCH register first, then the NCOxINCL register. See 21.1.4 "Increment Registers" for more information.

REGISTER 21-7: NCOxINCH: NCOx INCREMENT REGISTER – HIGH BYTE⁽¹⁾

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
NCOxINC<15:8>							
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 NCOxINC<15:8>: NCOx Increment, High Byte

Note 1: Write the NCOxINCH register first, then the NCOxINCL register. See 21.1.4 "Increment Registers" for more information.

TABLE 21-1: SUMMARY OF REGISTERS ASSOCIATED WITH NCOx

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	-	_	_	—	—	-	CLC1SEL	NCO1SEL	96
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	64
NCO1ACCH	NCO1ACC<15:8>							175	
NCO1ACCL				NCO1A	CC<7:0>				175
NCO1ACCU	— NCO1ACC<19:16>							175	
NCO1CLK	N1PWS<2:0> —			_	_	_	N1CK	174	
NCO1CON	N1EN	N10E	N1OUT	N1POL	_	_	_	N1PFM	174
NCO1INCH	NCO1INC<15:8>							176	
NCO1INCL	NCO1INC<7:0>						176		
PIE2	_	_	_	—	_	NCO1IE	_	—	66
PIR2	_	_	_	_	—	NCO1IF	—	_	69
TRISA	—	_	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	98
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	106
Legend: x =	unknown, u =	unchanged,	unimplement	ed read as '0',	q = value depe	ends on conditi	on. Shaded ce	ls are not used	for NCOx

module. Note 1: Unimplemented, read as '1'.

22.0 COMPLEMENTARY WAVEFORM GENERATOR (CWG) MODULE

The Complementary Waveform Generator (CWG) produces a complementary waveform with dead-band delay from a selection of input sources.

The CWG module has the following features:

- Selectable dead-band clock source control
- · Selectable input sources
- · Output enable control
- · Output polarity control
- Dead-band control with independent 6-bit rising and falling edge dead-band counters
- Auto-shutdown control with:
- Selectable shutdown sources
- Auto-restart enable
- Auto-shutdown pin override control

22.1 Fundamental Operation

The CWG generates two output waveforms from the selected input source.

The off-to-on transition of each output can be delayed from the on-to-off transition of the other output, thereby, creating a time delay immediately where neither output is driven. This is referred to as dead time and is covered in **Section 22.5 "Dead-Band Control"**. A typical operating waveform, with dead band, generated from a single input signal is shown in Figure 22-2.

It may be necessary to guard against the possibility of circuit faults or a feedback event arriving too late or not at all. In this case, the active drive must be terminated before the Fault condition causes damage. This is referred to as auto-shutdown and is covered in Section 22.9 "Auto-Shutdown Control".

22.2 Clock Source

The CWG module allows the following clock sources to be selected:

- Fosc (system clock)
- HFINTOSC (16 MHz only)

The clock sources are selected using the G1CS0 bit of the CWGxCON0 register (Register 22-1).

22.3 Selectable Input Sources

The CWG generates the output waveforms from the input sources in Table 22-1.

TABLE 22-1: SELECTABLE INPUT SOURCES

Source Peripheral	Signal Name
PWM1	PWM1_out
PWM2	PWM2_out
PWM3	PWM3_out
PWM4	PWM4_out
NCO1	NCO1_out
CLC1	LC1_out

The input sources are selected using the GxIS<2:0> bits in the CWGxCON1 register (Register 22-2).

22.4 Output Control


Immediately after the CWG module is enabled, the complementary drive is configured with both CWGxA and CWGxB drives cleared.

22.4.1 OUTPUT ENABLES

Each CWG output pin has individual output enable control. Output enables are selected with the GxOEA and GxOEB bits of the CWGxCON0 register. When an output enable control is cleared, the module asserts no control over the pin. When an output enable is set, the override value or active PWM waveform is applied to the pin per the port priority selection. The output pin enables are dependent on the module enable bit, GxEN. When GxEN is cleared, CWG output enables and CWG drive levels have no effect.


22.4.2 POLARITY CONTROL

The polarity of each CWG output can be selected independently. When the output polarity bit is set, the corresponding output is active-high. Clearing the output polarity bit configures the corresponding output as active-low. However, polarity does not affect the override levels. Output polarity is selected with the GxPOLA and GxPOLB bits of the CWGxCON0 register.



DS40001586D-page 178

Status



22.5 Dead-Band Control

Dead-band control provides for non-overlapping output signals to prevent shoot-through current in power switches. The CWG contains two 6-bit dead-band counters. One dead-band counter is used for the rising edge of the input source control. The other is used for the falling edge of the input source control.

Dead band is timed by counting CWG clock periods from zero up to the value in the rising or falling deadband counter registers. See CWGxDBR and CWGxDBF registers (Register 22-4 and Register 22-5, respectively).

22.6 Rising Edge Dead Band

The rising edge dead-band delays the turn-on of the CWGxA output from when the CWGxB output is turned off. The rising edge dead-band time starts when the rising edge of the input source signal goes true. When this happens, the CWGxB output is immediately turned off and the rising edge dead-band delay time starts. When the rising edge dead-band delay time is reached, the CWGxA output is turned on.

The CWGxDBR register sets the duration of the deadband interval on the rising edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero), indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

22.7 Falling Edge Dead Band


The falling edge dead band delays the turn-on of the CWGxB output from when the CWGxA output is turned off. The falling edge dead-band time starts when the falling edge of the input source goes true. When this happens, the CWGxA output is immediately turned off and the falling edge dead-band delay time starts. When the falling edge dead-band delay time is reached, the CWGxB output is turned on.

The CWGxDBF register sets the duration of the deadband interval on the falling edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero), indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

Refer to Figure 22-3 and Figure 22-4 for examples.



© 2011-2015 Microchip Technology Inc.

Status

22.8 Dead-Band Uncertainty

When the rising and falling edges of the input source triggers the dead-band counters, the input may be asynchronous. This will create some uncertainty in the deadband time delay. The maximum uncertainty is equal to one CWG clock period. Refer to Equation 22-1 for more detail.

EQUATION 22-1: DEAD-BAND UNCERTAINTY

$$TDEADBAND_UNCERTAINTY = \frac{1}{Fcwg_clock}$$

Example:
$$Fcwg_clock = 16 MHz$$

Therefore:
$$TDEADBAND_UNCERTAINTY = \frac{1}{Fcwg_clock}$$
$$= \frac{1}{16 MHz}$$
$$= 62.5 ns$$

22.9 Auto-Shutdown Control

Auto-shutdown is a method to immediately override the CWG output levels with specific overrides that allow for safe shutdown of the circuit. The shutdown state can be either cleared automatically or held until cleared by software.

22.9.1 SHUTDOWN

The shutdown state can be entered by either of the following two methods:

- Software generated
- External Input

22.9.1.1 Software Generated Shutdown

Setting the GxASE bit of the CWGxCON2 register will force the CWG into the shutdown state.

When auto-restart is disabled, the shutdown state will persist as long as the GxASE bit is set.

When auto-restart is enabled, the GxASE bit will clear automatically and resume operation on the next rising edge event. See Figure 22-6.

22.9.1.2 External Input Source

External shutdown inputs provide the fastest way to safely suspend CWG operation in the event of a Fault condition. When any of the selected shutdown inputs goes active, the CWG outputs will immediately go to the selected override levels without software delay. Any combination of two input sources can be selected to cause a shutdown condition. The sources are:

- CLC2 LC2_out
- CWG1FLT

Shutdown inputs are selected in the CWGxCON2 register. (Register 22-3).

Note: Shutdown inputs are level sensitive, not edge sensitive. The shutdown state cannot be cleared, except by disabling auto-shutdown, as long as the shutdown input level persists.

22.10 Operation During Sleep

The CWG module operates independently from the system clock and will continue to run during Sleep, provided that the clock and input sources selected remain active.

The HFINTOSC remains active during Sleep, provided that the CWG module is enabled, the input source is active, and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the CWG clock source, when the CWG is enabled and the input source is active, the CPU will go idle during Sleep, but the CWG will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

22.11 Configuring the CWG

The following steps illustrate how to properly configure the CWG to ensure a synchronous start:

- 1. Ensure that the TRIS control bits corresponding to CWGxA and CWGxB are set so that both are configured as inputs.
- 2. Clear the GxEN bit, if not already cleared.
- 3. Set desired dead-band times with the CWGxDBR and CWGxDBF registers.
- 4. Setup the following controls in CWGxCON2 auto-shutdown register:
 - · Select desired shutdown source.
 - Select both output overrides to the desired levels (this is necessary even if not using auto-shutdown because start-up will be from a shutdown state).
 - Set the GxASE bit and clear the GxARSEN bit.
- 5. Select the desired input source using the CWGxCON1 register.
- 6. Configure the following controls in CWGxCON0 register:
 - · Select desired clock source.
 - Select the desired output polarities.
 - Set the output enables for the outputs to be used.
- 7. Set the GxEN bit.
- Clear TRIS control bits corresponding to CWGxA and CWGxB to be used to configure those pins as outputs.
- If auto-restart is to be used, set the GxARSEN bit and the GxASE bit will be cleared automatically. Otherwise, clear the GxASE bit to start the CWG.

22.11.1 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the GxASDLA and GxASDLB bits of the CWGxCON1 register (Register 22-3). GxASDLA controls the CWG1A override level and GxASDLB controls the CWG1B override level. The control bit logic level corresponds to the output logic drive level while in the shutdown state. The polarity control does not apply to the override level.

22.11.2 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to have resume operation:

- · Software controlled
- Auto-restart

The restart method is selected with the GxARSEN bit of the CWGxCON2 register. Waveforms of software controlled and automatic restarts are shown in Figure 22-5 and Figure 22-6.

22.11.2.1 Software Controlled Restart


When the GxARSEN bit of the CWGxCON2 register is cleared, the CWG must be restarted after an auto-shut-down event by software.

Clearing the shutdown state requires all selected shutdown inputs to be low, otherwise the GxASE bit will remain set. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.

22.11.2.2 Auto-Restart

When the GxARSEN bit of the CWGxCON2 register is set, the CWG will restart from the auto-shutdown state automatically.

The GxASE bit will clear automatically when all shutdown sources go low. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.



DS40001586D-page 183

Status

22.12 Register Definitions: CWG Control

REGISTER 22-1: CWGxCON0: CWG CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0		
GxEN	GxOEB	GxOEA	GxPOLB	GxPOLA	—		GxCS0		
bit 7	•						bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOP	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	pends on conditi	on			
bit 7	GxEN: CWG	x Enable bit							
	1 = Module i								
	0 = Module i								
bit 6		/GxB Output Enable bit							
	 1 = CWGxB is available on appropriate I/O pin 0 = CWGxB is not available on appropriate I/O pin 								
L:4 C				te i/O pin					
bit 5		GxA Output En							
	 1 = CWGxA is available on appropriate I/O pin 0 = CWGxA is not available on appropriate I/O pin 								
bit 4		NGxB Output P							
		s inverted polari							
	0 = Output is normal polarity								
bit 3	GxPOLA: C\	NGxA Output P	olarity bit						
	1 = Output is	1 = Output is inverted polarity							
	0 = Output is	s normal polarity	y						
bit 2-1	Unimplemented: Read as '0'								
bit 0	GxCS0: CW	Gx Clock Sourc	e Select bit						
	1 = HFINTO	SC							
	0 = Fosc								

REGISTER 22-2: CWGxCON1: CWG CONTROL REGISTER 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-0/0 R/W-0/0 R/W-0		
GxASDLB<1:0> GxASDLA<1:0>		_A<1:0>	—		GxIS<2:0>		
bit 7				•		bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6	GxASDLB<1:0>: CWGx Shutdown State for CWGxB
	 When an auto shutdown event is present (GxASE = 1): 11 = CWGxB pin is driven to '1', regardless of the setting of the GxPOLB bit. 10 = CWGxB pin is driven to '0', regardless of the setting of the GxPOLB bit. 01 = CWGxB pin is tri-stated 00 = CWGxB pin is driven to its inactive state after the selected dead-band interval. GxPOLB still will control the polarity of the output.
bit 5-4	 GxASDLA<1:0>: CWGx Shutdown State for CWGxA When an auto shutdown event is present (GxASE = 1): 11 = CWGxA pin is driven to '1', regardless of the setting of the GxPOLA bit. 10 = CWGxA pin is driven to '0', regardless of the setting of the GxPOLA bit. 01 = CWGxA pin is tri-stated 00 = CWGxA pin is driven to its inactive state after the selected dead-band interval. GxPOLA still will control the polarity of the output.
bit 3	Unimplemented: Read as '0'
bit 2-0	GxIS<2:0>: CWGx Input Source Select bits 111 = CLC1 – LC1_out 110 = NCO1 – NCO1_out 101 = PWM4 – PWM4_out 100 = PWM3 – PWM3_out

- 100 = PWM3 PWM3_out
- 011 = PWM2 PWM2_out
- 010 = PWM1 PWM1_out
- 001 = Reserved
- 000 = Reserved

R/W-0/0	R/W-0/0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
GxASE	GxARSEN		—	_	_	GxASDSFLT	GxASDSCLC2
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	e bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unch	nanged	x = Bit is unl	nown	-n/n = Value	at POR and BC	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	eared	q = Value de	pends on condi	tion	
bit 6	 0 = No auto-shutdown event has occurred GxARSEN: Auto-Restart Enable bit 1 = Auto-restart is enabled 0 = Auto-restart is disabled 						
bit 5-2	Unimplemen		-				
bit 1	GxASDSFLT: CWG Auto-shutdown on FLT Enable bit 1 = <u>Shutdown when CWG1FLT</u> input is low 0 = <u>CWG1FLT</u> input has no effect on shutdown						
bit 0	GxASDSCLC2: CWG Auto-shutdown on CLC2 Enable bit 1 = Shutdown when CLC2 output (LC2_out) is high 0 = CLC2 output has no effect on shutdown						

REGISTER 22-3: CWGxCON2: CWG CONTROL REGISTER 2

REGISTER 22-4: CWGxDBR: COMPLEMENTARY WAVEFORM GENERATOR (CWGx) RISING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	_	CWG x DBR<5:0>						
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6 Unimplemented: Read as '0'	
------------------------------------	--

bit 5-0 **CWGxDBR<5:0>:** Complementary Waveform Generator (CWGx) Rising Counts 11 1111 = 63-64 counts of dead band

11 1110 = 62-63 counts of dead band

- ٠
- ٠
- •

00 0010 = 2-3 counts of dead band

- 00 0001 = 1-2 counts of dead band
- 00 0000 = 0 counts of dead band

REGISTER 22-5: CWGxDBF: COMPLEMENTARY WAVEFORM GENERATOR (CWGx) FALLING DEAD-BAND COUNT REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
—	—		CWGxDBF<5:0>						
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7-6 Unimplemented: Read as '0'

bit 5-0 CWGxDBF<5:0>: Complementary Waveform Generator (CWGx) Falling Counts

11 1111 = 63-64 counts of dead band

- 11 1110 = 62-63 counts of dead band
- •
- •
- 00 0010 = 2-3 counts of dead band
- 00 0001 = 1-2 counts of dead band
- 00 0000 = 0 counts of dead band. Dead-band generation is bypassed.

TABLE 22-2: SUMMARY OF REGISTERS ASSOCIATED WITH CWG

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	-	_	ANSA4	_	ANSA2	ANSA1	ANSA0	99
CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA	_	_	G1CS0	184
CWG1CON1	G1ASD	LB<1:0>	G1ASD	LA<1:0>	_	_	G1IS•	185	
CWG1CON2	G1ASE	G1ARSEN	_	—		_	G1ASDSFLT	G1ASDSCLC2	186
CWG1DBF	_	_			CV	VG1DBF<5:0>			187
CWG1DBR	_	_		CWG1DBR<5:0>					187
TRISA	—	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0	98
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	106

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by CWG.

Note 1: Unimplemented, read as '1'.

23.0 IN-CIRCUIT SERIAL PROGRAMMING[™] (ICSP[™])

ICSP[™] programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP[™] programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSPTM refer to the "*PIC12(L)F1501/PIC16(L)F150X Memory Programming Specification*" (DS41573).

23.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

23.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC[®] Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the ICSP Low-Voltage Programming Entry mode is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the $\overline{\text{MCLR}}$ Reset function is automatically enabled and cannot be disabled. See Section 6.5 "MCLR" for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

23.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSP[™] header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6-pin, 6-connector) configuration. See Figure 23-1.





Another connector often found in use with the PICkit[™] programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 23-2.


FIGURE 23-2: PICkit[™] PROGRAMMER STYLE CONNECTOR INTERFACE



For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 23-3 for more information.

FIGURE 23-3: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING



24.0 INSTRUCTION SET SUMMARY

Each instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- Byte Oriented
- · Bit Oriented
- · Literal and Control

The literal and control category contains the most varied instruction word format.

Table 24-3 lists the instructions recognized by the MPASMTM assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

24.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

	DESCRIPTIONS
Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

TABLE 24-1: OPCODE FIELD DESCRIPTIONS

TABLE 24-2: ABBREVIATION DESCRIPTIONS

Field	Description
PC	Program Counter
TO	Time-Out bit
С	Carry bit
DC	Digit Carry bit
Z	Zero bit
PD	Power-Down bit

FIGURE 24-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations
13 8 7 6 0 OPCODE d f (FILE #)
d = 0 for destination W d = 1 for destination f f = 7-bit file register address
Bit-oriented file register operations
13 10 9 7 6 0 OPCODE b (BIT #) f (FILE #)
b = 3-bit bit address f = 7-bit file register address
Literal and control operations
General
13 8 7 0 OPCODE k (literal)
. , ,
k = 8-bit immediate value
CALL and GOTO instructions only
OPCODE k (literal)
k = 11-bit immediate value
<u>13</u> 7 6 0
OPCODE k (literal)
k = 7-bit immediate value
MOVLB instruction only
13 5 4 0
OPCODE k (literal)
k = 5-bit immediate value
BRA instruction only
OPCODE k (literal)
k = 9-bit immediate value
FSR Offset instructions
13 7 6 5 0
OPCODE n k (literal)
n = appropriate FSR k = 6-bit immediate value
FSR Increment instructions 13
OPCODE n m (mode)
n = appropriate FSR m = 2-bit mode value
OPCODE only 13 0
OPCODE

Mnemonic, Operands		Description		14-Bit Opcode			Status		
		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	2
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	2
MOVWF	f	Move W to f	1	00	0000	1fff	ffff		2
RLF	f, d	Rotate Left f through Carry	1	00		dfff		С	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C. DC. Z	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11	1011	dfff	ffff	C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	2
		BYTE ORIENTED S	SKIP OPERATIO	ONS					ļ
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
		BIT-ORIENTED FILE RI	EGISTER OPER	ATIO	NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
	•	BIT-ORIENTED S	KIP OPERATIO	NS			•		
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
		-	PERATIONS	1					
ADDLW	k	Add literal and W	1	11	1110	kkkk		C, DC, Z	
ANDLW	k	AND literal with W	1	11		kkkk		Z	
IORLW	k	Inclusive OR literal with W	1	11		kkkk		Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k			
MOVLP	k	Move literal to PCLATH	1	11		1kkk			
MOVLW	k	Move literal to W	1	11		kkkk			
SUBLW	k	Subtract W from literal	1	11		kkkk		C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

TABLE 24-3: ENHANCED MID-RANGE INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

TABLE 24-3 :	ENHANCED MID-RANGE INSTRUCTION SET (CONTINUED)

Mnemonic, Description		Description (Vicio		14-Bit Opcode			Status	Notes	
Оре	rands	Description	Cycles	MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	_	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	_	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
		INHERENT OPERA	TIONS						
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	_	No Operation	1	00	0000	0000	0000		
OPTION	_	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	-	Software device Reset	1	00	0000	0000	0001		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER OPT	IMIZED					•	•
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm					kkkk		
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	lnmm	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	kkkk		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk			2

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Table in the MOVIW and MOVWI instruction descriptions.

24.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[label] ADDFSR FSRn, k
Operands:	-32 ≤ k ≤ 31 n ∈ [0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.
	FSRn is limited to the range 0000h -

FFFFh. Moving beyond these bounds will cause the FSR to wrap-around.

ANDLW	AND literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.

ADDLW	Add literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[<i>label</i>]ASRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in

register 'f'.

٠	register f	->	С	

ADD W and CARRY bit to f

Syntax:	[label] ADDWFC f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

BCF	Bit Clear f
Syntax:	[label]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch
Syntax:	[<i>label</i>]BRA label [<i>label</i>]BRA \$+k
Operands:	-256 \leq label - PC + 1 \leq 255 -256 \leq k \leq 255
Operation:	$(PC) + 1 + k \rightarrow PC$
Status Affected:	None
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruction. This branch has a limited range.

BTFSS	Bit Test f, Skip if Set
Syntax:	[label]BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
Operation:	skip if (f) = 1
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

BRWRelative Branch with WSyntax:[label] BRWOperands:NoneOperation: $(PC) + (W) \rightarrow PC$ Status Affected:None

otatao / mootoa.	Nelle
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be PC + 1 + (W). This instruction is a 2-cycle instruc- tion.

BSF	Bit Set f
Syntax:	[label] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<6:3>) \rightarrow PC<14:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruc- tion.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT} \\ \text{0} \rightarrow \underline{\text{WDT}} \text{ prescaler,} \\ 1 \rightarrow \overline{\text{TO}} \\ 1 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALLW	Subroutine Call With W
Syntax:	[label] CALLW
Operands:	None
Operation:	$\begin{array}{l} (\text{PC}) +1 \rightarrow \text{TOS}, \\ (\text{W}) \rightarrow \text{PC} <7:0>, \\ (\text{PCLATH} <6:0>) \rightarrow \text{PC} <14:8> \end{array}$
Status Affected:	None
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle instruction.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[<i>label</i>] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow (\text{W}) \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<6:3> \rightarrow PC<14:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

LSLF	Logical Left Shift
Syntax:	[label]LSLF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	C register f -0

LSRF	Logical Right Shift
Syntax:	[label] LSRF f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$\begin{array}{l} 0 \rightarrow dest < 7 > \\ (f < 7:1 >) \rightarrow dest < 6:0 >, \\ (f < 0 >) \rightarrow C, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	0 → register f → C

MOVF	Move f
Syntax:	[<i>label</i>] MOVF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

MOVIW	Move INDFn to W
Syntax:	[<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31
Operation:	$\begin{split} &\text{INDFn} \rightarrow \text{W} \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be} \\ &\text{either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$
Status Affected:	Z

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

MOVLB Move literal to BSR

Syntax:	[<i>label</i>]MOVLB k
Operands:	$0 \leq k \leq 31$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The 5-bit literal 'k' is loaded into the Bank Select Register (BSR).

MOVLP	Move literal to PCLATH
Syntax:	[<i>label</i>] MOVLP k
Operands:	$0 \le k \le 127$
Operation:	$k \rightarrow PCLATH$
Status Affected:	None
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.
MOVLW	Move literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The 8-bit literal 'k' is loaded into W reg- ister. The "don't cares" will assemble as '0's.
Words:	1
Cycles:	1
Example:	MOVLW 0x5A
	After Instruction W = 0x5A
MOVWF	Move W to f

Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF OPTION_REG
	Before Instruction OPTION_REG = 0xFF W = 0x4F After Instruction OPTION_REG = 0x4F W = 0x4F

ΜΟΥΨΙ	Move W to INDFn
Syntax:	[<i>label</i>] MOVWI ++FSRn [<i>label</i>] MOVWIFSRn [<i>label</i>] MOVWI FSRn++ [<i>label</i>] MOVWI FSRn [<i>label</i>] MOVWI k[FSRn]
Operands:	$\begin{array}{l} n \in [0,1] \\ mm \in [00,01,10,11] \\ \textbf{-32} \leq k \leq 31 \end{array}$
Operation:	$\label{eq:W} \begin{split} W &\rightarrow INDFn \\ \text{Effective address is determined by} \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR - 1 \ (\text{predecrement}) \\ \bullet \ FSR + k \ (\text{relative offset}) \\ \text{After the Move, the FSR value will be} \\ \text{either:} \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \bullet \ FSR - 1 \ (\text{all decrements}) \\ \text{Unchanged} \end{split}$
Status Affected:	None

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

OPTION	Load OPTION_REG Register with W
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \rightarrow OPTION_REG$
Status Affected:	None
Description:	Move data from W register to OPTION_REG register.

RESET	Software Reset
Syntax:	[label] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by soft- ware.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$
Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.
Words:	1
Cycles:	2
Example:	RETFIE
	After Interrupt PC = TOS GIE = 1

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS \rightarrow PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruction.

RETLW	Return with literal in W	RLF	Detete Left 6 through Correct
Syntax:	[<i>label</i>] RETLW k		Rotate Left f through Carry
Operands:	$0 \le k \le 255$	Syntax:	[<i>label</i>] RLF f,d
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Status Affected:	None	Operation:	See description below
Description:	Pescription: The W register is loaded with the 8-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.	Status Affected:	С
Description		Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is
Words:	1		stored back in register 'f'.
Cycles:	2		C Register f
Example:	CALL TABLE;W contains table	Words:	1
	<pre>;offset value ,W now has table value</pre>	Cycles:	1
TABLE	•	Example:	RLF REG1,0
	•		Before Instruction
	ADDWF PC ;W = offset		REG1 = 1110 0110
	RETLW k1 ;Begin table RETLW k2 ;		C = 0
			After Instruction
	•		REG1 = 1110 0110
			W = 1100 1100
	RETLW kn ; End of table		C = 1
	Before Instruction W = 0x07 After Instruction W = value of k8		

RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
	C Register f

SUBLW	Subtract W from literal	
Syntax:	[<i>label</i>] SUBLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	$k - (W) \rightarrow (W)$	
Status Affected:	C, DC, Z	
Description:	The W register is subtracted (2's com- plement method) from the 8-bit literal 'k'. The result is placed in the W regis- ter.	
	C = 0 W > k	
	$C = 1$ $W \le k$	

C = 0	W > k
C = 1	$W \leq k$
DC = 0	W<3:0> > k<3:0>
DC = 1	$W<3:0> \le k<3:0>$

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT,} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SUBWF	Subtract W from f
Syntax:	[<i>label</i>] SUBWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - (W) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.
	C = 0 W > f
	$C = 1$ $W \le f$

0 - 0	VV / I
C = 1	$W \leq f$
DC = 0	W<3:0> > f<3:0>
DC = 1	$W<3:0> \le f<3:0>$

SUBWFB	Subtract W from f with Borrow
Syntax:	SUBWFB f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

XORLW	Exclusive OR literal with W
Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.

TRIS	Load TRIS Register with W
Syntax:	[label] TRIS f
Operands:	$5 \le f \le 7$
Operation:	(W) \rightarrow TRIS register 'f'
Status Affected:	None
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .XOR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

25.0 ELECTRICAL SPECIFICATIONS

25.1 Absolute Maximum Ratings^(†)

Ambient temperature under bias	-40°C to +125°C
Storage temperature	
Voltage on pins with respect to Vss	
on VDD pin	
PIC16F1507	-0.3V to +6.5V
PIC16LF1507	
on MCLR pin	
on all other pins	
Maximum current	
on Vss pin ⁽¹⁾	
-40°C \leq TA \leq +85°C	250 mA
+85°C \leq TA \leq +125°C	85 mA
on Vod pin ⁽¹⁾	
-40°C \leq TA \leq +85°C	250 mA
+85°C \leq TA \leq +125°C	85 mA
Sunk by any standard I/O pin	50 mA
Sourced by any standard I/O pin	50 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD)	±20 mA
Total power dissipation ⁽²⁾	800 mW

Note 1: Maximum current rating requires even load distribution across I/O pins. Maximum current rating may be limited by the device package power dissipation characterizations, see Table 25-6 to calculate device specifications.

2: Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD - VOH) x IOH} + Σ (VOI x IOL).

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.


25.2 Standard Operating Conditions

The standard operating conditions for any device are defined as:


1 0		
Operating Voltage: V		
Operating Temperature: T	$A_{MIN} \le TA \le TA_{MAX}$	
VDD — Operating Supply V	'oltage ⁽¹⁾	
PIC16LF1507		
VDDMIN (Fos	c ≤ 16 MHz)	+1.8V
VDDMIN (16 N	MHz < Fosc \leq 20 MHz)	+2.5V
VDDMAX		
PIC16F1507		
VDDMIN (Fos	$c \leq 16 \text{ MHz}$)	+2.3V
VDDMIN (16 N	MHz < Fosc \leq 20 MHz)	+2.5V
VDDMAX		+5.5V
TA — Operating Ambient Te	emperature Range	
Industrial Temperature	9	
Та_міл		40°C
Та_мах		+85°C
Extended Temperature	e	
TA_MIN		-40°C
Та_мах		+125°C

Note 1: See Parameter D001, DC Characteristics: Supply Voltage.

FIGURE 25-1: VOLTAGE FREQUENCY GRAPH, -40°C \leq Ta \leq +125°C, PIC16F1507 ONLY







25.3 DC Characteristics

TABLE 25-1: SUPPLY VOLTAGE

PIC16LF	1507		Standard	d Opera	ating Con	ditions (unless otherwise stated)	
PIC16F1	507							
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
D001	Vdd	Supply Voltage						
			VDDMIN 1.8 2.5	_	VDDMAX 3.6 3.6	V V	Fosc ≤ 16 MHz Fosc ≤ 20 MHz	
D001			2.3 2.5	_	5.5 5.5	V V	Fosc ≤ 16 MHz Fosc ≤ 20 MHz	
D002*	Vdr	RAM Data Retention Voltage ⁽¹⁾						
			1.5	_	—	V	Device in Sleep mode	
D002*			1.7		_	V	Device in Sleep mode	
D002A*	VPOR	Power-on Reset Release Voltage ⁽²⁾						
			_	1.6	—	V		
D002A*			_	1.6	_	V		
D002B*	VPORR*	Power-on Reset Rearm Voltage ⁽²⁾)					
			_	0.8	—	V		
D002B*			_	1.5	_	V		
D003	VFVR	Fixed Voltage Reference Voltage						
		1x gain (1.024V nominal) 2x gain (2.048V nominal) 4x gain (4.096V nominal)	-4 -3	_	+4 +7	% %	$ \begin{array}{l} V{\rm DD} \geq 2.5V, \ -40^{\circ}{\rm C} \leq {\rm TA} \leq +85^{\circ}{\rm C} \\ V{\rm DD} \geq 2.5V, \ -40^{\circ}{\rm C} \leq {\rm TA} \leq +85^{\circ}{\rm C} \\ V{\rm DD} \geq 4.75V, \ -40^{\circ}{\rm C} \leq {\rm TA} \leq +85^{\circ}{\rm C} \end{array} $	
D004*	SVDD	VDD Rise Rate ⁽²⁾	0.05	—	—	V/ms	Ensures that the Power-on Reset signal is released properly.	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: See Figure 25-3, POR and POR REARM with Slow Rising VDD.






TABLE 25-2: SUPPLY CURRENT (IDD)^(1,2)

PIC16LF	1507	Standard Operating Conditions (unless otherwise stated)									
PIC16F1	507										
Param.	Device	Min.	Тур†	Max.	Units		Conditions				
No.	Characteristics		, , , , , , , , , , , , , , , , , , ,			Vdd	Note				
D013		_	30	65	μA	1.8	Fosc = 1 MHz,				
		_	55	100	μA	3.0	External Clock (ECM), Medium-Power mode				
D013			65	110	μA	2.3	Fosc = 1 MHz,				
		—	85	140	μA	3.0	External Clock (ECM),				
			115	190	μA	5.0	Medium-Power mode				
D014		—	115	190	μA	1.8	Fosc = 4 MHz,				
		_	210	310	μA	3.0	External Clock (ECM), Medium-Power mode				
D014		_	180	270	μA	2.3	Fosc = 4 MHz,				
			240	365	μA	3.0	External Clock (ECM),				
			295	460	μA	5.0	Medium-Power mode				
D015			3.2	12	μA	1.8	Fosc = 31 kHz,				
		_	5.4	20	μA	3.0	LFINTOSC, -40°C \leq TA \leq +85°C				
D015		_	13	28	μA	2.3	Fosc = 31 kHz,				
		—	15	30	μA	3.0					
			17	36	μA	5.0	$-40^{\circ}C \le TA \le +85^{\circ}C$				
D016		_	215	360	μA	1.8	Fosc = 500 kHz,				
			275	480	μA	3.0	HFINTOSC				
D016			270	450	μA	2.3	Fosc = 500 kHz,				
			300	500	μA	3.0	HFINTOSC				
			350	620	μA	5.0					
D017*			410	660	μA	1.8	Fosc = 8 MHz,				
		_	630	970	μA	3.0	HFINTOSC				
D017*		_	530	750	μA	2.3	Fosc = 8 MHz,				
		_	660	1100	μA	3.0	HFINTOSC				
			730	1200	μA	5.0					
D018		—	600	940	μA	1.8	Fosc = 16 MHz,				
		—	970	1400	μA	3.0	HFINTOSC				
D018		—	780	1200	μA	2.3	Fosc = 16 MHz,				
		—	1000	1550	μA	3.0	HFINTOSC				
			1090	1700	μA	5.0					

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

PIC16LF	1507	Stand	Standard Operating Conditions (unless otherwise stated)						
PIC16F1	507								
Param.	Device	Min.	Tunt	Max.	Units		Conditions		
No.	Characteristics	WIIII.	Тур†	WIdX.	Units	Vdd	Note		
D019A		_	1030	1500	μA	3.0	Fosc = 20 MHz, External Clock (ECH), High-Power mode		
D019A		—	1060	1600	μA	3.0	Fosc = 20 MHz,		
		—	1220	1800	μA	5.0	External Clock (ECH), High-Power mode		
D019B		—	6	16	μA	1.8	Fosc = 32 kHz,		
		—	8	22	μA	3.0	External Clock (ECL), Low-Power mode		
D019B		—	13	28	μA	2.3	Fosc = 32 kHz,		
		_	15	31	μA	3.0	External Clock (ECL),		
			16	36	μA	5.0	Low-Power mode		
D019C		_	19	35	μA	1.8	Fosc = 500 kHz,		
			32	55	μA	3.0	External Clock (ECL), Low-Power mode		
D019C		_	31	52	μA	2.3	Fosc = 500 kHz,		
		_	38	65	μA	3.0	External Clock (ECL),		
			44	74	μA	5.0	Low-Power mode		

TABLE 25-2: SUPPLY CURRENT (IDD)^(1,2) (CONTINUED)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

TABLE 23-3. FOWER-DOWN CORRENTS (IPD)	TABLE 25-3:	POWER-DOWN CURRENTS (IPD) ^(1,2)	
---------------------------------------	-------------	--	--

PIC16LF1	507		•	ditions: ((ep Mode	unless oth	otherwise stated)					
PIC16F1507 Low-Power Sleep Mode, VREC											
Param.	Device Of an effective		T 1	Max.	Max.			Conditions			
No.	Device Characteristics	Min.	Тур†	+85°C	+125°C	Units	Vdd	Note			
D022	Base IPD	_	0.020	1.0	8.0	μA	1.8	WDT, BOR, FVR and SOSC			
		-	0.025	2.0	9.0	μA	3.0	disabled, all Peripherals inactive			
D022	Base IPD	_	0.25	3.0	10	μA	2.3	WDT, BOR, FVR and SOSC			
		—	0.30	4.0	12	μA	3.0	disabled, all Peripherals inactive, Low-Power Sleep mode			
		—	0.40	6.0	15	μA	5.0	Low-Power Sleep mode			
D022A	Base IPD	_	9.8	16	18	μA	2.3	WDT, BOR, FVR and SOSC			
		_	10.3	18	20	μA	3.0	disabled, all Peripherals inactive, Normal-Power Sleep mode,			
		—	11.5	21	26	μA	5.0	VREGPM = 0			
D023		_	0.26	2.0	9.0	μA	1.8	WDT Current			
		_	0.44	3.0	10	μA	3.0				
D023		—	0.43	6.0	15	μA	2.3	WDT Current			
		_	0.53	7.0	20	μA	3.0				
		_	0.64	8.0	22	μA	5.0				
D023A		_	15	28	30	μA	1.8	FVR Current			
		_	18	30	33	μA	3.0				
D023A		—	18	33	35	μA	2.3	FVR Current			
		_	19	35	37	μA	3.0				
		—	20	37	39	μA	5.0				
D024		—	6.0	17	20	μA	3.0	BOR Current			
D024			7.0	17	30	μΑ	3.0	BOR Current			
			8.0	20	40	μA	5.0				
D24A		—	0.1	4.0	10	μA	3.0	LPBOR Current			
D24A		_	0.35	5.0	14	μA	3.0	LPBOR Current			
		—	0.45	8.0	17	μA	5.0				

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral △ current can be determined by subtracting the base IPD current from this limit. Max. values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

3: ADC clock source is FRC.

TABLE 25-3: POWER-DOWN CURRENTS (IPD)^(1,2) (CONTINUED)

PIC16LF1	507	Operating Conditions: (unless otherwise stated) Low-Power Sleep Mode								
PIC16F1507		Low-Po	ower Sle	ep Mode,	VREGPM	= 1				
Param.	Device Characteristics Min. Typt Max. Max. Units			Conditions						
No.	Device Characteristics	s Min. Typ† +85°C +125°C Units		Units	Vdd	Note				
D026		—	0.11	1.5	9.0	μA	1.8	ADC Current (Note 3),		
		_	0.12	2.7	10	μA	3.0	No conversion in progress		
D026		_	0.30	4.0	11	μA	2.3	ADC Current (Note 3) , No conversion in progress		
		_	0.35	5.0	13	μA	3.0			
		—	0.45	8.0	16	μA	5.0			
D026A*		—	250	_	—	μA	1.8	ADC Current (Note 3),		
		-	250	—	—	μA	3.0	Conversion in progress		
D026A*		_	280		_	μA	2.3	ADC Current (Note 3),		
		_	280		_	μA	3.0	Conversion in progress		
		_	280	_	_	μA	5.0			

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral ∆ current can be determined by subtracting the base IPD current from this limit. Max. values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to Vss.

3: ADC clock source is FRC.

*

TABLE 25-4: I/O PORTS

Standard Operating Conditions (unless otherwise st	se stated)
--	------------

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions					
	VIL	Input Low Voltage	•				•					
		I/O PORT:										
D030		with TTL buffer	_		0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$					
D030A			_	_	0.15 VDD	V	$1.8V \le V\text{DD} \le 4.5V$					
D032		MCLR	—		0.2 VDD	V						
	VIH	Input High Voltage					·					
		I/O PORT:										
D040		with TTL buffer	2.0		_	V	$4.5V \leq V\text{DD} \leq 5.5V$					
D040A			0.25 VDD +	_	_	V	$1.8V \le V\text{DD} \le 4.5V$					
			0.8									
D042		MCLR	0.8 VDD	—	—	V						
	lı∟	Input Leakage Current ⁽¹⁾										
D060		I/O Ports	—	± 5	± 125	nA	$Vss \le VPIN \le VDD$, Pin at high-impedance, 85°C					
			—	± 5	± 1000	nA	$Vss \le VPIN \le VDD,$ Pin at high-impedance, 125°C					
D061		MCLR ⁽²⁾	—	± 50	± 200	nA	$Vss \le VPIN \le VDD,$ Pin at high-impedance, 85°C					
	IPUR	Weak Pull-up Current					•					
D070*			25	100	200	μA	VDD = 3.3V, VPIN = VSS					
			25	140	300	μA	VDD = 5.0V, VPIN = VSS					
	Vol	Output Low Voltage			•	•	·					
D080		I/O Ports	-	_	0.6	v	IOL = 8 mA, VDD = 5V IOL = 6 mA, VDD = 3.3V IOL = 1.8 mA, VDD = 1.8V					
	Voн	Output High Voltage					•					
D090		I/O Ports	Vdd - 0.7	_	_	v	IOH = 3.5 mA, VDD = 5V IOH = 3 mA, VDD = 3.3V IOH = 1 mA, VDD = 1.8V					
		Capacitive Loading Specifi	cations on Out	put Pins		•	•					
D101A*	CIO	All I/O pins		_	50	pF						
						· · ·						

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined as current sourced by the pin.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
		Program Memory Programming Specifications					
D110	VIHH	Voltage on MCLR/VPP pin	8.0	_	9.0	V	(Note 2)
D112	VPBE	VDD for Bulk Erase	2.7	_	VDDMAX	V	
D113	VPEW	VDD for Write or Row Erase	VDDMIN		VDDMAX	V	
D114	IPPPGM	Current on MCLR/VPP during Erase/Write	—	1.0	_	mA	
D115	IDDPGM	Current on VDD during Erase/Write	—	5.0	—	mA	
D121	Ер	Program Flash Memory Cell Endurance	10K	_	_	E/W	-40°C ≤ TA ≤ +85°C (Note 1)
D122	VPRW	VDD for Read/Write	VDDMIN	_	VDDMAX	V	
D123	Tiw	Self-timed Write Cycle Time	_	2	2.5	ms	
D124	TRETD	Characteristic Retention	—	40	—	Year	Provided no other specifications are violated
D125	EHEFC	High-Endurance Flash Cell	100K		_	E/W	$0^{\circ}C \le TA \le +60^{\circ}C$, lower byte last 128 addresses

TABLE 25-5: MEMORY PROGRAMMING SPECIFICATIONS

Standard Operating Conditions (unless otherwise stated)

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

2: Required only if single-supply programming is disabled.

TABLE 25-6: THERMAL CHARACTERISTICS

Standar	d Operating	Conditions (unless otherwise stated)			
Param. No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance Junction to Ambient	62.2	°C/W	20-pin DIP package
			77.7	°C/W	20-pin SOIC package
			87.3	°C/W	20-pin SSOP package
			46.2	°C/W	20-pin QFN 4x4mm package
			32.8	°C/W	20-pin UQFN 4x4mm package
TH02	θJC	Thermal Resistance Junction to Case	27.5	°C/W	20-pin DIP package
			23.1	°C/W	20-pin SOIC package
			31.1	°C/W	20-pin SSOP package
			13.2	°C/W	20-pin QFN 4x4mm package
			27.4	°C/W	20-pin UQFN 4x4mm package
TH03	TJMAX	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation		W	$PINTERNAL = IDD \times VDD^{(1)}$
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power	_	W	Pder = PDmax (Tj - Ta)/θja ⁽²⁾

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature; TJ = Junction Temperature


25.4 AC Characteristics

Timing Parameter Symbology has been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

Т			
F	Frequency	Т	Time
Lowercase letters (pp) and their meanings:			
рр			
сс	CCP1	osc	CLKIN
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDIx	sc	SCKx
do	SDO	ss	SS
dt	Data in	tO	TOCKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Uppercase letters and their meanings:			
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

FIGURE 25-4: LOAD CONDITIONS








TABLE 25-7: CLOCK OSCILLATOR TIMING REQUIREMENTS

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	DC	—	0.5	MHz	External Clock (ECL)				
			DC	—	4	MHz	External Clock (ECM)				
			DC	—	20	MHz	External Clock (ECH)				
OS02	Tosc	External CLKIN Period ⁽¹⁾	50	_	∞	ns	External Clock (EC)				
OS03	TCY	Instruction Cycle Time ⁽¹⁾	200	TCY	DC	ns	Tcy = 4/Fosc				

Standard Operating Conditions (unless otherwise stated)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to CLKIN pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

TABLE 25-8: OSCILLATOR PARAMETERS

Standar	Standard Operating Conditions (unless otherwise stated)										
Param. No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions			
OS08	HFosc	Internal Calibrated HFINTOSC Frequency ⁽¹⁾	±2%		16.0	—	MHz	VDD = 3.0V, TA = 25°C, (Note 2)			
OS09	LFosc	Internal LFINTOSC Frequency	—	_	31	—	kHz	(Note 3)			
OS10*	TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time	—	_	5	15	μS				
OS10A*	TLFOSC ST	LFINTOSC Wake-up from Sleep Start-up Time	—		0.5	_	ms	$-40^\circ C \le T_A \le +125^\circ C$			

These parameters are characterized but not tested.


† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

2: See Figure 25-6: "HFINTOSC Frequency Accuracy over Device VDD and Temperature", Figure 26-51: "HFINTOSC Accuracy Over Temperature, VDD = 1.8V, PIC16LF1507 Only", and Figure 26-52: "HFINTOSC Accuracy Over Temperature, 2.3V ≤ VDD ≤ 5.5V".

3: See Figure 26-49: "LFINTOSC Frequency over VDD and Temperature, PIC16LF1507 Only", and Figure 26-50: "LFINTOSC Frequency over VDD and Temperature, PIC16F1507".

FIGURE 25-6: HFINTOSC FREQUENCY ACCURACY OVER VDD AND TEMPERATURE








TABLE 25-9:	CLKOUT AND I/O TIMING PARAMETERS
-------------	----------------------------------

Standard Operating Conditions (unless otherwise stated)								
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions	
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ ⁽¹⁾		_	70	ns	$3.3V \le V\text{DD} \le 5.0V$	
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ ⁽¹⁾	—		72	ns	$3.3V \le V\text{DD} \le 5.0V$	
OS13	TckL2ioV	CLKOUT↓ to Port out valid ⁽¹⁾	—	-	20	ns		
OS14	TioV2ckH	Port input valid before CLKOUT↑ ⁽¹⁾	Tosc + 200 ns		_	ns		
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	ns	$3.3V \le V\text{DD} \le 5.0V$	
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in setup time)	50	_	—	ns	$3.3V \leq V\text{DD} \leq 5.0V$	
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	—	—	ns		
OS18*	TioR	Port output rise time		40 15	72 32	ns	$\begin{array}{l} VDD\texttt{D}\texttt{=}1.8V\\ 3.3V \leq VDD \leq 5.0V \end{array}$	
OS19*	TioF	Port output fall time	_	28 15	55 30	ns	$\begin{array}{l} VDD \mbox{=} 1.8V \\ 3.3V \le VDD \le 5.0V \end{array}$	
OS20*	Tinp	INT pin input high or low time	25	—	—	ns		
OS21*	Tioc	Interrupt-on-change new input level time	25		_	ns		

* These parameters are characterized but not tested.

 \dagger Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in EXTRC mode where CLKOUT output is 4 x Tosc.

FIGURE 25-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




TABLE 25-10:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET PARAMETERS


Standar	Standard Operating Conditions (unless otherwise stated)										
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
30	ТмсL	MCLR Pulse Width (low)	2	_	_	μs					
31	TWDTLP	Low-Power Watchdog Timer Time-out Period	10	16	27	ms	VDD = 3.3V-5V, 1:512 Prescaler used				
33*	TPWRT	Power-up Timer Period	40	65	140	ms	PWRTE = 0				
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	—	—	2.0	μS					
35	VBOR	Brown-out Reset Voltage ⁽¹⁾	2.55	2.70	2.85	V	BORV = 0				
			2.35 1.80	2.45 1.90	2.58 2.05	V V	BORV = 1 (PIC16F1507) BORV = 1 (PIC16LF1507)				
36*	VHYST	Brown-out Reset Hysteresis	0	25	75	mV	$-40^\circ C \le T_A \le +85^\circ C$				
37*	TBORDC	Brown-out Reset DC Response Time	1	16	35	μS	$VDD \leq VBOR$				
38	Vlpbor	Low-Power Brown-Out Reset Voltage	1.8	2.1	2.5	V	LPBOR = 1				

These parameters are characterized but not tested.

*

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 25-9: BROWN-OUT RESET TIMING AND CHARACTERISTICS



Note 1: To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.

FIGURE 25-10: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS





	TABLE 25-11:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
--	--------------	---

Standar	d Operating	Conditions (u	nless otherwis	e stated)					
Param. No.	Sym.		Characteristic		Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High F	Pulse Width No Prescaler		0.5 Tcy + 20	—	_	ns	
		With Prescaler		10	_	_	ns		
41*	T⊤0L	T0CKI Low P	v Pulse Width No Prescaler With Prescaler		0.5 Tcy + 20	_	_	ns	
					10	_	_	ns	
42*	TT0P	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value
45*	T⊤1H	T1CKI High	Synchronous, N	Synchronous, No Prescaler				ns	
		Time	Synchronous, with Prescaler		15	_		ns	
			Asynchronous		30	_		ns	
46*	T⊤1L	T1CKI Low	Synchronous, No Prescaler(Synchronous, with Prescaler		0.5 Tcy + 20	_		ns	
		Time			15	_		ns	
			Asynchronous		30	_		ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	—	ns	N = prescale value
			Asynchronous		60	—	—	ns	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Ec	ge to Timer	2 Tosc	-	7 Tosc	_	Timers in Sync mode

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
CLC01*	TCLCIN	CLC input time	_	7	_	ns			
CLC02*	TCLC	CLC module input to output propagation time	_	24 12		ns ns	VDD = 1.8V VDD > 3.6V		
CLC03*	TCLCOUT	CLC output time Rise Time		OS18	_	—	(Note 1)		
		Fall Time		OS19	_	—	(Note 1)		
CLC04*	FCLCMAX	CLC maximum switching frequency		45	_	MHz			
*	These para	ameters are characterized but not tested.							

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

Note 1:See Table 25-9 for OS18 and OS19 rise and fall times.

TABLE 25-13: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS^(1,2,3)

Operating Conditions (unless otherwise stated)

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD01	NR	Resolution	_	_	10	bit	
AD02	Eı∟	Integral Error	_	±1	±1.7	LSb	VREF = 3.0V
AD03	Edl	Differential Error	—	±1	±1	LSb	No missing codes VREF = 3.0V
AD04	EOFF	Offset Error	_	±1	±2.5	LSb	VREF = 3.0V
AD05	Egn	Gain Error	_	±1	±2.0	LSb	VREF = 3.0V
AD06	VREF	Reference Voltage	1.8	_	VDD	V	VREF = (VRPOS - VRNEG) (Note 4)
AD07	VAIN	Full-Scale Range	Vss	_	VREF	V	
AD08	Zain	Recommended Impedance of Analog Voltage Source	—	—	10	kΩ	Can go higher if external $0.01 \mu F$ capacitor is present on input pin.

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1:Total Absolute Error includes integral, differential, offset and gain errors.

2: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

3: See Section 26.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

4: ADC VREF is selected by ADPREF<0> bit.










TABLE 25-14: ADC CONVERSION REQUIREMENTS

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD130*	TAD	ADC Clock Period (TADC)	1.0	—	6.0	μS	Fosc-based
		ADC Internal FRC Oscillator Period (TFRC)	1.0	2.0	6.0	μS	ADCS<2:0> = x11 (ADC FRC mode
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	—	11	—	Tad	Set GO/DONE bit to conversion complete
AD132*	TACQ	Acquisition Time	_	5.0	_	μS	
AD133*	Тнср	Holding Capacitor Disconnect Time	_	1/2 TAD 1/2 TAD + 1TCY	_		Fosc-based ADCS<2:0> = x11 (ADC FRC mode)

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following TCY cycle.

26.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.

FIGURE 26-1: IDD, EXTERNAL CLOCK (ECL), LOW-POWER MODE, Fosc = 32 kHz, PIC16LF1507 ONLY




FIGURE 26-2: IDD, EXTERNAL CLOCK (ECL), LOW-POWER MODE, Fosc = 32 kHz, PIC16F1507 ONLY




FIGURE 26-3: IDD, EXTERNAL CLOCK (ECL), LOW-POWER MODE, Fosc = 500 kHz, PIC16LF1507 ONLY





FIGURE 26-4: IDD, EXTERNAL CLOCK (ECL), LOW-POWER MODE, Fosc = 500 kHz, PIC16F1507 ONLY








FIGURE 26-6: IDD MAXIMUM, EXTERNAL CLOCK (ECM), MEDIUM POWER MODE, PIC16LF1507 ONLY




FIGURE 26-7: IDD TYPICAL, EXTERNAL CLOCK (ECM), MEDIUM POWER MODE, PIC16F1507 ONLY




FIGURE 26-8: IDD MAXIMUM, EXTERNAL CLOCK (ECM), MEDIUM POWER MODE, PIC16F1507 ONLY




FIGURE 26-9: IDD TYPICAL, EXTERNAL CLOCK (ECH), HIGH-POWER MODE, PIC16LF1507 ONLY




FIGURE 26-10: IDD MAXIMUM, EXTERNAL CLOCK (ECH), HIGH-POWER MODE, PIC16LF1507 ONLY




FIGURE 26-11: IDD TYPICAL, EXTERNAL CLOCK (ECH), HIGH-POWER MODE, PIC16F1507 ONLY







FIGURE 26-12: IDD MAXIMUM, EXTERNAL CLOCK (ECH), HIGH-POWER MODE, PIC16F1507 ONLY


















FIGURE 26-15: IDD, MFINTOSC, Fosc = 500 kHz, PIC16LF1507 ONLY



















FIGURE 26-19: IDD TYPICAL, HFINTOSC, PIC16F1507 ONLY
















IPD, WATCHDOG TIMER (WDT), PIC16LF1507 ONLY 2.0 1.8 Max: 85°C + 3σ Typical: 25°C 1.6 Max. 1.4 1.2 (PD (JA) 1.0 0.8 0.6 Typical 0.4 0.2 0.0 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.6 3.8 VDD (V)



















FIGURE 26-27: IPD, BROWN-OUT RESET (BOR), BORV = 0, PIC16LF1507 ONLY





















FIGURE 26-31: VOH vs. IOH OVER TEMPERATURE, VDD = 5.5V, PIC16F1507 ONLY


















FIGURE 26-35: VOH vs. IOH OVER TEMPERATURE, VDD = 1.8V, PIC16LF1507 ONLY










FIGURE 26-37: POR RELEASE VOLTAGE





























© 2011-2015 Microchip Technology Inc.

































FIGURE 26-50: LFINTOSC FREQUENCY OVER VDD AND TEMPERATURE, PIC16F1507 ONLY



PIC16(L)F1507

FIGURE 26-51: HFINTOSC ACCURACY OVER TEMPERATURE, VDD = 1.8V, PIC16LF1507 ONLY









FIGURE 26-53: SLEEP MODE, WAKE PERIOD WITH HFINTOSC SOURCE, PIC16LF1507 ONLY

PIC16(L)F1507







FIGURE 26-55: SLEEP MODE, WAKE PERIOD WITH HFINTOSC SOURCE, VREGPM = 0, PIC16F1507 ONLY



27.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
- MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

27.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window

Project-Based Workspaces:

- · Multiple projects
- · Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- · Built-in support for Bugzilla issue tracker

27.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

27.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

27.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

27.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB X IDE compatibility

27.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

27.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

27.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

27.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

27.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

27.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.


27.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

28.0 PACKAGING INFORMATION

28.1 Package Marking Information




Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


* Standard PICmicro[®] device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Package Marking Information (Continued)

20-Lead SSOP (5.30 mm)



20-Lead QFN (4x4x0.9 mm) 20-Lead UQFN (4x4x0.5 mm)




Legend	: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

* Standard PICmicro® device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Example PIC16F1507 -I/SS @3 1120123

Example




28.2 Package Details

The following sections give the technical details of the packages.

20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	INCHES			
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	е		.100 BSC	
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	_
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.980	1.030	1.060
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	с	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-019B


20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging













Microchip Technology Drawing C04-094C Sheet 1 of 2



http://www.microchip.com/packaging





VIEW C

U		L N	/ILLIMETER	S		
Dimension Lim	nits	MIN	NOM	MAX		
Number of Pins	N		20			
Pitch	е		1.27 BSC			
Overall Height	Α	-	-	2.65		
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	Е		10.30 BSC			
Molded Package Width	E1	7.50 BSC				
Overall Length	D	12.80 BSC				
Chamfer (Optional)	h	0.25	-	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1	1.40 REF				
Lead Angle	Θ	0°	-	-		
Foot Angle	φ	0°	-	8°		
Lead Thickness	С	0.20	-	0.33		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

For the most current package drawings, please see the Microchip Packaging Specification located at

Notes:


Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN


	MILLIMETERS			
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X20)	X			0.60
Contact Pad Length (X20)	Y			1.95
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.45		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A



For the most current package drawings, please see the Microchip Packaging Specification located at

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

http://www.microchip.com/packaging

	MILLIMETERS			
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		20	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	с	0.09	-	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

Note:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Dimension Limits			MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

20-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



A3

Е

E2

D

D2

b

L

Κ

2.60

2.60

0.18

0.30

0.20

0.20 REF

4.00 BSC

2.70

4.00 BSC

2.70

0.25

0.40

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

Contact Thickness

Exposed Pad Width

Exposed Pad Length

Contact-to-Exposed Pad

Overall Width

Overall Length

Contact Width

Contact Length

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126B


2.80


2.80

0.30

0.50

20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4 mm Body [QFN] With 0.40 mm Contact Length






	MILLIMETERS					
Dimensio	Dimension Limits		NOM	MAX		
Contact Pitch	E		0.50 BSC			
Optional Center Pad Width	W2	2.5				
Optional Center Pad Length	T2			2.50		
Contact Pad Spacing			3.93			
Contact Pad Spacing	C2		3.93			
Contact Pad Width	X1			0.30		
Contact Pad Length Y1				0.73		
Distance Between Pads	G	0.20				


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2126A






Microchip Technology Drawing C04-255A Sheet 1 of 2

20-Lead Ultra Thin Plastic Quad Flat, No Lead Package (GZ) - 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	MILLIMETERS			
Dimension I		MIN	NOM	MAX	
Number of Terminals	N		20		
Pitch	е		0.50 BSC		
Overall Height	Α	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.127 REF			
Overall Width	E	4.00 BSC			
Exposed Pad Width	E2	2.60	2.70	2.80	
Overall Length	D	4.00 BSC			
Exposed Pad Length	D2	2.60	2.70	2.80	
Terminal Width	b	0.20	0.25	0.30	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed-Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-255A Sheet 2 of 2

20-Lead Ultra Thin Plastic Quad Flat, No Lead Package (GZ) - 4x4x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			2.80
Optional Center Pad Length	Y2			2.80
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X20)	X1			0.30
Contact Pad Length (X20)	Y1			0.80
Contact Pad to Center Pad (X20)	G1	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2255A

PIC16(L)F1507

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (6/2011)

Original release.

Revision B (04/2014)

Updated Electrical Specifications and added Characterization Data.

Revision C (06/2014)

Updated with new 20-lead UQFN 4x4x0.5mm package.

Updated Product Identification System page and added new specifications for new packages.

Updated Table 25-6.

Revision D (10/2015)

Added Section 3.2 High Endurance Flash. Updated Figure 22-1; Register 22-3; and Sections 20.1.5, 22.9.1.2, 22.11.1, and 25.1.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	[X] ⁽¹⁾ - X T Tape and Reel Temperature Option Range	/ <u>XX</u> Package	XXX Pattern	Ex a)	F	I ples: PIC16LF1507T - I/SO Tape and Reel,
Device:	PIC16LF1507, PIC16F1507			b) c)	S F I F	ndustrial temperature, SOIC package PIC16F1507 - I/P ndustrial temperature PIDIP package PIC16F1507 - E/ML 298
Tape and Reel Option:	Blank = Standard packaging (tul T = Tape and Reel ⁽¹⁾	be or tray)		0,	Ē	Extended temperature, QFN package QTP pattern #298
Temperature Range:		ndustrial) Extended)				
Package:	GZ = Micro Lead Frame (4x ML = Micro Lead Frame (4x P = Plastic DIP SO = SOIC SS = SSOP			No	te 1	Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package
Pattern:	QTP, SQTP, Code or Special Req (blank otherwise)	uirements			2	 availability with the Tape and Reel option. For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-917-5

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614

Fax: 678-957-1455 Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

CY8C20524-12PVXIT MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F478KPMC2-G-SNE2 MB95F564KPF-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F818KPMC1-G-SNE2 901015X CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 LC87F0G08AUJA-AH CP8361BT CG8421AF MB95F202KPF-G-SNE2 DF36014FPV 5962-8768407MUA MB95F318EPMC-G-SNE2 MB94F601APMC1-GSE1 MB95F656EPF-G-SNE2 LC78615E-01US-H LC87F5WC8AVU-QIP-H MB95F108AJSPMC-G-JNE1 73S1210F-68M/F/PJ MB89F538-101PMC-GE1 LC87F7DC8AVU-QIP-H MB95F876KPMC-G-SNE2 MB88386PMC-GS-BNDE1 LC87FBK08AU-SSOP-H LC87F2C64AU-QFP-H MB95F636KNWQN-G-118-SNE1 MB95F136NBSTPFV-GS-N2E1 LC87F5NC8AVU-QIP-E LC87F76C8AU-TQFP-E LC87F2G08AU-SSOP-E CP8085AT MB95F564KPF-G-UNE2 MC9S08PA4VWJ MC9S08QG8CDTE MC9S08SH4CWJR