

# 40/44-Pin Flash Microcontrollers with XLP and mTouch<sup>®</sup> Technology

#### Devices included in this data sheet

- PIC16F707
- PIC16LF707

#### **High-Performance RISC CPU**

- Only 35 Single-Word Instructions to Learn:
- All single-cycle instructions except branches
- Operating Speed:
- DC 20 MHz clock input
  DC 200 ns instruction cycle
- DC 200 ns instru
   Interrupt Capability
- Interrupt Capability
   A Level Deep Hardware
- 8-Level Deep Hardware Stack
- Direct, Indirect and Relative Addressing modes
  Processor Read Access to Program Memory
- Pinout Compatible to other 40-Pin PIC16CXXX and PIC16FXXX Microcontrollers

#### Memory

- 8K x 14 Words of Flash Program Memory
- 363 Bytes of Data Memory (SRAM)

#### **Special Microcontroller Features**

- Precision Internal Oscillator:
  - 16 MHz or 500 kHz operation
  - Factory calibrated to ±1%, typical
  - Software selectable ÷1, ÷2, ÷4 or ÷8 divider
- 31 kHz Low-Power Internal Oscillator
- External Oscillator Block with:
  - Three crystal/resonator modes up to 20 MHz
  - Three external clock modes up to 20 MHz
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Oscillator Start-Up Timer (OST)
- Brown-out Reset (BOR):
  - Selectable between two trip points
- Disabled in Sleep option
- Watchdog Timer (WDT)
- Programmable Code Protection
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via Two Pins
- In-Circuit Debug (ICD) via Two Pins
- Multiplexed Master Clear with Pull-up/Input Pin
- Industrial and Extended Temperature Range

- Operating Voltage Range:
- 1.8V to 3.6V (PIC16LF707)
- 1.8V to 5.5V (PIC16F707)

### Extreme Low-Power Management PIC16LF707 with XLP

- Sleep mode: 20 nA @ 1.8V, typical
- Watchdog Timer: 500 nA @ 1.8V, typical
- Timer1 Oscillator: 600 nA @ 1.8V, typical
   @ 32 kHz

#### mTouch<sup>®</sup> Technology Features

- Up to 32 Channels
- Two Capacitive Sensing modules:
  - Acquire two samples simultaneously
- Multiple Power modes:
  - Operation during Sleep
  - Proximity sensing with ultra low µA current
- Adjustable Waveform Min. and Max. for Optimal Noise Performance
- 1.8V to 5.5V Operation (3.6V max. for PIC16LF707)

#### **Analog Features**

- A/D Converter:
  - 8-bit resolution and up to 14 channels
  - Conversion available during Sleep
  - Selectable 1.024V/2.048V/4.096V voltage reference
- On-chip 3.2V Regulator (PIC16F707 device only)

#### **Peripheral Highlights**

- Up to 35 I/O Pins and One Input-only Pin:
  - High current source/sink for direct LED drive
  - Interrupt-on-pin change
  - Individually programmable weak pull-ups
- Timer0/A/B: 8-Bit Timer/Counter with 8-Bit Prescaler
- Enhanced Timer1/3:
  - Dedicated low-power 32 kHz oscillator driver
  - 16-bit timer/counter with prescaler
  - External Gate Input mode with toggle and single shot modes
  - Interrupt-on-gate completion
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler

- Two Capture, Compare, PWM modules (CCP):
  - 16-bit Capture, max. resolution 12.5 ns
  - 16-bit Compare, max. resolution 200 ns
  - 10-bit PWM, max. frequency 20 kHz
- Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)
- Synchronous Serial Port (SSP):
  - SPI (Master/Slave)
  - I<sup>2</sup>C (Slave) with Address Mask

- Voltage Reference module:
  - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
  - 5-bit rail-to-rail resistive DAC with positive reference selection


Devid	ce	Program Memory Flash (words)	SRAM (bytes)	High Endurance Flash (bytes)	I/Os	Capacitive Touch Channels	8-bit A/D (ch)	AUSART	ССР	Timers 8/16-bit
PIC16(L)	)F707	8192	363	128	36	32	14	Yes	2	4/2


#### PIN DIAGRAMS


SURE 1:	40-PIN PDIP			
	VPP/MCLR/RE3	1	$\bigcirc$	40 RB7/CPSB15/ICSPDAT
	VCAP <sup>(3)</sup> /SS <sup>(2)</sup> /AN0/RA0	2		39 RB6/CPSB14/ICSPCLK
	CPSA0/AN1/RA1	3		38 RB5/AN13/CPSB13/T1G/T3CKI
	DACOUT/CPSA1/AN2/RA2	4		37 RB4/AN11/CPSB12
	CPSA2/VREF/AN3/RA3	5		36 RB3/AN9/CPSB11/CCP2 <sup>(1)</sup>
	TACKI/T0CKI/CPSA3/RA4	6		35 RB2/AN8/CPSB10
	VCAP <sup>(3)</sup> /SS <sup>(2)</sup> /CPSA4/AN4/RA5	7	07	34 RB1/AN10/CPSB9
	CPSA5/AN5/RE0	8	E	33 RB0/AN12/CPSB8/INT
	CPSA6/AN6/RE1	9	161	
	CPSA7/AN7/RE2	10	PIC	31 Vss
	VDD	11	07/1	30 RD7/CPSA15
	Vss	12	3F7	29 RD6/CPSA14
	CLKIN/OSC1/CPSB0/RA7	13	PIC16F707/PIC16LF707	28 RD5/CPSA13
VCA	NP <sup>(3)</sup> /CLKOUT/OSC2/CPSB1/RA6	14	ā	27 RD4/CPSA12
	T1CKI/T1OSO/CPSB2/RC0	15		26 RC7/CPSA11/RX/DT
	CCP2 <sup>(1)</sup> /T1OSI/CPSB3/RC1	16		25 RC6/CPSA10/TX/CK
	TBCKI/CCP1/CPSB4/RC2	17		24 RC5/CPSA9/SDO
	SCL/SCK/RC3	18		23 RC4/SDI/SDA
	T3G/CPSB5/RD0	19		22 RD3/CPSA8
	CPSB6/RD1	20		21 RD2/CPSB7

Note 1: CCP2 pin location may be selected as RB3 or RC1.

- 2: SS pin location may be selected as RA5 or RA0.
- 3: PIC16F707 only.







### PIN ALLOCATION TABLE

#### TABLE 1: 40/44-PIN ALLOCATION TABLE FOR PIC16F707/PIC16LF707

TABL	E 1:	40	/44-P		-064	AHOP		FURP	IC16F707	PICIO				_	
Q	40-Pin PDIP	40-Pin UQFN	44-Pin TQFP	44-Pin QFN	ANSEL	A/D	DAC	Cap Sensor	Timers	ССР	AUSART	SSP	Interrupt	Pull-up	Basic
RA0	2	17	19	19	Y	AN0	—		_	—	—	SS <sup>(3)</sup>	—	—	VCAP <sup>(4)</sup>
RA1	3	18	20	20	Y	AN1	—	CPSA0	_	—	—		—	_	—
RA2	4	19	21	21	Y	AN2	DACOUT	CPSA1	—	—	—	_	—	—	—
RA3	5	20	22	22	Y	AN3/ Vref	Vref	CPSA2	_	_	_	_	_	_	—
RA4	6	21	23	23	Y	_	—	CPSA3	T0CKI/ TACKI	—	—	-	—	—	—
RA5	7	22	24	24	Y	AN4	_	CPSA4	_	_	—	SS <sup>(3)</sup>	—	—	VCAP <sup>(4)</sup>
RA6	14	29	31	33	Y	_	—	CPSB1	_	_	—	_	—	—	OSC2/ CLKOUT/ VCAP <sup>(4)</sup>
RA7	13	28	30	32	Y	—	—	CPSB0	_	—	—	_	—	-	OSC1/ CLKIN
RB0	33	8	8	9	Y	AN12	_	CPSB8	_	—	_	_	IOC/INT	Y	—
RB1	34	9	9	10	Y	AN10	_	CPSB9	_	_	—	_	IOC	Y	—
RB2	35	10	10	11	Y	AN8	—	CPSB10	—	—	—	_	IOC	Y	—
RB3	36	11	11	12	Y	AN9	_	CPSB11	_	CCP2 <sup>(2)</sup>	_		IOC	Y	—
RB4	37	12	14	14	Y	AN11	—	CPSB12	-	—	_	_	IOC	Y	—
RB5	38	13	15	15	Y	AN13	—	CPSB13	T1G/ T3CKI	—	_	_	IOC	Y	—
RB6	39	14	16	16	Y	-	—	CPSB14	—	—	—		IOC	Y	ICSPCLK/ ICDCLK
RB7	40	15	17	17	Y	_	—	CPSB15	_	—	_	_	IOC	Y	ICSPDAT/ ICDDAT
RC0	15	30	32	34	Y	—	—	CPSB2	T1OSO/ T1CKI	—	—		—	—	—
RC1	16	31	35	35	Y	-		CPSB3	T10SI	CCP2 <sup>(2)</sup>	-	_	_	—	_
RC2	17	32	36	36	Y	—	—	CPSB4	TBCKI	CCP1	_		—	—	—
RC3	18	33	37	37	_	-	_	_	_	-	-	SCK/ SCL	-	-	-
RC4	23	38	42	42	—	—	—	—	-	-	—	SDI/ SDA	_	—	—
RC5	24	39	43	43	Y	—	_	CPSA9	_	-	-	SDO	-	—	_
RC6	25	40	44	44	Y	—		CPSA10	_	—	TX/CK		—	—	—
RC7	26	1	1	1	Y	—	_	CPSA11	_	-	RX/DT	-	-	—	_
RD0	19	34	38	38	Y		—	CPSB5	T3G	_	—		—	—	—
RD1	20	35	39	39	Y	-	_	CPSB6	_	_	-	_	_	_	
RD2	21	36	40	40	Y	—	—	CPSB7	_	—	_	—	—	—	—
RD3	22	37	41	41	Y	-	_	CPSA8			-	-		-	_
RD4	27	2	2	2	Y	—	—	CPSA12	_	—	—	—	—	—	_
RD5	28	3	3	3	Y	-	_	CPSA13	_	_	_	-	_	—	_
RD6	29	4	4	4	Y	—	—	CPSA14	_	—	—	—	—	—	_
RD7	30	5	5	5	Y	—	_	CPSA15			-	-		-	
RE0	8	23	25	25	Y	AN5		CPSA5	_	—	_	—	—	—	—
RE1	9	24	26	26	Y	AN6	_	CPSA6	_	_	_	_	_	—	_
RE2	10	25	27	27	Y	AN7	—	CPSA7	_	—		_	—	—	—
RE3	1	16	18	18	—	—	—	—	—	—	—	_	—	Y(1)	MCLR/ VPP

**Note 1:** Pull-up activated only with external MCLR configuration.

2: RC1 is the default pin location for CCP2. RB3 may be selected by changing the CCP2SEL bit in the APFCON register.

3: RA5 is the default pin location for SS. RA0 may be selected by changing the SSSEL bit in the APFCON register.

4: PIC16F707 only. VCAP functionality is selectable by the VCAPEN bits in Configuration Word 2.

TABL	E 1:	40	40/44-PIN ALLOCATION TABLE FOR PIC16F707/PIC16LF707												
Q	40-Pin PDIP	40-Pin UQFN	44-Pin TQFP	44-Pin QFN	ANSEL	A/D	DAC	Cap Sensor	Timers	ССР	AUSART	SSP	Interrupt	Pull-up	Basic
Vdd	11, 32	7, 26	7, 28	7, 8, 28		_			—	—	_			—	Vdd
Vss	12, 31	6, 27	6, 29	6, 30, 31		_			_	—	_	_		_	Vss

**Note 1:** Pull-up activated only with external MCLR configuration.

2: RC1 is the default pin location for CCP2. RB3 may be selected by changing the CCP2SEL bit in the APFCON register.

3: RA5 is the default pin location for SS. RA0 may be selected by changing the SSSEL bit in the APFCON register.

4: PIC16F707 only. VCAP functionality is selectable by the VCAPEN bits in Configuration Word 2.

#### **Table of Contents**

1.0	Device Overview	11
2.0	Memory Organization	. 17
3.0	Resets	. 28
4.0	Interrupts	. 38
5.0	Low Dropout (LDO) Voltage Regulator	. 47
6.0	I/O Ports	. 48
7.0	Oscillator Module	. 65
8.0	Device Configuration	. 71
9.0	Analog-to-Digital Converter (ADC) Module	
10.0	Fixed Voltage Reference	. 84
11.0	Digital-to-Analog Converter (DAC) Module	. 86
12.0	Timer0 Module	
13.0	Timer1/3 Modules with Gate Control	93
14.0	TimerA/B Modules	105
15.0	Timer2 Module	108
16.0	Capacitive Sensing Module	110
17.0	Capture/Compare/PWM (CCP) Module	
18.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)	
19.0	SSP Module Overview	
	Program Memory Read	
	Power-Down Mode (Sleep)	
22.0	In-Circuit Serial Programming™ (ICSP™)	
23.0	Instruction Set Summary	
24.0	Development Support	
25.0	Electrical Specifications	
26.0	DC and AC Characteristics Graphs and Charts	
	Packaging Information	
	ndix A: Data Sheet Revision History	
	ndix B: Migrating From Other PIC <sup>®</sup> Devices	
	Aicrochip Website	
	omer Change Notification Service	
	omer Support	
Produ	uct Identification System	266

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)


When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our website at www.microchip.com to receive the most current information on all of our products.

### 1.0 DEVICE OVERVIEW

The PIC16(L)F707 devices are covered by this data sheet. They are available in 40/44-pin packages. Figure 1-1 shows a block diagram of the PIC16(L)F707 devices. Table 1-1 shows the pinout descriptions.



#### TABLE 1-1: PIC16(L)F707 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/SS/Vcap	RA0	TTL	CMOS	General purpose I/O.
	AN0	AN	—	A/D Channel 0 input.
	SS	ST	_	Slave Select input.
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F only).
RA1/AN1/CPSA0	RA1	TTL	CMOS	General purpose I/O.
	AN1	AN	—	A/D Channel 1 input.
	CPSA0	AN		Capacitive sensing A input 0.
RA2/AN2/CPSA1/DACOUT	RA2	TTL	CMOS	General purpose I/O.
	AN2	AN	—	A/D Channel 2 input.
	CPSA1	AN		Capacitive sensing A input 1.
	DACOUT	_	AN	Voltage Reference Output.
RA3/AN3/VREF/CPSA2	RA3	TTL	CMOS	General purpose I/O.
	AN3	AN	_	A/D Channel 3 input.
	VREF	AN	—	A/D Voltage Reference input.
	CPSA2	AN	_	Capacitive sensing A input 2.
RA4/CPSA3/T0CKI/TACKI	RA4	TTL	CMOS	General purpose I/O.
	CPSA3	AN	—	Capacitive sensing A input 3.
	TOCKI	ST	—	Timer0 clock input.
	TACKI	ST	_	TimerA clock input.
RA5/AN4/CPSA4/SS/VCAP	RA5	TTL	CMOS	General purpose I/O.
	AN4	AN	—	A/D Channel 4 input.
	CPSA4	AN	_	Capacitive sensing A input 4.
	SS	ST	_	Slave Select input.
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F only).
RA6/OSC2/CLKOUT/VCAP/	RA6	TTL	CMOS	General purpose I/O.
CPSB1	OSC2	_	XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKOUT	_	CMOS	Fosc/4 output.
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F only).
	CPSB1	AN		Capacitive sensing B input 1.
RA7/OSC1/CLKIN/CPSB0	RA7	TTL	CMOS	General purpose I/O.
	OSC1	XTAL		Crystal/Resonator (LP, XT, HS modes).
	CLKIN	CMOS		External clock input (EC mode).
	CLKIN	ST		RC oscillator connection (RC mode).
	CPSB0	AN	_	Capacitive sensing B input 0.
RB0/AN12/CPSB8/INT	RB0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN12	AN	—	A/D Channel 12 input.
	CPSB8	AN	—	Capacitive sensing B input 8.
	INT	ST	—	External interrupt.
RB1/AN10/CPSB9	RB1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN10	AN	—	A/D Channel 10 input.
	CPSB9	AN	1	Capacitive sensing B input 9.

Name	Function	Input Type	Output Type	Description
RB2/AN8/CPSB10	RB2	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN8	AN	—	A/D Channel 8 input.
	CPSB10	AN	_	Capacitive sensing B input 10.
RB3/AN9/CPSB11/CCP2	RB3	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN9	AN	—	A/D Channel 9 input.
	CPSB11	AN	—	Capacitive sensing B input 11.
	CCP2	ST	CMOS	Capture/Compare/PWM2.
RB4/AN11/CPSB12	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN11	AN	—	A/D Channel 11 input.
	CPSB12	AN	—	Capacitive sensing B input 12.
RB5/AN13/CPSB13/T1G/T3CKI	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN13	AN	—	A/D Channel 13 input.
	CPSB13	AN	—	Capacitive sensing B input 13.
	T1G	ST	—	Timer1 gate input.
	T3CKI	ST	_	Timer3 clock input.
RB6/ICSPCLK/ICDCLK/CPSB14	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	ICSPCLK	ST	—	Serial Programming Clock.
	ICDCLK	ST	—	In-Circuit Debug Clock.
	CPSB14	AN	—	Capacitive sensing B input 14.
RB7/ICSPDAT/ICDDAT/CPSB15	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
	ICDDAT	ST	—	In-Circuit Data I/O.
	CPSB15	AN	_	Capacitive sensing B input 15.
RC0/T1OSO/T1CKI/CPSB2	RC0	ST	CMOS	General purpose I/O.
	T10SO	XTAL	XTAL	Timer1 oscillator connection.
	T1CKI	ST	—	Timer1 clock input.
	CPSB2	AN	—	Capacitive sensing B input 2.
RC1/T1OSI/CCP2/CPSB3	RC1	ST	CMOS	General purpose I/O.
	T1OSI	XTAL	XTAL	Timer1 oscillator connection.
	CCP2	ST	CMOS	Capture/Compare/PWM2.
	CPSB3	AN	—	Capacitive sensing B input 3.
RC2/CCP1/CPSB4/TBCKI	RC2	ST	CMOS	General purpose I/O.
	CCP1	ST	CMOS	Capture/Compare/PWM1.
	CPSB4	AN	—	Capacitive sensing B input 4.
	TBCKI	ST	—	TimerB clock input.
RC3/SCK/SCL	RC3	ST	CMOS	General purpose I/O.
	SCK	ST	CMOS	SPI clock.
	SCL	I <sup>2</sup> C	OD	I <sup>2</sup> C clock.

end:

#### TABLE 1-1: PIC16(L)F707 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RC4/SDI/SDA	RC4	ST	CMOS	General purpose I/O.
	SDI	ST		SPI data input.
	SDA	l <sup>2</sup> C	OD	I <sup>2</sup> C data input/output.
RC5/SDO/CPSA9	RC5	ST	CMOS	General purpose I/O.
	SDO	_	CMOS	SPI data output.
	CPSA9	AN	_	Capacitive sensing A input 9.
RC6/TX/CK/CPSA10	RC6	ST	CMOS	General purpose I/O.
	ТХ	_	CMOS	USART asynchronous transmit.
	СК	ST	CMOS	USART synchronous clock.
	CPSA10	AN	—	Capacitive sensing A input 10.
RC7/RX/DT/CPSA11	RC7	ST	CMOS	General purpose I/O.
	RX	ST	_	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	CPSA11	AN	_	Capacitive sensing A input 11.
RD0/CPSB5/T3G	RD0	ST	CMOS	General purpose I/O.
	CPSB5	AN	—	Capacitive sensing B input 5.
	T3G	ST	_	Timer3 Gate input.
RD1/CPSB6	RD1	ST	CMOS	General purpose I/O.
	CPSB6	AN	_	Capacitive sensing B input 6.
RD2/CPSB7	RD2	ST	CMOS	General purpose I/O.
	CPSB7	AN	_	Capacitive sensing B input 7.
RD3/CPSA8	RD3	ST	CMOS	General purpose I/O.
	CPSA8	AN	_	Capacitive sensing A input 8.
RD4/CPSA12	RD4	ST	CMOS	General purpose I/O.
	CPSA12	AN		Capacitive sensing A input 12.
RD5/CPSA13	RD5	ST	CMOS	General purpose I/O.
	CPSA13	AN	_	Capacitive sensing A input 13.
RD6/CPSA14	RD6	ST	CMOS	General purpose I/O.
	CPSA14	AN		Capacitive sensing A input 14.
RD7/CPSA15	RD7	ST		General purpose I/O.
			CMOS	
	CPSA15	AN	—	Capacitive sensing A input 15.
RE0/AN5/CPSA5	REO	ST	CMOS	General purpose I/O.
	AN5	AN	—	A/D Channel 5 input.
	CPSA5	AN	-	Capacitive sensing A input 5.
RE1/AN6/CPSA6	RE1	ST	CMOS	General purpose I/O.
	AN6	AN	_	A/D Channel 6 input.
	CPSA6	AN	-	Capacitive sensing A input 6.
RE2/AN7/CPSA7	RE2	ST	CMOS	General purpose I/O.
	AN7	AN	_	A/D Channel 7 input.
	CPSA7		_	Capacitive sensing A input 7.
RE3/MCLR/Vpp	RE3	TTL		General purpose input.
	MCLR	ST	—	Master Clear with internal pull-up.
N/	VPP	HV	—	Programming voltage.
VDD	Vdd	Power	—	Positive supply.

TABLE 1-1: PIC16(L)F707 PINOUT DESCRIPTION	(CONTINUED)
--	-------------


Name		Function	Input Type	Output Type	Description			
Vss		Vss	Power	—	Ground reference.			
Legend:	: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I <sup>2</sup> C = Schmitt Trigger input w HV = High Voltage XTAL = Crystal levels							
Note:	The PIC16F707 devices have an internal low dropout voltage regulator. An external capacitor must be connected to one of the available VCAP pins to stabilize the regulator. For more information, see <b>Section 5.0 "Low Dropout (LDO) Voltage Regulator</b> ". The PIC16LF707 devices do not have the voltage regulator and therefore no external capacitor is required.							

#### 2.0 MEMORY ORGANIZATION

#### 2.1 Program Memory Organization

The PIC16(L)F707 has a 13-bit program counter capable of addressing an 8K x 14 program memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h.

#### FIGURE 2-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16(L)F707



#### 2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers (GPRs) and the Special Function Registers (SFRs). Bits RP0 and RP1 are bank select bits.

#### <u>RP1</u> <u>RP0</u>

0	0	$\rightarrow$	Bank 0 is selected
0	1	$\rightarrow$	Bank 1 is selected
1	0	$\rightarrow$	Bank 2 is selected
1	1	$\rightarrow$	Bank 3 is selected

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are the General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank are mirrored in another bank for code reduction and quicker access.

#### 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 363 x 8 bits. Each register is accessed either directly or indirectly through the File Select Register (FSR), (Refer to Section 2.5 "Indirect Addressing, INDF and FSR Registers").

#### 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (refer to Table 2-2). These registers are static RAM.

The Special Function Registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

### TABLE 2-1: DATA MEMORY MAP FOR PIC16(L)F707

Indirect addr. <sup>(*)</sup> TMR0	00h 01h	Indirect addr. <sup>(*)</sup> OPTION	80h 81h	Indirect addr. <sup>(*)</sup> TMR0	100h 101h	Indirect addr. <sup>(*)</sup> OPTION	180h 181h
PCL	02h	PCL	82h	PCL	10111 102h	PCL	182h
STATUS	0211 03h	STATUS	83h	STATUS	102h	STATUS	183h
FSR	0311 04h	FSR	84h	FSR	103h	FSR	184h
PORTA	041 05h	TRISA	85h	TACON	104n 105h	ANSELA	185h
PORTA	05h	TRISA	86h	CPSBCON0	105h	ANSELA	186h
PORTE		TRISB		CPSBCON1		ANSELC	
	07h		87h	CPSACONO	107h	ANSELC	187h
PORTD	08h	TRISD	88h		108h		188h
PORTE	09h	TRISE	89h	CPSACON1	109h	ANSELE	189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	PMDATL	10Ch	PMCON1	18Ch
PIR2	0Dh	PIE2	8Dh	PMADRL	10Dh	Reserved	18Dh
TMR1L	0Eh	PCON	8Eh	PMDATH	10Eh	Reserved	18Eh
TMR1H	0Fh	T1GCON	8Fh	PMADRH	10Fh	Reserved	18Fh
T1CON	10h	OSCCON	90h	TMRA	110h		190h
TMR2	11h	OSCTUNE	91h	TBCON	111h		191h
T2CON	12h	PR2	92h	TMRB	112h		192h
SSPBUF	13h	SSPADD/SSPMSK	93h	DACCON0	113h		193h
SSPCON	14h	SSPSTAT	94h	DACCON1	114h		194h
CCPR1L	15h	WPUB	95h		115h		195h
CCPR1H	16h	IOCB	96h		116h	General	196h
CCP1CON	17h	T3CON	97h		117h	Purpose	197h
RCSTA	18h	TXSTA	98h		118h	Register	198h
TXREG	19h	SPBRG	99h	General	119h	16 Bytes	199h
RCREG	1Ah	TMR3L	9Ah	Purpose	11Ah		19Ah
CCPR2L	1Bh	TMR3H	9Bh	Register 11 Bytes	11Bh		19Bh
CCPR2H	1Ch	APFCON	9Ch		11Ch		19Ch
CCP2CON	1Dh	FVRCON	9Dh		11Dh		19Dh
ADRES	1Eh	T3GCON	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
		General		General		General	
General		Purpose Register		Purpose Register		Purpose Register	
Purpose		80 Bytes		80 Bytes		80 Bytes	
Register		00 29,000		00 29100		00 29,000	4556
96 Bytes			EFh	<u> </u>	16Fh		1EFh
		Accesses 70h – 7Fh	F0h	Accesses 70h – 7Fh	170h	Accesses	1F0h
	7Fh	7011 - 7FN	FFh	70n – 7Fn	17Fh	70h – 7Fh	1FFh
BANK 0		BANK 1	],	BANK 2		BANK 3	$\neg$
						DAINN S	
: = Unimple * = Not a pl		data memory locations,	read as	ʻ0',			

#### **TABLE 2-2:** SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 0											
00h <sup>(2)</sup>	INDF	Addres	sing this loca	tion uses co	ntents of FSF	R to address da	ata memory (n	ot a physical i	register)	xxxx xxxx	xxxx xxxx
01h	TMR0		Timer0 Module Register								0000 0000
02h <sup>(2)</sup>	PCL			Program	m Counter (P	C) Least Signi	ficant Byte			0000 0000	0000 0000
03h <sup>(2)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h <sup>(2)</sup>	FSR		•	Indi	rect Data Me	mory Address	Pointer	•	•	xxxx xxxx	uuuu uuuu
05h	PORTA		F	ORTA Data	Latch when	written: PORTA	A pins when rea	ad		xxxx xxxx	uuuu uuuu
06h	PORTB		PORTB Data Latch when written: PORTB pins when read							xxxx xxxx	uuuu uuuu
07h	PORTC		PORTC Data Latch when written: PORTC pins when read							xxxx xxxx	uuuu uuuu
08h	PORTD		Р	ORTD Data	Latch when	written: PORTI	D pins when re	ad		xxxx xxxx	uuuu uuuu
09h	PORTE	—	_	_	_	RE3	RE2	RE1	RE0	xxxx	uuuu
0Ah <sup>(1),(2)</sup>	PCLATH	—	_		Write B	Buffer for the u	pper 5 bits of t	he Program C	Counter	0 0000	0 0000
0Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	TMR3GIF	TMR3IF	TMRBIF	TMRAIF	—	_	_	CCP2IF	00000	00000
0Eh	TMR1L		Holding R	egister for th	ne Least Sign	ificant Byte of	the 16-bit TMF	R1 Register		xxxx xxxx	uuuu uuuu
0Fh	TMR1H		Holding F	Register for th	ne Most Sign	ificant Byte of	the 16-bit TMR	1 Register		xxxx xxxx	uuuu uuuu
10h	T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	0000 00-0	uuuu uu-u
11h	TMR2				Timer2 M	odule Register				0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF		S	ynchronous	Serial Port R	eceive Buffer/	Fransmit Regis	ter		XXXX XXXX	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L			Captu	ure/Compare/	PWM Registe	r 1 (LSB)			XXXX XXXX	uuuu uuuu
16h	CCPR1H			Captu	re/Compare/	PWM Register	1 (MSB)			XXXX XXXX	uuuu uuuu
17h	CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG			I	USART Trans	smit Data Regi	ster			0000 0000	0000 0000
1Ah	RCREG				USART Rece	eive Data Regi	ster			0000 0000	0000 0000
1Bh	CCPR2L		Capture/Compare/PWM Register 2 (LSB)							xxxx xxxx	uuuu uuuu
1Ch	CCPR2H		Capture/Compare/PWM Register 2 (MSB)							XXXX XXXX	uuuu uuuu
1Dh	CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh	ADRES				A/D Re	sult Register				xxxx xxxx	uuuu uuuu
1Fh	ADCON0	—	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter. These registers can be addressed from any bank.

2:

3: Accessible only when SSPM<3:0> = 1001.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 1		•		•	•			•	•	•	
80h <sup>(2)</sup>	INDF	Addres	sing this loca	ition uses co	ntents of FSI	R to address da	ata memory (no	ot a physical	register)	xxxx xxxx	xxxx xxxx
81h	OPTION_REG	RBPU	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h <sup>(2)</sup>	PCL			Program	m Counter (F	C) Least Signi	ficant Byte	•	•	0000 0000	0000 0000
83h <sup>(2)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h <sup>(2)</sup>	FSR			Indi	rect Data Me	mory Address	Pointer			xxxx xxxx	uuuu uuuu
85h	TRISA			F	PORTA Data	Direction Regi	ster			1111 1111	1111 1111
86h	TRISB			F	PORTB Data	Direction Regi	ster			1111 1111	1111 1111
87h	TRISC			F	PORTC Data	Direction Regi	ster			1111 1111	1111 1111
88h	TRISD			F	PORTD Data	Direction Regi	ster			1111 1111	1111 1111
89h	TRISE	_	_	—	_	'1'	TRISE2	TRISE1	TRISE0	1111	1111
8Ah <sup>(1),(2)</sup>	PCLATH	_		_	Write I	Buffer for the u	pper 5 bits of th	ne Program C	Counter	0 0000	0 0000
8Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	TMR3GIE	TMR3IE	TMRBIE	TMRAIE		—	—	CCP2IE	00000	00000
8Eh	PCON	—		—	—		—	POR	BOR	dd	uu
8Fh	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GSS1	T1GSS0	0000 0x00	uuuu uxuu
90h	OSCCON	_	_	IRCF1	IRCF0	ICSL	ICSS	_	_	10 00	10 uu
91h	OSCTUNE	—	-	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	00 0000
92h	PR2				Timer2 P	eriod Register				1111 1111	1111 1111
93h	SSPADD			Synchronou	s Serial Port	(I <sup>2</sup> C mode) Ad	dress Register	r		0000 0000	0000 0000
93h <sup>(3)</sup>	SSPMSK		Sy	nchronous S	Serial Port (I <sup>2</sup>	C mode) Addre	ess Mask Regi	ster		1111 1111	1111 1111
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
95h	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	1111 1111
96h	IOCB	IOCB7	IOCB6	IOCB5	IOCB4	IOCB3	IOCB2	IOCB1	IOCB0	0000 0000	0000 0000
97h	T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	-	T3SYNC	_	TMR3ON	0000 -0-0	uuuu -u-u
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
9Ah	TMR3L		Holding R	egister for th	ne Least Sigr	ificant Byte of	the 16-bit TMR	3 Register	•	xxxx xxxx	uuuu uuuu
9Bh	TMR3H		Holding Register for the Most Significant Byte of the 16-bit TMR3 Register						xxxx xxxx	uuuu uuuu	
9Ch	APFCON	—	—	—	—	—	—	SSSEL	CCP2SEL	00	00
9Dh	FVRCON	FVRRDY	FVREN	—	—	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	x000 0000	x000 0000
9Eh	T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T <u>3GGO</u> / DONE	T3GVAL	T3GSS1	T3GSS0	0000 0x00	uuuu uxuu
9Fh	ADCON1	—	ADCS2	ADCS1	ADCS0	_	_	ADREF1	ADREF0	-00000	-00000

#### **TABLE 2-2:** SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

These registers can be addressed from any bank. 2:

3: Accessible only when SSPM<3:0> = 1001.

#### TABLE 2-2: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 2											
100h <sup>(2)</sup>	INDF	Addres	sing this loca	tion uses co	ntents of FSI	R to address da	ata memory (no	ot a physical i	register)	xxxx xxxx	XXXX XXXX
101h	TMR0		Timer0 Module Register							0000 0000	0000 0000
102h <sup>(2)</sup>	PCL		Program Counter's (PC) Least Significant Byte						0000 0000	0000 0000	
103h <sup>(2)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
104h <sup>()</sup>	FSR		Indirect Data Memory Address Pointer x						xxxx xxxx	uuuu uuuu	
105h	TACON	TMRAON	_	TACS	TASE	TAPSA	TAPS2	TAPS1	TAPS0	0-00 0000	0-00 0000
106h	CPSBCON0	CPSBON	CPSBRM	_	—	CPSBRNG1	CPSBRNG0	CPSBOUT	TBXCS	00 0000	00 0000
107h	CPSBCON1	_	_	-	—	CPSBCH3	CPSBCH2	CPSBCH1	CPSBCH0	0000	0000
108h	CPSACON0	CPSAON	CPSARM	-	—	CPSARNG1	CPSARNG0	CPSAOUT	TAXCS	0 0000	0 0000
109h	CPSACON1	_	_	-	_	CPSACH3	CPSACH2	CPSACH1	CPSACH0	0000	0000
10Ah <sup>(1),(2)</sup>	PCLATH	_	-		Write Buffe	r for the upper	5 bits of the Pre	ogram Count	er	0 0000	0 0000
10Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
10Ch	PMDATL			Program	Memory Re	ad Data Regist	er Low Byte		•	xxxx xxxx	uuuu uuuu
10Dh	PMADRL			Program N	lemory Read	d Address Regi	ster Low Byte			xxxx xxxx	uuuu uuuu
10Eh	PMDATH	_	_		Program	Memory Read	Data Register	High Byte		xx xxxx	uu uuuu
10Fh	PMADRH	_	-		Prog	ram Memory F	Read Address F	Register High	Byte	x xxxx	u uuuu
110h	TMRA				TimerA M	lodule Register				0000 0000	0000 0000
111h	TBCON	TMRBON	—	TBCS	TBSE	TBPSA	TBPS2	TBPS1	TBPS0	0-00 0000	0-00 0000
112h	TMRB		TimerB Module Register						0000 0000	0000 0000	
113h	DACCON0	DACEN	DACLPS	DACOE	—	DACPSS1	DACPSS0	—	—	000- 00	000- 00
114h	DACCON1	_	_	_	DACR4	DACR3	DACR2	DACR1	DACR0	0 0000	0 0000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

**3:** Accessible only when SSPM<3:0> = 1001.

			-	-	-	•	-				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
Bank 3											
180h <sup>(2)</sup>	INDF	Addres	sing this loca	tion uses co	ntents of FSF	R to address da	ata memory (no	ot a physical	register)	xxxx xxxx	xxxx xxxx
181h	OPTION_REG	RBPU	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
182h <sup>(2)</sup>	PCL		Program Counter (PC) Least Significant Byte						0000 0000	0000 0000	
183h <sup>(2)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
184h <sup>(2)</sup>	FSR		Indirect Data Memory Address Pointer					xxxx xxxx	uuuu uuuu		
185h	ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	1111 1111	1111 1111
186h	ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	1111 1111	1111 1111
187h	ANSELC	ANSC7	ANSC6	ANSC5	_	_	ANSC2	ANSC1	ANSC0	111111	111111
188h	ANSELD	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	1111 1111	1111 1111
189h	ANSELE	_	_	_	_	_	ANSE2	ANSE1	ANSE0	111	111
18Ah <sup>(1),(2)</sup>	PCLATH	_	_	_	Write I	Buffer for the u	oper 5 bits of th	ne Program C	Counter	0 0000	0 0000
18Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
18Ch	PMCON1	_	—	—	_	—	—	_	RD	10	10
18Dh	—		Reserved					_	—		
18Eh	—				Re	eserved				_	_
18Fh	—				Re	eserved				_	_
1					11.1						

**TABLE 2-2:** SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 Legend:
 x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations are unimplemented, read as '0'.

 Note
 1:

 The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

 2:
 These registers can be addressed from any bank.

 3:
 Accessible only when SSPM<3:0> = 1001.

#### 2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- the arithmetic status of the ALU
- · the Reset status

R/W-0

• the bank select bits for data memory (SRAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 23.0 "Instruction Set Summary").

**Note 1:** The <u>C and DC</u> bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

R/W-x

R/W-x

R/W-x

#### REGISTER 2-1: STATUS: STATUS REGISTER

R/W-0

R/W-0

11/00-0	1\/ \/ -0	10/00-0	17-1	12-1			
IRP	RP1	RP0	TO	PD	Z	DC <sup>(1)</sup>	C <sup>(1)</sup>
bit 7		·	•			·	bit
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	IRP: Register	r Bank Select b	it (used for ir	ndirect addressi	ng)		
		3 (100h-1FFh)					
	0 <b>= Bank 0, 1</b>	. ,					
bit 6-5		•	lect bits (use	d for direct add	ressing)		
	00 = Bank  0	· /					
	01 = Bank 1 10 = Bank 2						
	11 = Bank 3						
bit 4	TO: Time-out	. ,					
	1 = After pow	/er-up, CLRWDT	instruction c	r SLEEP instruc	ction		
	0 = A WDT ti	me-out occurre	d				
bit 3	PD: Power-d	own bit					
		ver-up or by the					
	0 = By execu	Ition of the SLE	EP instruction	า			
bit 2	Z: Zero bit						
		It of an arithme					
			• .	peration is not z			
bit 1				ADDLW, SUBLW		lions)(")	
		out from the 4th out from the 4t		of the result oc	curred		
bit 0	-			SUBLW, SUBWE	instructions)(1	1)	
	•			bit of the result	,	.,	
				nt bit of the result			
	or Borrow, the po	plarity is reverse	ed. A subtrac	tion is executed	d by adding the		
S	econd operand. F	For rotate (RRF,	RLF) instruc	tions, this bit is I	oaded with eith	er the high-orde	er or low-ord

R-1

R-1

bit of the source register.

#### 2.2.2.2 OPTION Register

The OPTION register, shown in Register 2-2, is a readable and writable register, which contains various control bits to configure:

- Timer0/WDT prescaler
- External RB0/INT interrupt
- Timer0
- Weak pull-ups on PORTB

Note: To achieve a 1:1 prescaler assignment for Timer0, assign the prescaler to the WDT by setting PSA bit of the OPTION register to '1'. Refer to Section 13.3 "Timer1/3 Prescaler".

#### REGISTER 2-2: OPTION\_REG: OPTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	RBPU: PORTB Pul	I-up Enable bi	it
	1 = PORTB pull-ups 0 = PORTB pull-ups		l by individual bits in the WPUB registe
bit 6	INTEDG: Interrupt I	Edge Select bi	it
	<ul><li>1 = Interrupt on risir</li><li>0 = Interrupt on falli</li></ul>		-
bit 5	TMR0CS: Timer0 C	lock Source S	Select bit
	1 = Transition on RA 0 = Internal instruct		
bit 4	TMR0SE: Timer0 S	ource Edge S	Select bit
		0	nsition on RA4/T0CKI pin nsition on RA4/T0CKI pin
bit 3	PSA: Prescaler Ass	signment bit	
	1 = Prescaler is ass 0 = Prescaler is ass	0	
bit 2-0	PS<2:0>: Prescale	Rate Select b	bits
	Bit Value	Timer0 Rate	WDT Rate
	000 001 010 011 100 101 110	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128

#### 2.2.2.3 PCON Register

The Power Control (PCON) register contains flag bits (refer to Table 3-4) to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)

The PCON register bits are shown in Register 2-3.

#### REGISTER 2-3: PCON: POWER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-q	R/W-q
—	_	-	—	—	—	POR	BOR
bit 7							bit 0


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
q = Value depends on co	ondition		

bit 7-2	Unimplemented: Read as '0'
bit 1	POR: Power-on Reset Status bit
	<ul> <li>1 = No Power-on Reset occurred</li> <li>0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)</li> </ul>
bit 0	BOR: Brown-out Reset Status bit
	<ul> <li>1 = No Brown-out Reset occurred</li> <li>0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs)</li> </ul>

#### 2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-2 shows the two situations for the loading of the PC. The upper example in Figure 2-2 shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in Figure 2-2 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

FIGURE 2-2: LOADING OF PC IN DIFFERENT SITUATIONS



#### 2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

#### 2.3.2 STACK

All devices have an 8-level x 13-bit wide hardware stack (refer to Figure 2-1). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth PUSH overwrites the value that was stored from the first PUSH. The tenth PUSH overwrites the second PUSH (and so on).

Note 1:	There are no Status bits to indicate Stack
	Overflow or Stack Underflow conditions.

2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

#### 2.4 Program Memory Paging

All devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper two bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is POPed off the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the RETURN instructions (which POPs the address from the stack).

Note:	The contents of the PCLATH register are
	unchanged after a RETURN or RETFIE
	instruction is executed. The user must
	rewrite the contents of the PCLATH regis-
	ter for any subsequent subroutine calls or
	GOTO instructions.

Example 2-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

#### EXAMPLE 2-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

	ORG 500	h	
	PAGESEL	SUB_P1	;Select page 1
			;(800h-FFFh)
	CALL	SUB1_P1	;Call subroutine in
	:		;page 1 (800h-FFFh)
	:		
	ORG	900h	;page 1 (800h-FFFh)
SUB1_P1			
	:		;called subroutine
			;page 1 (800h-FFFh)
	:		
	RETURN		;return to
			;Call subroutine
			;in page 0
			;(000h-7FFh)

#### 2.5 Indirect Addressing, INDF and FSR Registers


The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit of the STATUS register, as shown in Figure 2-3.

A simple program to clear RAM location 020h-02Fh using indirect addressing is shown in Example 2-2.

#### EXAMPLE 2-2: INDIRECT ADDRESSING

	MOVLW MOVWF BANKISEL	020h FSR 020h	;initialize pointer ;to RAM
NEXT	CLRF INCF BTFSS	INDF FSR FSR,4	<pre>;clear INDF register ;inc pointer ;all done?</pre>
CONT	GOTO INUE	NEXT	;no clear next ;yes continue



#### FIGURE 2-3: DIRECT/INDIRECT ADDRESSING

#### 3.0 RESETS

The PIC16(L)F707 differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- c) WDT Reset during Sleep
- d) MCLR Reset during normal operation
- e) MCLR Reset during Sleep
- f) Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:


- Power-on Reset (POR)
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Reset (BOR)

Most registers are not affected by a WDT wake-up since this is viewed as the resumption of normal operation.  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are set or cleared differently in different Reset situations, as indicated in Table 3-3. These bits are used in software to determine the nature of the Reset.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 3-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See Section 25.0 "Electrical Specifications" for pulse width specifications.

#### FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



POR	BOR	то	PD	Condition				
0	x	1	1	Power-on Reset or LDO Reset				
0	x	0	x	Illegal, TO is set on POR				
0	x	x	0	Illegal, PD is set on POR				
1	0	1	1	Brown-out Reset				
1	1	0	1	WDT Reset				
1	1	0	0	WDT Wake-up				
1	1	u	u	MCLR Reset during normal operation				
1	1	1	0	MCLR Reset during Sleep or interrupt wake-up from Sleep				

#### TABLE 3-1: STATUS BITS AND THEIR SIGNIFICANCE

#### TABLE 3-2: RESET CONDITION FOR SPECIAL REGISTERS<sup>(2)</sup>

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	0001 1xxx	0x
MCLR Reset during normal operation	0000h	000u uuuu	uu
MCLR Reset during Sleep	0000h	0001 Ouuu	uu
WDT Reset	0000h	0000 luuu	uu
WDT Wake-up	PC + 1	uuu0 Ouuu	uu
Brown-out Reset	0000h	0001 luuu	u0
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	uuul Ouuu	uu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and global enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

2: If a Status bit is not implemented, that bit will be read as '0'.

#### 3.1 MCLR


The PIC16(L)F707 has a noise filter in the  $\overline{MCLR}$  Reset path. The filter will detect and ignore small pulses.

It should be noted that a Reset does not drive the  $\overline{\text{MCLR}}$  pin low.

Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 3-2, is suggested.

An internal  $\overline{\text{MCLR}}$  option is enabled by clearing the MCLRE bit in the Configuration Word register. When MCLRE = 0, the Reset signal to the chip is generated internally. When the MCLRE = 1, the RE3/MCLR pin becomes an external Reset input. In this mode, the RE3/MCLR pin has a weak pull-up to VDD. In-Circuit Serial Programming is not affected by selecting the internal MCLR option.





#### 3.2 Power-on Reset (POR)

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. A maximum rise time for VDD is required. See **Section 25.0 "Electrical Specifications"** for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOR (see **Section 3.5** "**Brown-Out Reset (BOR)**").

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Note AN607, *Power-up Trouble Shooting* (DS00607).

#### 3.3 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the WDT oscillator. For more information, see Section 7.3 "Internal Clock Modes". The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip and vary due to:

- VDD variation
- Temperature variation
- · Process variation

See DC parameters for details (Section 25.0 "Electrical Specifications").

Note: The Power-up Timer is enabled by the PWRTE bit in the Configuration Word 1.

#### 3.4 Watchdog Timer (WDT)

The WDT has the following features:

- Shares an 8-bit prescaler with Timer0
- Time-out period is from 17 ms to 2.2 seconds, nominal
- Enabled by a Configuration bit

WDT is cleared under certain conditions described in Table 3-3.

#### 3.4.1 WDT OSCILLATOR

The WDT derives its time base from 31 kHz internal oscillator.


Note: When the Oscillator Start-up Timer (OST) is invoked, the WDT is held in Reset, because the WDT Ripple Counter is used by the OST to perform the oscillator delay count. When the OST count has expired, the WDT will begin counting (if enabled).

#### 3.4.2 WDT CONTROL

The WDTE bit is located in the Configuration Word Register 1. When set, the WDT runs continuously.

The PSA and PS<2:0> bits of the OPTION register control the WDT period. See **Section 12.0 "Timer0 Module"** for more information.





#### TABLE 3-3: WDT STATUS

Conditions	WDT
WDTE = 0	Cleared
CLRWDT Command	
Exit Sleep + System Clock = EXTRC, INTOSC, EXTCLK	
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST

#### 3.5 **Brown-Out Reset (BOR)**

Brown-out Reset is enabled by programming the BOREN<1:0> bits in the Configuration register. The brown-out trip point is selectable from two trip points via the BORV bit in the Configuration register.


Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

Two bits are used to enable the BOR. When BOREN = 11, the BOR is always enabled. When BOREN = 10, the BOR is enabled, but disabled during Sleep. When BOREN = 0X, the BOR is disabled.

If VDD falls below VBOR for greater than parameter (TBOR) (see Section 25.0 "Electrical Specifications"), the brown-out situation will reset the device. This will occur regardless of VDD slew rate. A Reset is not ensured to occur if VDD falls below VBOR for more than parameter (TBOR).

If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-up Timer will execute a 64 ms Reset.

Note: When erasing Flash Program Memory, the BOR is forced to enabled at the minimum BOR setting to ensure that any code protection circuitry is operating properly.



### **BROWN-OUT SITUATIONS**

#### 3.6 Time-out Sequence

On power-up, the time-out sequence is as follows: first, PWRT time-out is invoked after POR has expired, then OST is activated after the PWRT time-out has expired. The total time-out will vary based on oscillator configuration and  $\overrightarrow{PWRTE}$  bit status. For example, in EC mode with  $\overrightarrow{PWRTE}$  bit = 1 (PWRT disabled), there will be no time-out at all. Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences.

Since the time-outs occur from the POR pulse, if  $\overline{\text{MCLR}}$  is kept low long enough, the time-outs will expire. Then, bringing  $\overline{\text{MCLR}}$  high will begin execution immediately (see Figure 3-6). This is useful for testing purposes or to synchronize more than one PIC16(L)F707 device operating in parallel.

 Table 3-2 shows the Reset conditions for some special registers.

#### 3.7 Power Control (PCON) Register

The Power Control (PCON) register has two Status bits to indicate what type of Reset that last occurred.

Bit 0 is  $\overrightarrow{BOR}$  (Brown-out Reset).  $\overrightarrow{BOR}$  is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if  $\overrightarrow{BOR} = 0$ , indicating that a brown-out has occurred. The  $\overrightarrow{BOR}$ Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (BOREN<1:0> = 00 in the Configuration Word register).


Bit 1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset, if POR is '0', it will indicate that a Power-on Reset has occurred (i.e., VDD may have gone too low).


For more information, see Section 3.5 "Brown-Out Reset (BOR)".

Oscillator Configuration	Powe	er-up	Brown-o	Wake-up from	
	<b>PWRTE</b> = 0	<b>PWRTE</b> = 1	<b>PWRTE</b> = 0	<b>PWRTE</b> = 1	Sleep
XT, HS, LP	TPWRT + 1024 • Tosc	1024 • Tosc	TPWRT + 1024 • Tosc	1024 • Tosc	1024 • Tosc
RC, EC, INTOSC	TPWRT	—	TPWRT	—	—

#### TABLE 3-4: TIME-OUT IN VARIOUS SITUATIONS

#### FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 1










TABLE 3-3.						
Register	Address	Power-on Reset/ Brown-out Reset <sup>(1)</sup>	MCLR Reset/ WDT Reset	Wake-up from Sleep through Interrupt/Time-out		
W	—	XXXX XXXX	uuuu uuuu	uuuu uuuu		
INDF	00h/80h/ 100h/180h	XXXX XXXX	xxxx xxxx	սսսս սսսս		
TMR0	01h/101h	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PCL	02h/82h/ 102h/182h	0000 0000	0000 0000	$PC + 1^{(3)}$		
STATUS	03h/83h/ 103h/183h	0001 1xxx	000q quuu <sup>(4)</sup>	uuuq quuu <sup>(4)</sup>		
FSR	04h/84h/ 104h/184h	xxxx xxxx	սսսս սսսս	սսսս սսսս		
PORTA	05h	XXXX XXXX	XXXX XXXX	uuuu uuuu		
PORTB	06h	xxxx xxxx	XXXX XXXX	uuuu uuuu		
PORTC	07h	xxxx xxxx	XXXX XXXX	uuuu uuuu		
PORTD	08h	XXXX XXXX	XXXX XXXX	uuuu uuuu		
PORTE	09h	xxxx	xxxx	uuuu		
PCLATH	0Ah/8Ah/ 10Ah/18Ah	0 0000	0 0000	u uuuu		
INTCON	0Bh/8Bh/ 10Bh/18Bh	0000 000x	0000 000x	uuuu uuuu <sup>(2)</sup>		
PIR1	0Ch	0000 0000	0000 0000	uuuu uuuu <sup>(2)</sup>		
PIR2	0Dh	00000	00000	uuuuu <sup>(2)</sup>		
TMR1L	0Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu		
TMR1H	0Fh	xxxx xxxx	uuuu uuuu	uuuu uuuu		
T1CON	10h	0000 00-0	uuuu uu-u	uuuu uu-u		
TMR2	11h	0000 0000	0000 0000	uuuu uuuu		
T2CON	12h	-000 0000	-000 0000	-uuu uuuu		
SSPBUF	13h	xxxx xxxx	XXXX XXXX	uuuu uuuu		
SSPCON	14h	0000 0000	0000 0000	uuuu uuuu		
CCPR1L	15h	xxxx xxxx	XXXX XXXX	uuuu uuuu		
CCPR1H	16h	xxxx xxxx	XXXX XXXX	uuuu uuuu		
CCP1CON	17h	00 0000	00 0000	uu uuuu		
RCSTA	18h	0000 000x	0000 000x	uuuu uuuu		
TXREG	19h	0000 0000	0000 0000	uuuu uuuu		
RCREG	1Ah	0000 0000	0000 0000	uuuu uuuu		
CCPR2L	1Bh	xxxx xxxx	XXXX XXXX	uuuu uuuu		
CCPR2H	1Ch	xxxx xxxx	XXXX XXXX	uuuu uuuu		
CCP2CON	1Dh	00 0000	00 0000	uu uuuu		
ADRES	1Eh	xxxx xxxx	นนนน นนนน	<u>uuuu</u> uuuu		

#### TABLE 3-5: INITIALIZATION CONDITION FOR REGISTERS

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 and PIR2 will be affected (to cause wake-up).

**3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 3-2 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

TABLE 3-5: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)							
Register	Address	Power-on Reset/ Brown-out Reset <sup>(1)</sup>	MCLR Reset/ WDT Reset	Wake-up from Sleep through Interrupt/Time-out			
ADCON0	1Fh	00 0000	00 0000	uu uuuu			
OPTION_REG	81h/181h	1111 1111	1111 1111	սսսս սսսս			
TRISA	85h	1111 1111	1111 1111	սսսս սսսս			
TRISB	86h	1111 1111	1111 1111	սսսս սսսս			
TRISC	87h	1111 1111	1111 1111	uuuu uuuu			
TRISD	88h	1111 1111	1111 1111	uuuu uuuu			
TRISE	89h	1111	1111	uuuu			
PIE1	8Ch	0000 0000	0000 0000	uuuu uuuu			
PIE2	8Dh	00000	00000	uuuuu			
PCON	8Eh	dd	uu <sup>(1,5)</sup>	uu			
T1GCON	8Fh	0000 0x00	uuuu uxuu	uuuu uxuu			
OSCCON	90h	10 qq	10 qq	uu qq			
OSCTUNE	91h	00 0000	uu uuuu	uu uuuu			
PR2	92h	1111 1111	1111 1111	uuuu uuuu			
SSPADD	93h	0000 0000	0000 0000	uuuu uuuu			
SSPMSK	93h	1111 1111	1111 1111	uuuu uuuu			
SSPSTAT	94h	0000 0000	0000 0000	uuuu uuuu			
WPUB	95h	1111 1111	1111 1111	uuuu uuuu			
IOCB	96h	0000 0000	0000 0000	uuuu uuuu			
T3CON	97h	0000 -0-0	0000 -0-0	uuuu -u-u			
TXSTA	98h	0000 -010	0000 -010	uuuu -uuu			
SPBRG	99h	0000 0000	0000 0000	uuuu uuuu			
TMR3L	9Ah	xxxx xxxx	սսսս սսսս	uuuu uuuu			
TMR3H	9Bh	xxxx xxxx	սսսս սսսս	uuuu uuuu			
APFCON	9Ch	00	00	uu			
FVRCON	9Dh	q000 0000	q000 0000	q000 0000			
ADCON1	9Fh	-00000	-00000	-uuuuu			
TACON	105h	0-00 0000	0-00 0000	u-uu uuuu			
CPSBCON0	106h	00 0000	00 0000	uu uuuu			
CPSBCON1	107h	0000	0000	uuuu			
CPSACON0	108h	00 0000	00 0000	uu uuuu			
CPSACON1	109h	0000	0000	uuuu			
PMDATL	10Ch	xxxx xxxx	xxxx xxxx	นนนน นนนน			
PMADRL	10Dh	xxxx xxxx	XXXX XXXX	uuuu uuuu			
PMDATH	10Eh	xx xxxx	xx xxxx	uu uuuu			
PMADRH	10Fh	x xxxx	x xxxx	u uuuu			
TMRA	110h	0000 0000	0000 0000	սսսս սսսս			

#### TABLE 3-5: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 and PIR2 will be affected (to cause wake-up).

**3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 3-2 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

Register	Address	Power-on Reset/ Brown-out Reset <sup>(1)</sup>	MCLR Reset/ WDT Reset	Wake-up from Sleep through Interrupt/Time-out
TBCON	111h	0-00 0000	0-00 0000	u-uu uuuu
TMRB	112h	0000 0000	0000 0000	uuuu uuuu
DACCON0	113h	000- 00	000- 00	uuu- uu
DACCON1	114h	0 0000	0 0000	u uuuu
ANSELA	185h	1111 1111	1111 1111	uuuu uuuu
ANSELB	186h	1111 1111	1111 1111	uuuu uuuu
ANSELC	187h	1111 1111	1111 1111	uuuu uuuu
ANSELD	188h	1111 1111	1111 1111	uuuu uuuu
ANSELE	SELE 189h11		111	uuu
PMCON1	18Ch	10	10	uu

#### TABLE 3-5: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

- 2: One or more bits in INTCON and/or PIR1 and PIR2 will be affected (to cause wake-up).
- **3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- 4: See Table 3-2 for Reset value for specific condition.
- **5:** If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

#### TABLE 3-6: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets <sup>(1)</sup>
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
PCON	_	_	_	_	_	_	POR	BOR	dd	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are not used by Resets.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

# 4.0 INTERRUPTS


The PIC16(L)F707 device family features an interruptible core, allowing certain events to preempt normal program flow. An Interrupt Service Routine (ISR) is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.

The PIC16F707 family has 16 interrupt sources, differentiated by corresponding interrupt enable and flag bits:

- Timer0 Overflow Interrupt
- External Edge Detect on INT Pin Interrupt
- PORTB Change Interrupt
- Timer1 Gate Interrupt
- A/D Conversion Complete Interrupt

- AUSART Receive Interrupt
- AUSART Transmit Interrupt
- SSP Event Interrupt
- CCP1 Event Interrupt
- Timer2 Match with PR2 Interrupt
- Timer1 Overflow Interrupt
- CCP2 Event Interrupt
- TimerA Overflow Interrupt
- TimerB Overflow Interrupt
- Timer3 Overflow Interrupt
- Timer3 Gate Interrupt

A block diagram of the interrupt logic is shown in Figure 4-1.



# © 2010-2015 Microchip Technology Inc.

# 4.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- GIE bit of the INTCON register
- Interrupt enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the interrupt enable bit of the interrupt event is contained in the PIE1 and PIE2 registers)

The INTCON, PIR1 and PIR2 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual Interrupt Enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- · PC is loaded with the interrupt vector 0004h

The ISR determines the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated



interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.


The RETFIE instruction exits the ISR by popping the previous address from the stack and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
  - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

# 4.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three instruction cycles. For asynchronous interrupts, the latency is three to four instruction cycles, depending on when the interrupt occurs. See Figure 4-2 for timing details.



Note 1: INTF flag is sampled here (every Q1).

- 2: Asynchronous interrupt latency = 3-4 TCY. Synchronous latency = 3 TCY, where TCY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
- 3: CLKOUT is available only in INTOSC and RC Oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 25.0 "Electrical Specifications".
- **5:** INTF is enabled to be set any time during the Q4-Q1 cycles.

# 4.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate interrupt enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to Section 21.0 "Power-Down Mode (Sleep)" for more details.

# 4.4 INT Pin

The external interrupt, INT pin, causes an asynchronous, edge-triggered interrupt. The INTEDG bit of the OPTION register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector. This interrupt is disabled by clearing the INTE bit of the INTCON register.

# 4.5 Context Saving

When an interrupt occurs, only the return PC value is saved to the stack. If the ISR modifies or uses an instruction that modifies key registers, their values must be saved at the beginning of the ISR and restored when the ISR completes. This prevents instructions following the ISR from using invalid data. Examples of key registers include the W, STATUS, FSR and PCLATH registers.

Note:	The microcontroller does not normally
	require saving the PCLATH register.
	However, if computed GOTO's are used,
	the PCLATH register must be saved at the
	beginning of the ISR and restored when
	the ISR is complete to ensure correct
	program flow.

The code shown in Example 4-1 can be used to do the following.

- Save the W register
- Save the STATUS register
- Save the PCLATH register
- Execute the ISR program
- Restore the PCLATH register
- Restore the STATUS register
- · Restore the W register

Since most instructions modify the W register, it must be saved immediately upon entering the ISR. The SWAPF instruction is used when saving and restoring the W and STATUS registers because it will not affect any bits in the STATUS register. It is useful to place  $W_{TEMP}$  in shared memory because the ISR cannot predict which bank will be selected when the interrupt occurs.

The processor will branch to the interrupt vector by loading the PC with 0004h. The PCLATH register will remain unchanged. This requires the ISR to ensure that the PCLATH register is set properly before using an instruction that causes PCLATH to be loaded into the PC. See Section 2.3 "PCL and PCLATH" for details on PC operation.

EXAMPLE 4-1: SAVING W, STATUS AND PCLATH REGISTERS IN RAM

	W_TEMP STATUS,W	;Copy W to W_TEMP register ;Swap status to be saved into W
MOVWF MOVF MOVWF	STATUS_TEMP STATUS_TEMP PCLATH,W PCLATH_TEMP	;Swaps are used because they do not affect the status bits ;Select regardless of current bank ;Copy status to bank zero STATUS_TEMP register ;Copy PCLATH to W register ;Copy W register to PCLATH_TEMP
: :(ISR) :		;Insert user code here
MOVF MOVWF SWAPF MOVWF	STATUS_TEMP PCLATH_TEMP,W PCLATH STATUS_TEMP,W STATUS W_TEMP,F W_TEMP,W	<pre>;Select regardless of current bank ; ;Restore PCLATH ;Swap STATUS_TEMP register into W ;(sets bank to original state) ;Move W into STATUS register ;Swap W_TEMP ;Swap W_TEMP into W</pre>

© 2010-2015 Microchip Technology Inc.

## 4.5.1 INTCON REGISTER

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, PORTB change and external RB0/INT/SEG0 pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

# REGISTER 4-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TMR0IE	INTE	RBIE <sup>(1)</sup>	TMR0IF <sup>(2)</sup>	INTF	RBIF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit	7	GIE: Global Interrupt Enable bit
		1 = Enables all unmasked interrupts
		0 = Disables all interrupts
bit	6	PEIE: Peripheral Interrupt Enable bit
		<ol> <li>Enables all unmasked peripheral interrupts</li> <li>Disables all peripheral interrupts</li> </ol>
h it	F	
bit	0	<b>TMR0IE:</b> Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt
		0 = Disables the Timer0 interrupt
bit -	4	INTE: RB0/INT External Interrupt Enable bit
		1 = Enables the RB0/INT external interrupt
		0 = Disables the RB0/INT external interrupt
bit	3	RBIE: PORTB Change Interrupt Enable bit <sup>(1)</sup>
		1 = Enables the PORTB change interrupt
		0 = Disables the PORTB change interrupt
bit	2	TMR0IF: Timer0 Overflow Interrupt Flag bit <sup>(2)</sup>
		1 = TMR0 register has overflowed (must be cleared in software)
L 14		0 = TMR0 register did not overflow
bit	1	INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software)
		0 = The RB0/INT external interrupt did not occur
bit	0	RBIF: PORTB Change Interrupt Flag bit
		1 = When at least one of the PORTB general purpose I/O pins changed state (must be cleared in software)
		0 = None of the PORTB general purpose I/O pins have changed state

- **Note 1:** The appropriate bits in the IOCB register must also be set.
  - 2: TMR0IF bit is set when Timer0 rolls over. Timer0 is unchanged on Reset and should be initialized before clearing TMR0IF bit.

### 4.5.2 PIE1 REGISTER

The PIE1 register contains the interrupt enable bits, as shown in Register 4-2.

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

#### REGISTER 4-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:				
R = Readab	le bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7		E: Timer1 Gate Interrupt Ena		
		ble the Timer1 gate acquisitic ble the Timer1 gate acquisition		
bit 6	ADIE: A	D Converter (ADC) Interrupt	Enable bit	
		bles the ADC interrupt bles the ADC interrupt		
bit 5	RCIE: U	SART Receive Interrupt Ena	ble bit	
		oles the USART receive inter		
	0 = Disa	bles the USART receive inte	rrupt	
bit 4 TX	TXIE: US	SART Transmit Interrupt Ena	ble bit	
		bles the USART transmit inte bles the USART transmit inte	•	
bit 3	SSPIE: S	Synchronous Serial Port (SS	P) Interrupt Enable bit	
		bles the SSP interrupt bles the SSP interrupt		
bit 2	CCP1IE:	CCP1 Interrupt Enable bit		
	1 = Enat	bles the CCP1 interrupt bles the CCP1 interrupt		
bit 1		: TMR2 to PR2 Match Interru	int Enable bit	
		bles the Timer2 to PR2 match	1	
		bles the Timer2 to PR2 matc	•	
bit 0	TMR1IE:	: Timer1 Overflow Interrupt E	nable bit	
		bles the Timer1 overflow inter		
		bles the Timer1 overflow inte	•	

# PIC16(L)F707

### 4.5.3 PIE2 REGISTER

**REGISTER 4-3:** 

-

The PIE2 register contains the interrupt enable bits, as shown in Register 4-3.

-

-

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

....

-

....

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
TMR3GI	E TMR3IE	TMRBIE	TMRAIE		—	—	CCP2IE
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable b	bit	U = Unimpler	nented bit, re	ad as '0'	
u = bit is unchanged x = Bit is unknown		own	-n/n = Value a Resets	at POR and B	OR/Value at a	ıll other	
'1' = Bit is set '0' = Bit is cleared		red					
bit 7	TMR3GIE: Timer3	Gate Interrupt F	lag bit				
	1 = Enable the Tim 0 = Disable the Tin	0 1		•			
bit 6	TMR3IE: Timer3 O	t Enable bit					
	1 = Enables the Timer3 overflow interrupt						
	0 = Disables the	Timer3 overflow	interrupt				
bit 5	TMRBIE: TimerB C	Overflow Interrup	ot Enable bit				
	1 Enchlos the T						

PIE2 – PERIPHERAL INTERRUPT ENABLE REGISTER 2

....

-

- 1 = Enables the TimerB interrupt
- 0 = Disables the TimerB interrupt
- bit 4 TMRAIE: TimerA Overflow Interrupt Enable bit
  - 1 = Enables the TimerA interrupt
  - 0 = Disables the TimerA interrupt
- bit 3-1 Unimplemented: Read as '0'
- bit 0 CCP2IE: CCP2 Interrupt Enable bit
  - 1 = Enables the CCP2 interrupt
  - 0 = Disables the CCP2 interrupt

#### 4.5.4 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 4-4.

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of				
	its corresponding enable bit or the global enable bit, GIE of the INTCON register.				
	User software should ensure the				
	appropriate interrupt flag bits are clear prior				
	to enabling an interrupt.				

# REGISTER 4-4: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	TMR1GIF: Timer1 Gate Interrupt Flag bit
	1 = Timer1 gate is inactive
1.11.0	0 = Timer1 gate is active
bit 6	ADIF: A/D Converter Interrupt Flag bit
	<ul> <li>1 = A/D conversion complete (must be cleared in software)</li> <li>0 = A/D conversion has not completed or has not been started</li> </ul>
bit 5	RCIF: USART Receive Interrupt Flag bit
	<ul> <li>1 = The USART receive buffer is full (cleared by reading RCREG)</li> <li>0 = The USART receive buffer is not full</li> </ul>
bit 4	TXIF: USART Transmit Interrupt Flag bit
	<ul> <li>1 = The USART transmit buffer is empty (cleared by writing to TXREG)</li> <li>0 = The USART transmit buffer is full</li> </ul>
bit 3	SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit
	<ul> <li>1 = The Transmission/Reception is complete (must be cleared in software)</li> <li>0 = Waiting to Transmit/Receive</li> </ul>
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	Capture mode:
	<ul> <li>1 = A Timer1 register capture occurred (must be cleared in software)</li> <li>0 = No Timer1 register capture occurred</li> </ul>
	Compare mode:
	<ul> <li>1 = A Timer1 register compare match occurred (must be cleared in software)</li> <li>0 = No Timer1 register compare match occurred</li> </ul>
	PWM mode:
	Unused in this mode
bit 1	TMR2IF: Timer2 to PR2 Interrupt Flag bit
	<ul> <li>1 = A Timer2 to PR2 match occurred (must be cleared in software)</li> <li>0 = No Timer2 to PR2 match occurred</li> </ul>
bit 0	TMR1IF: Timer1 Overflow Interrupt Flag bit
	<ul> <li>1 = The Timer1 register overflowed (must be cleared in software)</li> <li>0 = The Timer1 register did not overflow</li> </ul>

# PIC16(L)F707

### 4.5.5 PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as shown in Register 4-5.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

# REGISTER 4-5: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
TMR3GIF	TMR3IF	TMRBIF	TMRAIF	—	—	—	CCP2IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

1	bit 7	TMR3GIF: Timer3 Gate Interrupt Flag bit
		1 = Timer3 gate is inactive
		0 = Timer3 gate is active
I	bit 6	TMR3IF: Timer3 Overflow Interrupt Flag bit
		1 = Timer3 register overflowed (must be cleared in software)
		0 = Timer3 register did not overflow
	bit 5	TMRBIF: TimerB Overflow Interrupt Flag bit
		<ol> <li>TimerB register has overflowed (must be cleared in software)</li> </ol>
		0 = TimerB register did not overflow
I	bit 4	TMRAIF: TimerA Overflow Interrupt Flag bit
		<ol> <li>TimerA register has overflowed (must be cleared in software)</li> </ol>
		0 = TimerA register did not overflow
I	bit 3-1	Unimplemented: Read as '0'
I	bit 0	CCP2IF: CCP2 Interrupt Flag bit
		Capture Mode
		<ul> <li>A Timer1 register capture occurred (must be cleared in software)</li> </ul>
		0 = No Timer1 register capture occurred
		Compare Mode
		1 = A Timer1 register compare match occurred (must be cleared in software)
		0 = No Timer1 register compare match occurred
		<u>PWM Mode</u>
		Unused in this mode

	001111										
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets	
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x	
OPTION_REG	RBPU	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000	
PIE2	TMR3GIE	TMR3IE	TMRBIE	TMRAIE	_	_	—	CCP2IE	00000	00000	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000	
PIR2	TMR3GIF	TMR3IF	TMRBIF	TMRAIF	_		_	CCP2IF	00000	00000	

 TABLE 4-1:
 SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by interrupts.

# 5.0 LOW DROPOUT (LDO) VOLTAGE REGULATOR

The PIC16F707 device has an internal Low Dropout Regulator (LDO) which provides operation above 3.6V. The LDO regulates a voltage for the internal device logic while permitting the VDD and I/O pins to operate at a higher voltage. There is no user enable/disable control available for the LDO, it is always active. The PIC16LF707 operates at a maximum VDD of 3.6V and does not incorporate an LDO.

A device I/O pin may be configured as the LDO voltage output, identified as the VCAP pin. Although not required, an external low-ESR capacitor may be connected to the VCAP pin for additional regulator stability.

The VCAPEN<1:0> bits of Configuration Word 2 determines which pin is assigned as the VCAP pin. Refer to Table 5-1.

TABLE 5-1:	VCAPEN<1:0> SELECT BITS
IADEL J-I.	

VCAPEN<1:0>	Pin
00	RA0
01	RA5
10	RA6
11	No VCAP

On power-up, the external capacitor will load the LDO voltage regulator. To prevent erroneous operation, the device is held in Reset while a constant current source charges the external capacitor. After the cap is fully charged, the device is released from Reset. For more information on recommended capacitor values and the constant current rate, refer to the LDO Regulator Characteristics Table in Section 25.0 "Electrical Specifications".

# TABLE 5-2: SUMMARY OF CONFIGURATION WORD WITH LDO

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8		_	_	_		_	_	_	74
CONFIG2	7:0		_	VCAPEN1 <sup>(1)</sup>	VCAPEN0 <sup>(1)</sup>	_	—	_		/ 1

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by LDO.

Note 1: PIC16F707 only.

# 6.0 I/O PORTS


There are thirty-five general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

Each port has two registers for its operation. These registers are:

- TRISx registers (data direction register)
- PORTx registers (port read/write register)

Ports with analog functions also have an ANSELx register which can disable the digital input and save power. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 6-1.

#### FIGURE 6-1: GENERIC I/O PORT OPERATION



# 6.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 6-1. For this device family, the following functions can be moved between different pins.

- SS (Slave Select)
- CCP2

## REGISTER 6-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

	—	—	—	—	SSSEL	CCP2SEL
			·			bit 0
	W = Writable I	bit	U = Unimpler	nented bit, reac	1 as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown
			W = Writable bit '1' = Bit is set	-		

bit 7-2	Unimplemented: Read as '0'.
bit 1	SSSEL: SS Input Pin Selection bit
	$0 = \overline{SS}$ function is on RA5/AN4/CPS7/SS/VCAP
	$1 = \overline{SS}$ function is on RA0/AN0/ $\overline{SS}$ /VCAP
bit 0	CCP2SEL: CCP2 Input/Output Pin Selection bit
	0 = CCP2 function is on RC1/T1OSI/CCP2
	1 = CCP2 function is on RB3/CCP2

# 6.2 PORTA and TRISA Registers

PORTA is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 6-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 6-1 shows how to initialize PORTA.

Reading the PORTA register (Register 6-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISA register (Register 6-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the

#### REGISTER 6-2: PORTA: PORTA REGISTER

TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSELA register must be initialized							
	to configure an analog channel as a digital							
	input. Pins configured as analog inputs							
	will read '0'.							

BANKSEL PORTA ;	
CLRF PORTA ; Init PORTA BANKSEL ANSELA ; CLRF ANSELA ;digital I/O BANKSEL TRISA ; MOVLW 0Ch ;Set RA<3:2> as i MOVWF TRISA ;and set RA<7:4,1 ;as outputs	-

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| RA7   | RA6   | RA5   | RA4   | RA3   | RA2   | RA1   | RA0   |
| bit 7 |       |       |       |       |       |       | bit 0 |
|       |       |       |       |       |       |       |       |

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **RA<7:0>**: PORTA I/O Pin bits

1 = Port pin is > VIH

0 = Port pin is < VIL

## REGISTER 6-3: TRISA: PORTA TRI-STATE REGISTER

| R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISA7 | TRISA6 | TRISA5 | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 |
| bit 7  | •      |        |        | •      |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	ʻ0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

l egend.

TRISA<7:0>: PORTA Tri-State Control bits

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

### 6.2.1 ANSELA REGISTER

The ANSELA register (Register 6-4) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

## REGISTER 6-4: ANSELA: PORTA ANALOG SELECT REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANSA7 | ANSA6 | ANSA5 | ANSA4 | ANSA3 | ANSA2 | ANSA1 | ANSA0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	'0' = Bit is cleared	
-n = Value at POR	'1' = Bit is set	x = Bit is unknown	

bit 7-0

ANSA<7:0>: Analog Select between Analog or Digital Function on pins RA<7:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital Input buffer disabled.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

#### 6.2.2 PIN DESCRIPTIONS

Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the A/D Converter (ADC), refer to the appropriate section in this data sheet.

#### 6.2.2.1 RA0/AN0/VCAP

The RA0 pin is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D
- Slave Select input for the SSP<sup>(1)</sup>
- Voltage Regulator Capacitor pin (PIC16F707 only)

**Note 1:**  $\overline{SS}$  pin location may be selected as RA5 or RA0.

## 6.2.2.2 RA1/AN1/CPSA0

The RA1 pin is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D
- · Capacitive sensing input

## 6.2.2.3 RA2/AN2/CPSA1/DACOUT

The RA2 pin is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D
- · Capacitive sensing input
- DAC Output

# PIC16(L)F707

# 6.2.2.4 RA3/AN3/VREF+/CPSA2

The RA3 pin is configurable to function as one of the following:

- General purpose I/O
- Analog input for the A/D
- Voltage Reference input for the A/D
- Capacitive sensing input

# 6.2.2.5 RA4/CPSA3/T0CKI/TACKI

The RA4 pin is configurable to function as one of the following:

- General purpose I/O
- Capacitive sensing input
- Clock input for Timer0
- Clock input for TimerA

The Timer0 clock input function works independently of any TRIS register setting. Effectively, if TRISA4 = 0, the PORTA4 register bit will output to the pad and clock Timer0 at the same time.

# 6.2.2.6 RA5/AN4/CPSA4/SS/VCAP

The RA5 pin is configurable to function as one of the following:

- General purpose I/O
- · Capacitive sensing input
- Analog input for the A/D
- Slave Select input for the SSP<sup>(1)</sup>
- Voltage Regulator Capacitor pin (PIC16F707 only)
  - **Note 1:**  $\overline{SS}$  pin location may be selected as RA5 or RA0.

# 6.2.2.7 RA6/CPSB1/OSC2/CLKOUT/VCAP

The RA6 pin is configurable to function as one of the following:

- General purpose I/O
- Crystal/resonator connection
- Clock Output
- Voltage Regulator Capacitor pin (PIC16F707 only)
- Capacitive sensing input

# 6.2.2.8 RA7/CPSB0/OSC1/CLKIN

The RA7 pin is configurable to function as one of the following:

- General purpose I/O
- Crystal/resonator connection
- Clock Input
- Capacitive sensing input.

# TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ADCON0	_	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000
ADCON1	_	ADCS2	ADCS1	ADCS0	_	_	ADREF1	ADREF0	-00000	-00000
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	1111 1111	1111 1111
APFCON	_	_	_	_	_	—	SSSEL	CCP2SEL	00	00
CPSACON0	CPSAON	CPSARM	_	_	CPSARNG1	CPSARNG0	CPSAOUT	TAXCS	00 0000	00 0000
CPSACON1	_	_	_	_	CPSACH3	CPSACH2	CPSACH1	CPSACH0	0000	0000
CPSBCON0	CPSBON	CPSBRM	_	_	CPSBRNG1	CPSBRNG0	CPSBOUT	TBXCS	00 0000	00 0000
CPSBCON1	_	_	_	_	CPSBCH3	CPSBCH2	CPSBCH1	CPSBCH0	0000	0000
CONFIG2 <sup>(1)</sup>	_	—	VCAPEN1	VCAPEN0	_	_	_	_	—	—
OPTION_REG	RBPU	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx xxxx	xxxx xxxx
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
TACON	TMRAON	—	TACS	TASE	TAPSA	TAPS2	TAPS1	TAPS0	0-00 0000	0-00 0000
DACCON0	DACEN	DACLPS	DACOE	—	DACPSS1	DACPSS0	—	_	000- 00	000- 00
L a manuali								LL DODT		

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: PIC16F707 only.

# 6.3 PORTB and TRISB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 6-6). Setting a TRISB bit (=1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 6-2 shows how to initialize PORTB.

Reading the PORTB register (Register 6-5) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISB register (Register 6-6) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'. Example 6-2 shows how to initialize PORTB.

#### EXAMPLE 6-2: INITIALIZING PORTB

BANKSEL	PORTB	;
CLRF	PORTB	;Init PORTB
BANKSEL	ANSELB	
CLRF	ANSELB	;Make RB<7:0> digital
BANKSEL	TRISB	;
MOVLW	B'11110000'	;Set RB<7:4> as inputs
		;and RB<3:0> as outputs
MOVWF	TRISB	;

Note: The ANSELB register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

### 6.3.1 ANSELB REGISTER

The ANSELB register (Register 6-9) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no affect on digital output functions. A pin with TRIS clear and ANSELB set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

## 6.3.2 WEAK PULL-UPS

Each of the PORTB pins has an individually configurable internal weak pull-up. Control bits WPUB<7:0> enable or disable each pull-up (see Register 6-7). Each weak pull-up is automatically turned off when the port pin is configured as an output. All pull-ups are disabled on a Power-on Reset by the RBPU bit of the OPTION register.

## 6.3.3 INTERRUPT-ON-CHANGE

All of the PORTB pins are individually configurable as an interrupt-on-change pin. Control bits IOCB<7:0> enable or disable the interrupt function for each pin. Refer to Register 6-8. The interrupt-on-change feature is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the present value is compared with the old value latched on the last read of PORTB to determine which bits have changed or mismatched the old value. The 'mismatch' outputs of the last read are OR'd together to set the PORTB Change Interrupt Flag bit (RBIF) in the INTCON register.

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear the flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading or writing PORTB will end the mismatch condition and allow flag bit RBIF to be cleared. The latch holding the last read value is not affected by a MCLR nor Brown-out Reset. After these Resets, the RBIF flag will continue to be set if a mismatch is present.

Note: When a pin change occurs at the same time as a read operation on PORTB, the RBIF flag will always be set. If multiple PORTB pins are configured for the interrupt-on-change, the user may not be able to identify which pin changed state.

# REGISTER 6-5: PORTB: PORTB REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0		
bit 7		•				•	bit 0		
Legend:									
R = Readable bit $W$ = Writable bit $U$ = Unimplemented bit, read as '0'									
R = Readable	DIL		bit		ienteu bit, reau	as 0			

bit 7-0 **RB<7:0>**: PORTB I/O Pin bit 1 = Port pin is > VIH 0 = Port pin is < VIL

### REGISTER 6-6: TRISB: PORTB TRI-STATE REGISTER

| R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

TRISB<7:0>: PORTB Tri-State Control bit

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

#### REGISTER 6-7: WPUB: WEAK PULL-UP PORTB REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WPUB7 | WPUB6 | WPUB5 | WPUB4 | WPUB3 | WPUB2 | WPUB1 | WPUB0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **WPUB<7:0>**: Weak Pull-up Register bits

1 = Pull-up enabled

0 =Pull-up disabled

Note 1: Global RBPU bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

bit 7							bit 0
IOCB7	IOCB6	IOCB5	IOCB4	IOCB3	IOCB2	IOCB1	IOCB0
R/W-0							

#### REGISTER 6-8: IOCB: INTERRUPT-ON-CHANGE PORTB REGISTER

Legend.R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'<math>-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 7-0

IOCB<7:0>: Interrupt-on-Change PORTB Control bits

1 = Interrupt-on-change enabled

0 = Interrupt-on-change disabled

#### REGISTER 6-9: ANSELB: PORTB ANALOG SELECT REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANSB7 | ANSB6 | ANSB5 | ANSB4 | ANSB3 | ANSB2 | ANSB1 | ANSB0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **ANSB<7:0>**: Analog Select between Analog or Digital Function on Pins RB<7:0>, respectively

- 0 = Digital I/O. Pin is assigned to port or digital special function.
- 1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.
- **Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

#### 6.3.4 PIN DESCRIPTIONS

Each PORTB pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the SSP, I<sup>2</sup>C or interrupts, refer to the appropriate section in this data sheet.

#### 6.3.4.1 RB0/AN12/CPSB8/INT

These pins are configurable to function as one of the following:

- General purpose I/O
- Analog input for the ADC
- Capacitive sensing input
- External edge triggered interrupt

#### 6.3.4.2 RB1/AN10/CPSB9

These pins are configurable to function as one of the following:

- General purpose I/O
- Analog input for the ADC
- · Capacitive sensing input

#### 6.3.4.3 RB2/AN8/CPSB10

These pins are configurable to function as one of the following:

- General purpose I/O
- Analog input for the ADC
- · Capacitive sensing input

# PIC16(L)F707

# 6.3.4.4 RB3/AN9/CPSB11/CCP2

These pins are configurable to function as one of the following:

- General purpose I/O
- Analog input for the ADC
- Capacitive sensing input
- Capture 2 input, Compare 2 output, and PWM2 output

Note: CCP2 pin location may be selected as RB3 or RC1.

# 6.3.4.5 RB4/AN11/CPSB12

These pins are configurable to function as one of the following:

- General purpose I/O
- Analog input for the ADC
- Capacitive sensing input

# 6.3.4.6 RB5/AN13/CPSB13/T1G/T3CKI

These pins are configurable to function as one of the following:

- General purpose I/O
- Analog input for the ADC
- · Capacitive sensing input
- Timer1 gate input
- Timer3 clock input

# 6.3.4.7 RB6/ICSPCLK/CPSB14

These pins are configurable to function as one of the following:

- General purpose I/O
- In-Circuit Serial Programming clock
- Capacitive sensing input

# 6.3.4.8 RB7/ICSPDAT/CPSB15

These pins are configurable to function as one of the following:

- General purpose I/O
- In-Circuit Serial Programming data
- Capacitive sensing input

TABLE 6-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB									
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
—	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000
ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	1111 1111	1111 1111
_	_	_	_	_	_	SSSEL	CCP2SEL	00	00
_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
CPSBON	CPSBRM	_	_	CPSBRNG1	CPSBRNG0	CPSBOUT	TBXCS	00 0000	00 0000
_	_	_	_	CPSBCH3	CPSBCH2	CPSBCH1	CPSBCH0	0000	0000
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x
IOCB7	IOCB6	IOCB5	IOCB4	IOCB3	IOCB2	IOCB1	IOCB0	0000 0000	0000 0000
RBPU	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	xxxx xxxx
TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	—	T3SYNC	—	TMR3ON	0000 -0-0	0000 -0-0
TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GSS1	T1GSS0	00x0 0x00	uuuu uxuu
TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	1111 1111
	Bit 7	Bit 7         Bit 6           —         —           ANSB7         ANSB6           —         —           ANSB7         ANSB6           —         —           CPS         —           —         —           GIE         PEIE           IOCB7         IOCB6           RB7U         INTEDG           RB7U         INTEDG           TMR3CS1         TMR3CS0           TMR1GE         TIGPOL           TRISB7         TRISB6	Bit 7Bit 6Bit 5CHS3ANSB7ANSB6ANSB5DC2B1CPSBONCPSBRMCPSBONCPSBRMGIEPEIETMR0IEIOCB7IOCB6IOCB5RB7RB6RB5TMR3CS1TMR3CS0T3CKPS1TMR1GET1GPOLT1GTMTRISB7TRISB6TRISB5	Bit 7Bit 6Bit 5Bit 4CHS3CHS2ANSB7ANSB6ANSB5ANSB4CHS3CHS2ANSB7ANSB6ANSB5ANSB4DC2B1DC2B0CPSB0NCPSBRMGIEPEIETMR0IEINTEIOCB7IOCB6IOCB5IOCB4RB7RB6RB5RB4TMR3CS1TMR3CS0T3CKPS1TMR1GETIGPOLTIGTMTIGSPMTRISB7TRISB6TRISB5TRISB4	Bit 7Bit 6Bit 5Bit 4Bit 3CHS3CHS2CHS1ANSB7ANSB6ANSB5ANSB4ANSB3DC2B1DC2B0CCP2M3CPSB0NCPSBRMCPSBRN61CPSBRN61CPSBRN61CPSBRN61CPSBCH3GIEPEIETMR0IEINTEIOCB7IOCB6IOCB5IOCB4IOCB3IOCB7IOCB6TMR0CSTMR0SEPSARB7RB6RB5RB4RB3TMR3CS1TMR3CS0T3CKPS1T3CKPS0TMR1GET1GPOLT1GTMT1GSPMT1GG0/ DONETRISB7TRISB6TRISB5TRISB4TRISB3	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2CHS3CHS2CHS1CHS0ANSB7ANSB6ANSB5ANSB4ANSB3ANSB2DC2B1DC2B0CCP2M3CCP2M2CPSB0NCPSBRMCPSBRNG1CPSBRNG0CPSBCH3CCP2M2GIEPEIETMR0IEINTERBIETMR0IFIOCB7IOCB6IOCB5IOCB4IOCB3IOCB2RB7RB6RB5RB4RB3RB2TMR3CS1TMR3CS0T3CKPS1T3CKPS0T3SYNCTMR1GET1GPOLT1GTMT1GSPMT1GGO/ DONET1GVALTRISB7TRISB6TRISB5TRISB4TRISB3TRISB2	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1CHS3CHS2CHS1CHS0GO/DONEANSB7ANSB6ANSB5ANSB4ANSB3ANSB2ANSB1SSELDC2B1DC2B0CCP2M3CCP2M2CCP2M1CPSBONCPSBRMCPSBRNG1CPSBRNG0CPSB0UTCPSBRNG1CPSBRNG0CPSB0UTCPSBCH3CPSBCH2CPSBCH1GIEPEIETMR0IEINTERBIETMR0IFINTFIOCB7IOCB6IOCB5IOCB4IOCB3IOCB2IOCB1RB7RB6RB5RB4RB3RB2RB1TMR3CS1TMR3CS0T3CKPS1T3CKPS0T3SYNCTMR1GET1GPOLT1GTMT1GSPMT1GG0/ DONET1GVALT1GSS1TRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1	Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0CHS3CHS2CHS1CHS0GO/DONEADONANSB7ANSB6ANSB5ANSB4ANSB3ANSB2ANSB1ANSB0SSELCCP2SELDC2B1DC2B0CCP2M3CCP2M2CCP2M1CCP2M0CPSBONCPSBRMCPSBRNG1CPSBRNG0CPSBOUTTBXCSCPSBCH3CPSBCH2CPSBCH1CPSBCH0GIEPEIETMR0IEINTERBIETMR0IFINTFRBIFIOCB7IOCB6IOCB5IOCB4IOCB3IOCB2IOCB1IOCB0RBFUINTEDGTMR0CSTMR0SEPSAPS2PS1PS0RB7RB6RB5RB4RB3RB2RB1RB0TMR3CS1TMR3CS0T3CKPS1T3CKP30T3SYNCTMR3ONTMR1GETIGPOLT1GTMT1GSPMT1GG0/ DONET1GVALT1GSS1T1GSS0TRISB7TRISB6TRISB5TRISB4TRISB3TRISB2TRISB1TRISB0	Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Value on POR, BOR             CHS3         CHS2         CHS1         CHS0         GO/DONE         ADON        00 0000           ANSB7         ANSB6         ANSB5         ANSB4         ANSB3         ANSB2         ANSB1         ANSB0         1111 1111               SSSEL         CCP2SEL          -00 0000               SSSEL         CCP2SEL          -00 0000               SSSEL         CCP2M2         CCP2M1         CCP2M0         -00 0000              CPSBRNG1         CPSBRNG0         CPSBOUT         TBXCS         00 0000              CPSBRNG1         CPSBCH2         CPSBCH1         CPSBCH0         0000              CPSBCH3         CPSBCH2         CPSBCH1         CPSBCH0         0000           GIE         PEIE         TMR0IE         INTE         RBIE

# TABLE 6-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

## 6.4 **PORTC and TRISC Registers**

PORTC is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 6-11). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 6-3 shows how to initialize PORTC.

Reading the PORTC register (Register 6-10) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISC register (Register 6-11) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

#### EXAMPLE 6-3: INITIALIZING PORTC

BANKSEL	PORTC	;
CLRF	PORTC	;Init PORTC
BANKSEL	TRISC	;
MOVLW	B`00001100′	;Set RC<3:2> as inputs
MOVWF	TRISC	;and set RC<7:4,1:0>
		;as outputs

The location of the CCP2 function is controlled by the CCP2SEL bit in the APFCON register (see Register 6-1).

# REGISTER 6-10: PORTC: PORTC REGISTER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| RC7   | RC6   | RC5   | RC4   | RC3   | RC2   | RC1   | RC0   |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

**RC<7:0>**: PORTC General Purpose I/O Pin bits 1 = Port pin is > VIH

0 = Port pin is < VIL

#### REGISTER 6-11: TRISC: PORTC TRI-STATE REGISTER

| R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

TRISC<7:0>: PORTC Tri-State Control bits

- 1 = PORTC pin configured as an input (tri-stated)
- 0 = PORTC pin configured as an output

### 6.4.1 ANSELC REGISTER

The ANSELC register (Register 6-12) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no affect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELC register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

#### REGISTER 6-12: ANSELC: PORTC ANALOG SELECT REGISTER

R/W-1	R/W-1	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1
ANSC7	ANSC6	ANSC5	—	—	ANSC2	ANSC1	ANSC0
bit 7 bit							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	ANSC<7:5>: Analog Select between Analog or Digital Function on Pins RC<7:5>, respectively
	0 = Digital I/O. Pin is assigned to port or digital special function.
	1 And a family Diric continued as angles from (1) Disited is not hoffen dischlad

1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

bit 4-3 Unimplemented: Read as '0'

# bit 2-0 ANSC<2:0>: Analog Select between Analog or Digital Function on Pins RC<2:0>, respectively

- 0 = Digital I/O. Pin is assigned to port or digital special function.
- 1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.
- **Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

#### 6.4.2 PIN DESCRIPTIONS

Each PORTC pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the SSP, I<sup>2</sup>C or interrupts, refer to the appropriate section in this data sheet.

#### 6.4.2.1 RC0/T1OSO/T1CKI/CPSB2

These pins are configurable to function as one of the following:

- General purpose I/O
- Timer1 oscillator output
- Timer1 clock input
- Capacitive sensing input

#### 6.4.2.2 RC1/T1OSI/CCP2/CPSB3

These pins are configurable to function as one of the following:

- General purpose I/O
- Timer1 oscillator input
- Capture 2 input, Compare 2 output, and PWM2 output
- · Capacitive sensing input

Note: CCP2 pin location may be selected as RB3 or RC1.

### 6.4.2.3 RC2/CCP1/CPSB4/TBCKI

These pins are configurable to function as one of the following:

- General purpose I/O
- Capture 1 input, Compare 1 output, and PWM1 output
- Capacitive sensing input
- TimerB Clock input

### 6.4.2.4 RC3/SCK/SCL

These pins are configurable to function as one of the following:

- General purpose I/O
- SPI clock
- I<sup>2</sup>C clock

#### 6.4.2.5 RC4/SDI/SDA

These pins are configurable to function as one of the following:

- General purpose I/O
- SPI data input
- I<sup>2</sup>C data I/O

#### 6.4.2.6 RC5/SDO/CPSA9

These pins are configurable to function as one of the following:

- General purpose I/O
- · SPI data output
- · Capacitive sensing input

#### 6.4.2.7 RC6/TX/CK/CPSA10

These pins are configurable to function as one of the following:

- General purpose I/O
- Asynchronous serial output
- Synchronous clock I/O
- · Capacitive sensing input

#### 6.4.2.8 RC7/RX/DT/CPSA11

These pins are configurable to function as one of the following:

- General purpose I/O
- Asynchronous serial input
- Synchronous serial data I/O
- · Capacitive sensing input

#### TABLE 6-3:SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSELC	ANSC7	ANSC6	ANSC5	—	_	ANSC2	ANSC1	ANSC0	111111	111111
APFCON	_	_	_	_	_	_	SSSEL	CCP2SEL	00	00
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
CPSACON0	CPSAON	CPSARM	_	_	CPSARNG1	CPSARNG0	CPSAOUT	TAXCS	00 0000	00 0000
CPSACON1	_	_	_	_	CPSACH3	CPSACH2	CPSACH1	CPSACH0	0000	0000
CPSBCON0	CPSBON	CPSBRM	_	_	CPSBRNG1	CPSBRNG0	CPSBOUT	TBXCS	00 0000	00 0000
CPSBCON1	_	_	—	—	CPSBCH3	CPSBCH2	CPSBCH1	CPSBCH0	0000	0000
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	XXXX XXXX
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	0000 00-0	uuuu uu-u
TBCON	TMRBON	—	TBCS	TBSE	TBPSA	TBPS2	TBPS1	TBPS0	0-00 0000	0-00 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

## 6.5 PORTD and TRISD Registers

PORTD is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISD (Register 6-14). Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 6-4 shows how to initialize PORTD.

Reading the PORTD register (Register 6-13) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISD register (Register 6-14) controls the PORTD pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISD register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

#### EXAMPLE 6-4: INITIALIZING PORTD

BANKSEL PORTD	;
CLRF PORTD	;Init PORTD
BANKSEL ANSELD	
CLRF ANSELD	;Make PORTD digital
BANKSEL TRISD	;
MOVLW B'00001100	' ;Set RD<3:2> as inputs
MOVWF TRISD	;and set RD<7:4,1:0>
	;as outputs

#### 6.5.1 ANSELD REGISTER

The ANSELD register (Register 6-15) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELD bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELD bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

**Note:** The ANSELD register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

#### REGISTER 6-13: PORTD: PORTD REGISTER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| RD7   | RD6   | RD5   | RD4   | RD3   | RD2   | RD1   | RD0   |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

RD<7:0>: PORTD General Purpose I/O Pin bits

1 = Port pin is > VIH

0 = Port pin is < VIL

x = Bit is unknown

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimpler	mented bit, read	as '0'			

'0' = Bit is cleared

#### REGISTER 6-14: TRISD: PORTD TRI-STATE REGISTER

bit 7-0

-n = Value at POR

TRISD<7:0>: PORTD Tri-State Control bits

1 = PORTD pin configured as an input (tri-stated)

0 = PORTD pin configured as an output

'1' = Bit is set

#### REGISTER 6-15: ANSELD: PORTD ANALOG SELECT REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ANSD7 | ANSD6 | ANSD5 | ANSD4 | ANSD3 | ANSD2 | ANSD1 | ANSD0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 **ANSD<7:0>**: Analog Select between Analog or Digital Function on Pins RD<7:0>, respectively

- 0 = Digital I/O. Pin is assigned to port or digital special function.
- 1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.
- **Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

#### 6.5.2 PIN DESCRIPTIONS

Each PORTD pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the SSP, I<sup>2</sup>C or interrupts, refer to the appropriate section in this data sheet.

#### 6.5.2.1 RD0/CPSB5/T3G

These pins are configurable to function as one of the following:

- General purpose I/O
- Capacitive sensing input
- Timer3 Gate input

#### 6.5.2.2 RD1/CPSB6

These pins are configurable to function as one of the following:

- General purpose I/O
- Capacitive sensing input

## 6.5.2.3 RD2/CPSB7

These pins are configurable to function as one of the following:

- General purpose I/O
- · Capacitive sensing input

## 6.5.2.4 RD3/CPSA8

These pins are configurable to function as one of the following:

- General purpose I/O
- · Capacitive sensing input

#### 6.5.2.5 RD4/CPSA12

These pins are configurable to function as one of the following:

- General purpose I/O
- · Capacitive sensing input

# PIC16(L)F707

## 6.5.2.6 RD5/CPSA13

These pins are configurable to function as one of the following:

- General purpose I/O
- · Capacitive sensing input

# 6.5.2.7 RD6/CPSA14

These pins are configurable to function as one of the following:

- General purpose I/O
- Capacitive sensing input

# 6.5.2.8 RD7/CPSA15

These pins are configurable to function as one of the following:

- General purpose I/O
- · Capacitive sensing input

IADLE 0-4	TABLE 6-4: SUMMART OF REGISTERS ASSOCIATED WITH FORTD									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSELD	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	1111 1111	1111 1111
CPSACON0	CPSAON	CPSARM	_	_	CPSARNG1	CPSARNG0	CPSAOUT	TAXCS	00 0000	00 0000
CPSACON1	_	_	_	_	CPSACH3	CPSACH2	CPSACH1	CPSACH0	0000	0000
CPSBCON0	CPSBON	CPSBRM	_	_	CPSBRNG1	CPSBRNG0	CPSBOUT	TBXCS	00 0000	00 0000
CPSBCON1	_	_	_	_	CPSBCH3	CPSBCH2	CPSBCH1	CPSBCH0	0000	0000
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T <u>3GGO</u> / DONE	T3GVAL	T3GSS1	T3GSS0	00x0 0x00	uuuu uxuu
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	xxxx xxxx
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111	1111 1111

# TABLE 6-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTD.

# 6.6 **PORTE and TRISE Registers**

PORTE is a 4-bit wide, bidirectional port. The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). The exception is RE3, which is input-only and its TRIS bit will always read as '1'. Example 6-5 shows how to initialize PORTE.

Reading the PORTE register (Register 6-16) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch. RE3 reads '0' when MCLRE = 1.

The TRISE register (Register 6-17) controls the PORTE pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISE register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSELE register must be initialized
	to configure an analog channel as a digital
	input. Pins configured as analog inputs
	will read '0'.

#### **REGISTER 6-16: PORTE: PORTE REGISTER**

110

110

11.0

#### EXAMPLE 6-5: INITIALIZING PORTE

BANKSEL	PORTE	;
CLRF	PORTE	;Init PORTE
BANKSEL	ANSELE	;
CLRF	ANSELE	;digital I/O
BANKSEL	TRISE	;
MOVLW	B`00001100′	;Set RE<2> as an input
MOVWF	TRISE	;and set RE<1:0>
		;as outputs

#### 6.6.1 ANSELE REGISTER

D // / ...

The ANSELE register (Register 6-18) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELE bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELE bits has no affect on digital output functions. A pin with TRIS clear and ANSELE set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

D // / ...

D /// ...

0-0	<b>U-</b> 0	U-0	U-0	R-x	R/W-x	R/W-x	R/W-x
—	—	—	_	RE3	RE2	RE1	RE0
bit 7							bit 0
Legend:							

D ...

11.0

- <b>J</b>				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-4 Unimplemented: Read as '0'

bit 3-0 **RE<3:0>**: PORTE I/O Pin bits 1 = Port pin is > VIH 0 = Port pin is < VIL

# PIC16(L)F707

# REGISTER 6-17: TRISE: PORTE TRI-STATE REGISTER

U-0	U-0	U-0	U-0	R-1	R/W-1	R/W-1	R/W-1	
_	—	—	—	TRISE3	TRISE2	TRISE1	TRISE0	
bit 7	•						bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow		nown		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown	

bit 7-4	Unimplemented: Read as '0'
bit 3	TRISE3: RE3 Port Tri-state Control bit
	This bit is always '1' as RE3 is an input-only
bit 2-0	TRISE<2:0>: RE<2:0> Tri-State Control bits <sup>(1)</sup>
	1 = PORTE pin configured as an input (tri-stated)
	0 = PORTE pin configured as an output

# REGISTER 6-18: ANSELE: PORTE ANALOG SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1
_	_	_	—	_	ANSE2	ANSE1	ANSE0
bit 7 bit 0						bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 7-3 Unimplemented: Read as '0'

bit 2-0 ANSE<2:0>: Analog Select between Analog or Digital Function on Pins RE<2:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

## 6.6.2 PIN DESCRIPTIONS

Each PORTE pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the SSP,  $I^2C$  or interrupts, refer to the appropriate section in this data sheet.

#### 6.6.2.1 RE0/AN5/CPSA5

These pins are configurable to function as one of the following:

- General purpose I/O
- Analog input for the ADC
- · Capacitive sensing input

## 6.6.2.2 RE1/AN6/CPSA6

These pins are configurable to function as one of the following:

- General purpose I/O
- Analog input for the ADC
- · Capacitive sensing input

#### 6.6.2.3 RE2/AN7/CPSA7

These pins are configurable to function as one of the following:

- General purpose I/O
- Analog input for the ADC
- · Capacitive sensing input

## 6.6.2.4 RE3/MCLR/VPP

These pins are configurable to function as one of the following:

- General purpose input
- Master Clear Reset with weak pull-up
- Programming voltage reference input

TABLE 6-5:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ADCON0	—	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000
ANSELE	_	_	_	_	_	ANSE2	ANSE1	ANSE0	111	111
CPSACON0	CPSAON	CPSARM	_	-	CPSARNG1	CPSARNG0	CPSAOUT	TAXCS	00 0000	00 0000
CPSACON1	—	—	_	—	CPSACH3	CPSACH2	CPSACH1	CPSACH0	0000	0000
PORTE	_	_	_	_	RE3	RE2	RE1	RE0	xxxx	xxxx
TRISE	_	_	_	_	TRISE3 <sup>(1)</sup>	TRISE2	TRISE1	TRISE0	1111	1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTE.

Note 1: This bit is always '1' as RE3 is input-only.

# 7.0 OSCILLATOR MODULE


# 7.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 7-1 illustrates a block diagram of the oscillator module.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system can be configured to use an internal calibrated high-frequency oscillator as clock source, with a choice of selectable speeds via software.

Clock source modes are configured by the FOSC bits in Configuration Word 1 (CONFIG1). The oscillator module can be configured for one of eight modes of operation.

- 1. RC External Resistor-Capacitor (RC) with Fosc/4 output on OSC2/CLKOUT.
- 2. RCIO External Resistor-Capacitor (RC) with I/O on OSC2/CLKOUT.
- 3. INTOSC Internal oscillator with Fosc/4 output on OSC2 and I/O on OSC1/CLKIN.
- 4. INTOSCIO Internal oscillator with I/O on OSC1/CLKIN and OSC2/CLKOUT.
- 5. EC External clock with I/O on OSC2/CLKOUT.
- 6. HS High Gain Crystal or Ceramic Resonator mode.
- 7. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode.
- 8. LP Low-Power Crystal mode.



# FIGURE 7-1: SIMPLIFIED PIC<sup>®</sup> MCU CLOCK SOURCE BLOCK DIAGRAM

# 7.2 Clock Source Modes

Clock source modes can be classified as external or internal.

- Internal clock source (INTOSC) is contained within the oscillator module and derived from a 500 kHz high precision oscillator. The oscillator module has eight selectable output frequencies, with a maximum internal frequency of 16 MHz.
- External clock modes rely on external circuitry for the clock source. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

The system clock can be selected between external or internal clock sources via the FOSC bits of the Configuration Word 1.

# 7.3 Internal Clock Modes

The oscillator module has eight output frequencies derived from a 500 kHz high precision oscillator. The IRCF bits of the OSCCON register select the postscaler applied to the clock source dividing the frequency by 1, 2, 4 or 8. Setting the PLLEN bit of the Configuration Word 1 locks the internal clock source to 16 MHz before the postscaler is selected by the IRCF bits. The PLLEN bit must be set or cleared at the time of programming; therefore, only the upper or low four clock source frequencies are selectable in software.

## 7.3.1 INTOSC AND INTOSCIO MODES

The INTOSC and INTOSCIO modes configure the internal oscillators as the system clock source when the device is programmed using the oscillator selection or the FOSC<2:0> bits in the CONFIG1 register. See **Section 8.0** "**Device Configuration**" for more information.

In INTOSC mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

In INTOSCIO mode, OSC1/CLKIN and OSC2/ CLKOUT are available for general purpose I/O.

# 7.3.2 FREQUENCY SELECT BITS (IRCF)

The output of the 500 kHz INTOSC and 16 MHz INTOSC, with Phase-Locked Loop enabled, connect to a postscaler and multiplexer (see Figure 7-1). The Internal Oscillator Frequency Select bits (IRCF) of the OSCCON register select the frequency output of the internal oscillator. Depending upon the PLLEN bit, one of four frequencies of two frequency sets can be selected via software:

If PLLEN = 1, frequency selection is as follows:

- 16 MHz
- 8 MHz (default after Reset)
- 4 MHz
- 2 MHz

If PLLEN = 0, frequency selection is as follows:

- 500 kHz
- 250 kHz (default after Reset)
- 125 kHz
- 62.5 kHz

Note: Following any Reset, the IRCF<1:0> bits of the OSCCON register are set to '10' and the frequency selection is set to 8 MHz or 250 kHz. The user can modify the IRCF bits to select a different frequency.

There is no start-up delay before a new frequency selected in the IRCF bits takes effect. This is because the old and new frequencies are derived from INTOSC via the postscaler and multiplexer.

Start-up delay specifications are located in the Table 25-4 in Section 25.0 "Electrical Specifications".

# 7.4 Oscillator Control

The Oscillator Control (OSCCON) register (Figure 7-1) displays the status and allows frequency selection of the internal oscillator (INTOSC) system clock. The OSCCON register contains the following bits:

- Frequency selection bits (IRCF)
- Status Locked bits (ICSL)
- Status Stable bits (ICSS)

#### REGISTER 7-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	U-0	R/W-1	R/W-0	R-q	R-q	U-0	U-0
—	—	IRCF1	IRCF0	ICSL	ICSS	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
q = Value depends on co	ondition		

bit 7-6	Unimplemented: Read as '0'
bit 5-4	IRCF<1:0>: Internal Oscillator Frequency Select bits
	When PLLEN = 1 (16 MHz INTOSC)
	11 = 16 MHz
	10 = 8 MHz (POR value)
	01 = 4 MHz
	00 = 2 MHz
	<u>When PLLEN = 0 (500 kHz INTOSC)</u>
	11 = 500  kHz
	10 = 250 kHz (POR value)
	01 = 125  kHz
	00 = 62.5  kHz
bit 3	ICSL: Internal Clock Oscillator Status Locked bit (2% Stable)
	1 = 16 MHz/500 kHz Internal Oscillator (HFIOSC) is in lock.
	0 = 16 MHz/500 kHz Internal Oscillator (HFIOSC) has not yet locked.
bit 2	ICSS: Internal Clock Oscillator Status Stable bit (0.5% Stable)
	1 = 16 MHz/500 kHz Internal Oscillator (HFIOSC) has stabilized to its maximum accuracy
	0 = 16 MHz/500 kHz Internal Oscillator (HFIOSC) has not yet reached its maximum accuracy
bit 1-0	Unimplemented: Read as '0'

# 7.5 Oscillator Tuning

The INTOSC is factory calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 7-2). The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number.

When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

## REGISTER 7-2: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# bit 7-6 Unimplemented: Read as '0'

bit 5-0

TUT	V<5:0>: Frequency Tuning bits
01	1111 = Maximum frequency
01	1110 =
•	
•	
•	
00	0001 =
00	0000 = Oscillator module is running at the factory-calibrated frequency.
11	1111 =
•	
•	
•	
10	0000 = Minimum frequency

# 7.6 External Clock Modes

#### 7.6.1 OSCILLATOR START-UP TIMER (OST)


If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations on the OSC1 pin before the device is released from Reset. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

#### 7.6.2 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input and the OSC2 is available for general purpose I/O. Figure 7-2 shows the pin connections for EC mode.

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC<sup>®</sup> MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.

#### FIGURE 7-2: EXTERNAL CLOCK (EC) MODE OPERATION



## 7.6.3 LP, XT, HS MODES


The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 7-3). The mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

LP Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is best suited to drive resonators with a low drive level specification, for example, tuning fork type crystals.


**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

**HS** Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 7-3 and Figure 7-4 show typical circuits for quartz crystal and ceramic resonators, respectively.



#### QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)




**Note 1:** A series resistor (Rs) may be required for quartz crystals with low drive level.

2: The value of RF varies with the Oscillator mode selected.

Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.

- 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
- **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
  - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
  - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
  - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
  - AN949, "Making Your Oscillator Work" (DS00949)




# 7.6.4 EXTERNAL RC MODES

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes: RC and RCIO.

In RC mode, the RC circuit connects to OSC1. OSC2/ CLKOUT outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 7-5 shows the external RC mode connections.

#### FIGURE 7-5: EXTERNAL RC MODES



In RCIO mode, the RC circuit is connected to OSC1. OSC2 becomes an additional general purpose I/O pin.

The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets <sup>(1)</sup>
CONFIG1 <sup>(1)</sup>	—	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	_
OSCCON	—	_	IRCF1	IRCF0	ICSL	ICSS	—	_	10 qq	10 qq
OSCTUNE	—		TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	uu uuuu

#### TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by oscillators.**Note 1:**See Configuration Word 1 (Register 8-1) for operation of all bits.

# 8.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Word 1 and Configuration Word 2 registers, Code Protection and Device ID.

# 8.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 register at 2007h and Configuration Word 2 register at 2008h. These registers are only accessible during programming.

#### REGISTER 8-1: CONFIG1: CONFIGURATION WORD REGISTER 1

		R/P-1	R/P-1	U-1 <sup>(4)</sup>	R/P-1	R/P-1	R/P-1	
		DEBUG	PLLEN	_	BORV	BOREN1	BOREN0	
		bit 13			Dont	DONLINI	bit 8	
U-1 <sup>(4)</sup>	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	
—	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	
bit 7							bit C	
Legend:		P = Programma	able bit					
R = Readable bi	t	W = Writable b	it	U = Unimplem	ented bit, read as	; '0'		
-n = Value at PC	R	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	own	
bit 13 bit 12	1 = In-Circuit 0 = In-Circuit <b>PLLEN:</b> INTC 0 = INTOSC f	Circuit Debugger M Debugger disable Debugger enabled DSC PLL Enable b Frequency is 500 k frequency is 16 Mł	d, RB6/ICSPCL d, RB6/ICSPCLI it Hz					
bit 11		ted: Read as '1'						
bit 10	0 = Brown-ou	n-out Reset Voltag t Reset Voltage (V t Reset Voltage (V	BOR) set to 2.5					
bit 9-8	0x = BOR dis	<ul> <li>Brown-out Rese abled (Precondition abled during operation abled</li> </ul>	oned State)					
bit 7	Unimplemen	ted: Read as '1'						
bit 6		<b>CP:</b> Code Protection bit <sup>(2)</sup>						
	-	memory code prot						
1.1. E	•	memory code prot		ed				
bit 5	1 = RE3/MCL	MCLR Pin Functi R pin function is N R pin function is d	ICLR	LR internally tiec	to VDD			
bit 4	<b>PWRTE:</b> Pow 1 = PWRT dis 0 = PWRT en		le bit					
bit 3	WDTE: Watch 1 = WDT ena 0 = WDT disa		e bit					
		t Reset does not a memory will be e						
<b>3:</b> Whe	en MCLR is ass	erted in INTOSC	or RC mode, the	e internal clock o	scillator is disabl	ed.		

**4:** MPLAB<sup>®</sup> IDE masks unimplemented Configuration bits to '0'.

### REGISTER 8-1: CONFIG1: CONFIGURATION WORD REGISTER 1 (CONTINUED)

bit	2-0
-----	-----

FOSC<2:0>: Oscillator Selection bits

- 111 = RC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN
- 110 = RCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, RC on RA7/OSC1/CLKIN
- 101 = INTOSC oscillator: CLKOUT function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN
- 100 = INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O function on RA7/OSC1/CLKIN
- 011 = EC: I/O function on RA6/OSC2/CLKOUT pin, CLKIN on RA7/OSC1/CLKIN
- 010 = HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN
- 001 = XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN
- 000 = LP oscillator: Low-power crystal on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN

Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.

- 2: The entire program memory will be erased when the code protection is turned off.
- 3: When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.
- **4:** MPLAB<sup>®</sup> IDE masks unimplemented Configuration bits to '0'.

#### REGISTER 8-2: CONFIG2: CONFIGURATION WORD REGISTER 2

| U-1 <sup>(1)</sup> |
|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| —                  | —                  | _                  | —                  | —                  | —                  | _                  | —                  |
| bit 15             |                    |                    |                    |                    |                    |                    | bit 8              |
|                    |                    |                    |                    |                    |                    |                    |                    |

U-1 <sup>(1)</sup>	U-1 <sup>(1)</sup>	R/P-1	R/P-1	U-1 <sup>(1)</sup>	U-1 <sup>(1)</sup>	U-1 <sup>(1)</sup>	U-1 <sup>(1)</sup>
_	_	VCAPEN1	VCAPEN0	_	—	_	—
bit 7	•		•				bit 0

Legend:	P = Programmable bit					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-6 Unimplemented: Read as '1'

bit 5-4 VCAPEN<1:0>: Voltage Regulator Capacitor Enable bits For the PIC16LF707: These bits are ignored. All VCAP pin functions are disabled. For the PIC16F707: 00 = VCAP functionality is enabled on RA0 01 = VCAP functionality is enabled on RA5 10 = VCAP functionality is enabled on RA6 11 = All VCAP functions are disabled (not recommended) bit 3-0 Unimplemented: Read as '1'

**Note 1:** MPLAB<sup>®</sup> IDE masks unimplemented Configuration bits to '0'.

# 8.2 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP<sup>TM</sup> for verification purposes.

Note:	The entire Flash Program Memory will be					
	erased when the code protection is turned					
	off. See the "PIC16F707/PIC16LF707					
	Memory Programming Specification"					
	(DS41332) for more information.					

## 8.3 User ID


Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify mode. Only the Least Significant 7 bits of the ID locations are reported when using MPLAB<sup>®</sup> IDE. See the "*PIC16F707/PIC16LF707 Memory Programming Specification*" (DS41332) for more information.

## 9.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 8-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 8-bit binary result via successive approximation and stores the conversion result into the ADC result register (ADRES). Figure 9-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.



### FIGURE 9-1: ADC BLOCK DIAGRAM

## 9.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- · Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Results formatting

### 9.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 6.0** "I/O Ports" for more information.

Note:	Analog voltages on any pin that is defined						
	as a digital input may cause the input buf-						
	fer to conduct excess current.						

#### 9.1.2 CHANNEL SELECTION

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 9.2 "ADC Operation**" for more information.

## 9.1.3 ADC VOLTAGE REFERENCE

The ADREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be either VDD, an external voltage source or the internal Fixed Voltage Reference. The negative voltage reference is always connected to the ground reference. See **Section 10.0 "Fixed Voltage Reference"** for more details on the Fixed Voltage Reference.

### 9.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 8-bit conversion requires 10 TAD periods as shown in Figure 9-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in Section 25.0 "Electrical Specifications" for more information. Table 9-1 gives examples of appropriate ADC clock selections.

**Note:** Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

ADC Clock	Period (TAD)		Devie	Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0>	20 MHz	16 MHz	16 MHz 8 MHz		1 MHz			
Fosc/2	000	100 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs			
Fosc/4	100	200 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.0 μs	4.0 μs			
Fosc/8	001	400 ns <sup>(2)</sup>	0.5 μs <b>(2)</b>	1.0 μs	2.0 μs	8.0 μs <b>(3)</b>			
Fosc/16	101	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs <b><sup>(3)</sup></b>			
Fosc/32	010	1.6 μs	2.0 μs	4.0 μs	8.0 μs <b><sup>(3)</sup></b>	32.0 μs <sup>(3)</sup>			
Fosc/64	110	3.2 μs	4.0 μs	8.0 μs <b><sup>(3)</sup></b>	16.0 μs <b><sup>(3)</sup></b>	64.0 μs <sup>(3)</sup>			
Frc	x11	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <b>(1,4)</b>			


## TABLE 9-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.

**Note 1:** The FRC source has a typical TAD time of 1.6  $\mu$ s for VDD.

2: These values violate the minimum required TAD time.

- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the conversion will be performed during Sleep.



## 9.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC interrupt flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

**2:** The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

Please refer to **Section 9.1.5 "Interrupts**" for more information.

## 9.2 ADC Operation

#### 9.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the						
	same instruction that turns on the ADC						
	Refer to Section 9.2.6 "A/D Conversion						
	Procedure".						

## 9.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF interrupt flag bit
- Update the ADRES register with new conversion result

### 9.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRES register will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note:	A device Reset forces all registers to their									
	Reset state. Thus, the ADC module is									
	turned off and any pending conversion is									
	terminated.									

#### 9.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

## 9.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger of the CCP module allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to Section 17.0 "Capture/Compare/PWM (CCP) Module" for more information.

### 9.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
  - Disable pin output driver (Refer to the TRIS register)
  - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
  - Select ADC conversion clock
  - Configure voltage reference
  - Select ADC input channel
  - Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - Clear ADC interrupt flag
  - Enable ADC interrupt
  - Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- 4. Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 9.3 "A/D Acquisition Requirements".

## EXAMPLE 9-1: A/D CONVERSION

;for pollin ;and ANO in ; ;Conversion	;Conversion start & polling for completion ; are included.							
-	ADCON1	;						
MOVLW		;ADC Frc clock,						
		;VDD reference						
MOVWF	ADCON1	;						
BANKSEL	TRISA	;						
BSF	TRISA,0	;Set RAO to input						
BANKSEL	ANSELA	;						
BSF	ANSELA,0	;Set RAO to analog						
BANKSEL	ADCON0	;						
MOVLW	B'0000001'	;AN0, On						
MOVWF	ADCON0	;						
CALL	SampleTime	;Acquisiton delay						
BSF	ADCON0,GO	;Start conversion						
BTFSC	ADCON0,GO	;Is conversion done?						
GOTO	\$-1	;No, test again						
BANKSEL	ADRES	;						
MOVF	ADRES,W	;Read result						
MOVWF	RESULT	;store in GPR space						

## 9.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

### REGISTER 9-1: ADCON0: A/D CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$		

#### bit 7-6 Unimplemented: Read as '0'

bit 5-2	CHS<3:0>: Analog Channel Select bits
	0000 = AN0
	0001 = AN1
	0010 = AN2
	0011 = AN3
	0100 = AN4
	0101 = AN5
	0110 = AN6
	0111 = AN7
	1000 = AN8
	1001 = AN9
	1010 = AN10
	1011 = AN11
	1100 = AN12
	1101 = AN13
	1110 = Reserved
	1111 = Fixed Voltage Reference (FVREF)
bit 1	GO/DONE: A/D Conversion Status bit
	<ul> <li>1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed.</li> <li>0 = A/D conversion completed/not in progress</li> </ul>
bit 0	ADON: ADC Enable bit 1 = ADC is enabled 0 = ADC is disabled and consumes no operating current

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
	ADCS2	ADCS1	ADCS0			ADREF1	ADREF0
bit 7				·	•		bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

## REGISTER 9-2: ADCON1: A/D CONTROL REGISTER 1

bit 7	Unimplemented: Read as '0'
bit 6-4	ADCS<2:0>: A/D Conversion Clock Select bits
	000 = Fosc/2
	001 = Fosc/8
	010 = Fosc/32
	011 = FRC (clock supplied from a dedicated RC oscillator)
	100 = Fosc/4
	101 = Fosc/16
	110 = Fosc/64
	111 = FRC (clock supplied from a dedicated RC oscillator)
bit 3-2	Unimplemented: Read as '0'
bit 1-0	ADREF<1:0>: Voltage Reference Configuration bits
	0x = VREF is connected to VDD
	10 = VREF is connected to external VREF (RA3/AN3)

11 = VREF is connected to internal Fixed Voltage Reference

#### REGISTER 9-3: ADRES: ADC RESULT REGISTER

| R/W-x  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 | ADRES1 | ADRES0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ADRES<7:0>: ADC Result Register bits

8-bit conversion result.

## 9.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 9-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 9-3. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 9-1 may be used. This equation assumes that 1/2 LSb error is used (256 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

### EQUATION 9-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 
$$50^{\circ}C$$
 and external impedance of  $10k\Omega 5.0V$  VDD  
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$   
 $= TAMP + TC + TCOFF$   
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ 

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) ; combining [1] and [2]$$

*Note:* Where n = number of bits of the ADC.

Solving for TC:


$$Tc = -CHOLD(RIC + RSS + RS) ln(1/511)$$
  
=  $-10pF(1k\Omega + 7k\Omega + 10k\Omega) ln(0.001957)$   
=  $1.12\mu s$ 

Therefore:


$$TACQ = 2\mu s + 1.12\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 4.42\mu s

**Note 1:** The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is  $10 \text{ k}\Omega$ . This is required to meet the pin leakage specification.







Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000
ADCON1	-	ADCS2	ADCS1	ADCS0	_	_	ADREF1	ADREF0	-00000	-00000
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	1111 1111	1111 1111
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	1111 1111	1111 1111
ANSELE	-	_	_	_	_	ANSE2	ANSE1	ANSE0	111	111
ADRES	A/D Result Register Byte									uuuu uuuu
CCP2CON	-	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
FVRCON	FVRRDY	FVREN	_	_	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	q000 0000	d000 0000
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
TRISE	_	_	_		TRISE3	TRISE2	TRISE1	TRISE0	1111	1111

## TABLE 9-2: SUMMARY OF ASSOCIATED ADC REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

## 10.0 FIXED VOLTAGE REFERENCE

The Fixed Voltage Reference, or FVR, is a stable voltage reference independent of VDD with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- ADC input channel
- ADC positive reference
- Digital-to-Analog Converter (DAC)
- Capacitive Sensing Modules (CSM)

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

## 10.1 Independent Gain Amplifiers

The output of the FVR supplied to the ADC and CSM/DAC modules is routed through the two independent programmable gain amplifiers. Each amplifier can be configured to amplify the reference voltage by 1x, 2x or 4x.


The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 9.0** "**Analog-to-Digital Converter** (**ADC**) **Module**" for additional information on selecting the appropriate input channel.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the capacitive sensing and digital-to-analog converter modules. Reference Section 16.0 "Capacitive Sensing Module" and Section 11.0 "Digital-to-Analog Converter (DAC) Module" for additional information.

## 10.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See **Section 25.0** "**Electrical Specifications**" for the minimum delay requirement.

## FIGURE 10-1: VOLTAGE REFERENCE BLOCK DIAGRAM



## REGISTER 10-1: FVRCON: FIXED VOLTAGE REFERENCE REGISTER

R-q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
FVRRDY <sup>(1)</sup>	FVREN	_	_	CDAFVR1 <sup>(2)</sup>	CDAFVR0 <sup>(2)</sup>	ADFVR1 <sup>(2)</sup>	ADFVR0 <sup>(2)</sup>			
bit 7	1						bit 0			
Legend:										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'										
n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown			
q = Value depe	ends on condition	on								
bit 7	FVRRDY: Fixed Voltage Reference Ready Flag bit <sup>(1)</sup>									
	0 = Fixed Voltage Reference output is not active or stable									
	1 = Fixed Voltage Reference output is ready for use									
bit 6		d Voltage Refer		bit						
		tage Reference								
	1 = Fixed Vol	tage Reference	e is enabled							
bit 5-4	Reserved: Re	ead as '0'. Mair	tain these bi	ts clear						
bit 3-2	CDAFVR<1:0	>: Cap Sense	and D/A Con	verter Fixed Vol	tage Reference	Selection bit <sup>(2</sup>				
	00 = CSM an	d D/A Converte	r Fixed Volta	ige Reference P	eripheral output	is off.				
				ige Reference P	• •	•				
				ige Reference P	•	•				
				ige Reference P		is 4x (4.096V)	)			
bit 1-0				ge Reference S						
	00 = A/D Converter Fixed Voltage Reference Peripheral output is off.									
	01 = A/D Converter Fixed Voltage Reference Peripheral output is 1x (1.024V)									
	<ul> <li>10 = A/D Converter Fixed Voltage Reference Peripheral output is 2x (2.048V)</li> <li>11 = A/D Converter Fixed Voltage Reference Peripheral output is 4x (4.096V)</li> </ul>									
			maye relete	fice renpuela	001pul 15 4x (4.t	(30 V)				
Note 1: FVF	RDY is always	1' on PIC16F	707 devices.							

2: Fixed Voltage Reference output cannot exceed VDD.

## TABLE 10-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
FVRCON	FVRRDY	FVREN	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	d000 0000	d000 0000

Legend: Shaded cells are not used by the voltage reference module.

## 11.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with VDD, with 32 selectable output levels. The output of the DAC can be configured to supply a reference voltage to the following:

- DACOUT device pin
- Capacitive sensing modules


The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACCON0 register.

## **EQUATION 11-1:**

## 11.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACCON1 register.

The DAC output voltage is determined by the following equation:



## 11.2 Output Clamped to Vss

The DAC output voltage can be set to Vss with no power consumption by setting the DACEN bit of the DACCON0 register to '0'.

## 11.3 Output Ratiometric to VDD

The DAC is VDD derived and therefore, the DAC output changes with fluctuations in VDD. The tested absolute accuracy of the DAC can be found in **Section 25.0 "Electrical Specifications"**.

## 11.4 Voltage Reference Output

The DAC can be output to the device DACOUT pin by setting the DACOE bit of the DACCON0 register to '1'. Selecting the reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to DACOUT. Example 11-1 shows an example buffering technique.


## 11.5 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.


## 11.6 Effects of a Reset

A device Reset affects the following:

- Voltage reference is disabled
- Fixed Voltage Reference is disabled
- DAC is removed from the DACOUT pin
- The DACR<4:0> range select bits are cleared







R/W-0/0 DACEN	R/W-0/0 DACLPS	R/W-0/0 DACOE	U-0	R/W-0/0	R/W-0/0	U-0	U-0		
DACEN	DACLPS	DACOE							
	•		_	DACPSS1	DACPSS0	—	—		
bit 7	bit 7								
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	pends on condit	ion			
bit 7									
	0 = Digital-to-Analog Converter is disabled								
	•	-Analog Conve							
bit 6		C Low-Power							
		AC positive re							
bit 5	DACOE: DAG	C Voltage Outp	ut Enable bit						
	0 = DAC volt	age level is out	put on the DA	•					
	1 = DAC volt	age level is dis	connected fro	om the DACOU	IT pin				
bit 4	Unimplemen	ted: Read as '	0'						
bit 3-2		>: DAC Positiv	e Source Se	lect bits					
	00 = VDD								
01 = VREF 10 = FVR Buffer 2 output									
		ed, do not use							
bit 1-0		ted: Read as '	0'						
	•								

## REGISTER 11-1: DACCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

## REGISTER 11-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
—	—	—	DACR4	DACR3	DACR2	DACR1	DACR0			
bit 7				•			bit 0			
Legend:										
R = Readable I	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
u = bit is uncha	= bit is unchanged x = Bit is unknown				-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set '0' = Bit is cleared										

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

					•••••	DIGITICE				
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
FVRCON	FVRRDY	FVREN	Reserved	Reserved	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	q000 0000	q000 0000
DACCON0	DACEN	DACLPS	DACOE	_	DACPSS1	DACPSS0	_	_	000- 00	000- 00
DACCON1	_	_	_	DACR4	DACR3	DACR2	DACR1	DACR0	0 0000	0 0000

## TABLE 11-1: REGISTERS ASSOCIATED WITH THE DIGITAL-TO-ANALOG CONVERTER

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the DAC module.


## 12.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (shared with Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow

Figure 12-1 is a block diagram of the Timer0 module.

#### FIGURE 12-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



## 12.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

#### 12.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-bit Timer mode is selected by clearing the TMR0CS bit of the OPTION register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note:	The value written to the TMR0 register
	can be adjusted, in order to account for
	the two instruction cycle delay when
	TMR0 is written.

#### 12.1.2 8-BIT COUNTER MODE

In 8-bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin. 8-bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit of the OPTION register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION register.

#### 12.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A single software programmable prescaler is available for use with either Timer0 or the Watchdog Timer (WDT), but not both simultaneously. The prescaler assignment is controlled by the PSA bit of the OPTION register. To assign the prescaler to Timer0, the PSA bit must be cleared to a '0'.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be assigned to the WDT module.

The prescaler is not readable or writable. When the prescaler is enabled or assigned to the Timer0 module, all instructions writing to the TMR0 register will clear the prescaler.

Note: When the prescaler is assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

#### 12.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the
	processor from Sleep since the timer is
	frozen during Sleep.

#### 12.1.5 USING TIMER0 WITH AN EXTERNAL CLOCK

When Timer0 is in Counter mode, the synchronization of the T0CKI input and the Timer0 register is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, the high and low periods of the external clock source must meet the timing requirements as shown in **Section 25.0 "Electrical Specifications"**.

#### 12.1.6 TIMER ENABLE

Operation of Timer0 is always enabled and the module will operate according to the settings of the OPTION register.

## 12.1.7 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
RBPU	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0			
bit 7							bit (			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	RBPU: POR	TB Pull-up Enal	ble bit							
		oull-ups are disa								
	0 <b>= PORTB</b> p	oull-ups are ena	bled by indivi	dual PORT late	h values					
bit 6	INTEDG: Inte	INTEDG: Interrupt Edge Select bit								
	1 = Interrupt	1 = Interrupt on rising edge of INT pin								
	0 = Interrupt	on falling edge	of INT pin							
bit 5	TMROCS: TA	IR0 Clock Sou	ce Select bit							
	1 = Transitior	n on TOCKI pin								
		nstruction cycle	clock (Fosc/	4)						
bit 4	TMR0SE: TM	IR0 Source Ed	ge Select bit							
	1 = Incremen	t on high-to-lov	v transition on	T0CKI pin						
		t on low-to-high								
bit 3	PSA: Presca	ler Assignment	bit							
		is assigned to								
		r is assigned to		odule						
bit 2-0		escaler Rate Se								
	BIT	VALUE TMR0 R	ATE WDT RA	TE						
		000 1:2	1:1							
	(	1:4	1:2							
	(	1:8	1:4							
		1:16								
	-	1:32	_							
		1:64								
	1	1:12 1:12								

## REGISTER 12-1: OPTION\_REG: OPTION REGISTER

#### TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x
OPTION_REG	RBPU	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
TMR0		Timer0 Module Register								uuuu uuuu
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111


- = Unimplemented locations, read as '0'. Shaded cells are not used by the Timer0 module. Legend:

## 13.0 TIMER1/3 MODULES WITH GATE CONTROL

The Timer1 and Timer3 modules are 16-bit timers/ counters with the following features:

- 16-bit timer/counter register pair (TMRxH:TMRxL)
- Programmable internal or external clock source
- 3-bit prescaler
- Dedicated LP oscillator circuit (Timer1 only)
- Synchronous or asynchronous operation
- Multiple Timer1/3 gate (count enable) sources
- Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function (Timer1 only)
- Special Event Trigger with CCP (Timer1 only)
- Selectable Gate Source Polarity
- Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- · Gate Event Interrupt

Figure 13-1 is a block diagram of the Timer1/3 modules.



## TABLE 13-1:CPSOSC/TIMERASSOCIATION

Period Measurement	Cap Sense Oscillator	Divider Timer (Gate Source)		
Timer1	CPS A	TimerA		
Timer3	CPS B	TimerB		

## 13.1 Timer1/3 Operation

The Timer1 and Timer3 modules are 16-bit incrementing counters which are accessed through the TMRxH:TMRxL register pair. Writes to TMRxH or TMRxL directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1/3 is enabled by configuring the TMRxON and TMRxGE bits in the TxCON and TxGCON registers, respectively. Table 13-2 displays the Timer1/3 enable selections.

#### TABLE 13-2: TIMER1/3 ENABLE SELECTIONS

TMRxON	TMRxGE	Timer1/3 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

## 13.2 Clock Source Selection

The TMRxCS<1:0> bits of the TxCON register and the T1OSCEN bit of the T1CON register are used to select the clock source for Timer1/3. Table 13-3 displays the clock source selections.

#### 13.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMRxH:TMRxL register pair will increment on multiples of Fosc as determined by the Timer1/3 prescaler.

#### 13.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1/3 modules may work as a timer or a counter.

When enabled to count, Timer1/3 is incremented on the rising edge of the external clock input TxCKI or a capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can be run asynchronously. If set for the capacitive sensing oscillator signal, Timer1 will use the CPS A signal and Timer3 will use the CPS B signal (see Table 13-1).

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit. Only one dedicated internal oscillator circuit is available. See Section 13.4 "Timer1/3 Oscillator" for more information.

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge after any one or
	more of the following conditions:

- Timer1/3 enabled after POR reset
- Write to TMRxH or TMRxL
- Timer1/3 is disabled
- Timer1/3 is disabled (TMRxON = 0) when TxCKI is high, then Timer1/3 is enabled (TMRxON=1) when TxCKI is low.

#### TABLE 13-3: CLOCK SOURCE SELECTIONS

TMRxCS1	TMRxCS0	T1OSCEN	Timer1 Clock Source	Timer3 Clock Source
0	1	x	System Clock (Fosc)	System Clock (Fosc)
0	0	x	Instruction Clock (FOSC/4)	Instruction Clock (Fosc/4)
1	1	x	Capacitive Sensing A Oscillator	Capacitive Sensing B Oscillator
1	0	0	External Clocking on T1CKI Pin	External Clocking on T3CKI Pin
1	0	1	Oscillator Circuit on T1OSI/ T1OSO Pins	Oscillator Circuit on T1OSI/ T1OSO Pins

## 13.3 Timer1/3 Prescaler

Timer1 and Timer3 have four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The TxCKPS bits of the TxCON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMRxH or TMRxL.

## 13.4 Timer1/3 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator can provide a clock source to Timer1 and/or Timer3. The oscillator will continue to run during Sleep.

Note:	The oscillator requires a start-up and		
	stabilization time before use. Thus,		
	T1OSCEN should be set and a suitable		
	delay observed prior to enabling Timer1/3.		

## 13.5 Timer1/3 Operation in Asynchronous Counter Mode

If control bit TxSYNC of the TxCON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected, then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 13.5.1 "Reading and Writing Timer1/3 in Asynchronous Counter Mode").

#### 13.5.1 READING AND WRITING TIMER1/3 IN ASYNCHRONOUS COUNTER MODE

Reading TMRxH or TMRxL while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMRxH:TMRxL register pair.

## 13.6 Timer1/3 Gate

Timer1/3 can be configured to count freely or the count can be enabled and disabled using Timer1/3 gate circuitry. This is also referred to as Timer1/3 gate count enable.

Timer1/3 gate can also be driven by multiple selectable sources.

## 13.6.1 TIMER1/3 GATE COUNT ENABLE

The Timer1/3 gate is enabled by setting the TMRxGE bit of the TxGCON register. The polarity of the Timer1/3 gate is configured using the TxGPOL bit of the TxGCON register.

When Timer1/3 gate (TxG) input is active, Timer1/3 will increment on the rising edge of the Timer1/3 clock source. When Timer1/3 gate input is inactive, no incrementing will occur and Timer1/3 will hold the current count. See Figure 13-3 for timing details.

TABLE 13-4:	TIMER1/3 GATE ENABLE
	SELECTIONS

TxCLK	TxGPOL	TxG	Timer1/3 Operation
$\uparrow$	0	0	Counts
$\uparrow$	0	1	Holds Count
$\uparrow$	1	0	Holds Count
$\uparrow$	1	1	Counts

#### 13.6.2 TIMER1/3 GATE SOURCE SELECTION

The Timer1/3 gate source can be selected from one of four different sources. Source selection is controlled by the TxGSS bits of the TxGCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the TxGPOL bit of the TxGCON register.

## TABLE 13-5: TIMER1/3 GATE SOURCES

TxGSS	Timer1 Gate Source	Timer3 Gate Source
00	Timer1 Gate Pin	Timer3 Gate Pin
01	Overflow of TimerA (TMRA increments from FFh to 00h)	Overflow of TimerB (TMRB increments from FFh to 00h)
10	Timer2 match PR2 (TMR2 increments to match PR2)	Timer2 match PR2 (TMR2 increments to match PR2)
11	Count Enabled by WDT Overflow (Watchdog Time-out interval expired)	Count Enabled by WDT Overflow (Watchdog Time-out interval expired)

## 13.6.3 TxG PIN GATE OPERATION

The TxG pin is one source for Timer1/3 gate control. It can be used to supply an external source to the Timer1/3 gate circuitry. Timer1 gate can be configured for the T1G pin and Timer3 gate can be configured for the T3G pin.

#### 13.6.4 TIMERA/B OVERFLOW GATE OPERATION

When TimerA/B increments from FFh to 00h a low-tohigh pulse will automatically be generated and internally supplied to the Timer1/3 gate circuitry. Timer1 gate can be configured for TimerA overflow and Timer3 gate can be configured for TimerB overflow.

## 13.6.5 TIMER2 MATCH GATE OPERATION

The TMR2 register will increment until it matches the value in the PR2 register. On the very next increment cycle, TMR2 will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timer1/3 gate circuitry. Both Timer1 gate and Timer3 gate can be configured for the Timer2 match.

## 13.6.6 WATCHDOG OVERFLOW GATE OPERATION

The Watchdog Timer oscillator, prescaler and counter will be automatically turned on when TMRxGE = 1 and TxGSS selects the WDT as a gate source for Timer1/3 (TxGSS = 11). TMRxON does not factor into the oscillator, prescaler and counter enable. See Table 13-6. Both Timer1 gate and Timer3 gate can be configured for Watchdog overflow.

The PSA and PS bits of the OPTION register still control what time-out interval is selected. Changing the prescaler during operation may result in a spurious capture.

Enabling the Watchdog Timer oscillator does not automatically enable a Watchdog Reset or wake-up from Sleep upon counter overflow.

Note: When using the WDT as a gate source for Timer1/3, operations that clear the Watchdog Timer (CLRWDT, SLEEP instructions) will affect the time interval being measured for capacitive sensing. This includes waking from Sleep. All other interrupts that might wake the device from Sleep should be disabled to prevent them from disturbing the measurement period.

As the gate signal coming from the WDT counter will generate different pulse widths, depending on if the WDT is enabled, when the CLRWDT instruction is executed, and so on, Toggle mode must be used. A specific sequence is required to put the device into the correct state to capture the next WDT counter interval.

WDTE	TMRxGE = 1 and TxGSS = 11	WDT Oscillator Enable	WDT Reset	Wake-up	WDT Available for TxG Source
1	N	Y	Y	Y	N
1	Y	Y	Y	Y	Y
0	Y	Y	N	Ν	Y
0	N	Ν	Ν	Ν	N

## TABLE 13-6: WDT/TIMER1/3 GATE INTERRACTION

## 13.6.7 TIMER1/3 GATE TOGGLE MODE

When Timer1/3 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1/3 gate signal, as opposed to the duration of a single level pulse.

The Timer1/3 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 13-4 for timing details.

Timer1/3 Gate Toggle mode is enabled by setting the TxGTM bit of the TxGCON register. When the TxGTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time	
	as changing the gate polarity may result in	
	indeterminate operation.	

#### 13.6.8 TIMER1/3 GATE SINGLE-PULSE MODE

When Timer1/3 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1/ 3 Gate Single-Pulse mode is first enabled by setting the TxGSPM bit in the TxGCON register. Next, the TxGGO/DONE bit in the TxGCON register must be set. The Timer1/3 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the TxGGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1/ 3 until the TxGGO/DONE bit is once again set in software. Clearing the TxGSPM bit of the TxGCON register will also clear the TxGGO/DONE bit. See Figure 13-5 for timing details.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1/3 gate source to be measured. See Figure 13-6 for timing details.

#### 13.6.9 TIMER1/3 GATE VALUE STATUS

When Timer1/3 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the TxGVAL bit in the TxGCON register. The TxGVAL bit is valid even when the Timer1/3 gate is not enabled (TMRxGE bit is cleared).

### 13.6.10 TIMER1/3 GATE EVENT INTERRUPT

When Timer1/3 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of TxGVAL occurs, the TMRxGIF flag bit in the PIRx register will be set. If the TMRxGIE bit in the PIEx register is set, then an interrupt will be recognized. See Table 13-7 for interrupt bit locations.

The TMRxGIF flag bit operates even when the Timer1/3 gate is not enabled (TMRxGE bit is cleared).

	Timer1	Timer3
Interrupt Flag	TMR1IF bit in PIR1 register	TMR3IF bit in PIR2 register
Interrupt Enable	TMR1IE bit in PIE1 register	TMR3IE bit in PIE2 register
Gate Interrupt Flag	TMR1GIF bit in PIR1 register	TMR3GIF bit in PIR2 register
Gate Interrupt Enable	TMR1GIE bit in PIE1 register	TMR3GIE bit in PIE2 register

## TABLE 13-7: TIMER1/3 INTERRUPT BIT LOCATIONS

## 13.7 Timer1/3 Interrupt

The Timer1/3 register pair (TMRxH:TMRxL) increments to FFFFh and rolls over to 0000h. When Timer1/3 rolls over, the Timer1/3 interrupt flag bit of the PIRx register is set. See Table 13-7 for interrupt bit locations.

To enable the interrupt on rollover, you must set these bits:

- TMRxON bit of the TxCON register
- TMRxIE bit of the PIEx register
- PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMRxIF bit in the Interrupt Service Routine.

Note:	The TMRxH:TMRxL register pair and the
	TMRxIF bit should be cleared before
	enabling interrupts.

## 13.8 Timer1/3 Operation During Sleep

Timer1/3 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMRxON bit of the TxCON register must be set
- TMRxIE bit of the PIEx register must be set
- · PEIE bit of the INTCON register must be set
- TxSYNC bit of the TxCON register must be set
- TMRxCS bits of the TxCON register must be configured
- T1OSCEN bit of the T1CON register must be configured
- TMRxGIE bit of the TxGCON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine (0004h).

## 13.9 CCP Capture/Compare Time Base (Timer1 Only)

The CCP module uses the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 17.0 "Capture/ Compare/PWM (CCP) Module".

## 13.10 CCP Special Event Trigger (Timer1 only)

When the CCP is configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.


In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized to the FOSC/4 to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.


For more information, see Section 17.2.4 "Special Event Trigger".

## FIGURE 13-2: TIMER1/TIMER3 INCREMENTING EDGE




2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.





## FIGURE 13-4: TIMER1/TIMER3 GATE TOGGLE MODE






FIGURE 13-6:	TIMER1/TIMER3 GATE	SINGLE-PULSE AND TOGGLE COMBINED MODE
TMRxGE		
TxGPOL		
TxGSPM		
TxGTM		
TxGG <u>O/</u> DONE	← Set by software Counting enabled	Cleared by hardware on falling edge of TxGVAL
TxG_IN	rising edge of TxC	
ТхСКІ		
TxGVAL		
TIMER 1/3	Ν	N + 1 N + 2 N + 3 N + 4
TMRxGIF	<ul> <li>Cleared by software</li> </ul>	Set by hardware on Cleared by falling edge of TxGVAL

## 13.11 Timer1/3 Control Register

The Timer1/3 Control register (TxCON), shown in Register 13-1, is used to control Timer1/3 and select the various features of the Timer1/3 module.

## REGISTER 13-1: TxCON: TIMER1/TIMER3 CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
TMRxCS1	TMRxCS0	TxCKPS1	TxCKPS0	T1OSCEN <sup>(1)</sup>	TxSYNC	—	TMRxON
bit 7	·						bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value at	POR and BOI	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-6	11 = Timerx c 10 = Timerx c <u>If T1OSC</u> External <u>If T1OSC</u> Crystal c 01 = Timerx c	<b>D</b> : Timerx Clock clock source is clock source is CEN = 0: clock from TxC CEN = 1: poscillator on T1 clock source is clock source is	Capacitive Ser pin or oscillato CKI pin (on the OSI/T1OSO pi system clock (	rising Oscillator r: rising edge) ins Fosc)	(CPSxOSC)		
bit 5-4	<b>TxCKPS&lt;1:0&gt;:</b> Timerx Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value						
bit 3	<ul> <li>00 = 1:1 Prescale value</li> <li>T1OSCEN: LP Oscillator Enable Control bit<sup>(1)</sup></li> <li>1 = Dedicated Timer1/3 oscillator circuit enabled</li> <li>0 = Dedicated Timer1/3 oscillator circuit disabled</li> </ul>						
bit 2	Image: TxSYNC: Timerx External Clock Input Synchronization Control bit         If TMRxCS<1:0> = $1x$ 1 = Do not synchronize external clock input         0 = Synchronize external clock input with system clock (Fosc)         If TMRxCS<1:0> = $0x$ This bit is ignored. Timerx uses the internal clock when TMR1CS<1:0> = $0x$ .						
bit 1	Unimplemen	ted: Read as '	0'				
bit 0	TMRxON: Tir 1 = Enables 0 = Stops Tir Clears Ti	Timerx	Іор				

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	
TMRxGE	TxGPOL	TxGTM	TxGSPM	TxGGO/ DONE	TxGVAL	TxGSS1	TxGSS0	
bit 7							bit (	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
u = Bit is unch	nanged	x = Bit is unkr	nown		at POR and BO		other Resets	
'1' = Bit is set		'0' = Bit is clea	ared	HC = Bit is cle	eared by hardw	are		
bit 7	<u>If TMRxON =</u> This bit is ign <u>If TMRxON =</u> 1 = Timerx c	ored.	rolled by the Ti		tion			
bit 6	TxGPOL: Timerx Gate Polarity bit         1 = Timerx gate is active-high (Timerx counts when gate is high)         0 = Timerx gate is active-low (Timerx counts when gate is low)							
bit 5	1 = Timerx G $0 = Timerx G$	<ul> <li>TxGTM: Timerx Gate Toggle Mode bit</li> <li>1 = Timerx Gate Toggle mode is enabled</li> <li>0 = Timerx Gate Toggle mode is disabled and toggle flip-flop is cleared</li> <li>Timerx gate flip-flop toggles on every rising edge.</li> </ul>						
bit 4	1 = Timerx g	merx Gate Sing ate Single-Puls ate Single-Puls	e mode is ena	bled and is cor	ntrolling Timerx	gate		
bit 3	TxGGO/DON 1 = Timerx g 0 = Timerx g	<ul> <li>0 = Timerx gate Single-Pulse mode is disabled</li> <li>TxGGO/DONE: Timerx Gate Single-Pulse Acquisition Status bit</li> <li>1 = Timerx gate single-pulse acquisition is ready, waiting for an edge</li> <li>0 = Timerx gate single-pulse acquisition has completed or has not been started</li> <li>This bit is automatically cleared when T1GSPM is cleared.</li> </ul>						
bit 2	TxGVAL: Tin Indicates the	nerx Gate Curre current state of y Timerx Gate E	ent State bit f the Timerx ga	ate that could b		MRxH:TMRxL		
bit 1-0	00 = Timerx ( 01 = TimerA/ 10 = TMR2 M 11 = Watchd	: Timerx Gate S gate pin /B overflow outp Match PR2 outp og Timer scaler dog Timer oscill	out ut · overflow		= 1, regardless	of the state of	TMR1ON.	

## REGISTER 13-2: TxGCON: TIMER1/TIMER3 GATE CONTROL REGISTER

## 14.0 TIMERA/B MODULES


TimerA and TimerB are two more Timer0-type modules. Timers A and B are available as general-purpose timers/counters, and are closely integrated with the capacitive sensing modules.

The TimerA/B modules incorporate the following features:

- 8-bit timer/counter register (TMRx)
- 8-bit prescaler
- · Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow
- TMRA can be used to gate Timer1
- TMRB can be used to gate Timer3

Figure 14-1 is a block diagram of the TimerA/TimerB modules.





## 14.1 TimerA/B Operation

The TimerA/B modules can be used as either 8-bit timers or 8-bit counters. Additionally, the modules can also be used to set Timer1's/Timer3's period of measurement for the capacitive sensing modules via Timer1's or Timer3's gate feature.

## TABLE 14-1:CPSOSC/TIMERASSOCIATION

Cap Sense Oscillator	Divider Timer	Period Measurement		
CPS A	TimerA	Timer1		
CPS B	TimerB	Timer3		

## 14.1.1 8-BIT TIMER MODE

The TimerA/B modules will increment every instruction cycle, if used without a prescaler. 8-bit Timer mode is selected by clearing the TMRxCS bit of the TxCON registers.

When TMRx is written, the increment is inhibited for two instruction cycles immediately following the write.

Note:	The value written to the TMRx register can
	be adjusted, in order to account for the
	two instruction cycle delay when TMRx is
	written.

## 14.1.2 8-BIT COUNTER MODE

In 8-bit Counter mode, the TimerA/B modules will increment on every rising or falling edge of the TxCKI pin or the Capacitive Sensing Oscillator (CPSxOSC) signal. 8-bit Counter mode using the TxCKI pin is selected by setting the TMRxCS bit of the TxCON register to '1' and resetting the TxXCS bit in the CPSxCON0 register to '0'. 8-bit Counter mode using the Capacitive Sensing Oscillator (CPSxOSC) signal is selected by setting the TMRxCS bit in the TxCON register to '1' and setting the TxXCS bit in the TxCON register to '1' and setting the TxXCS bit in the CPSxCON0 register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMRxSE bit in the TxCON register.

#### 14.1.3 SOFTWARE PROGRAMMABLE PRESCALER

For TimerA/B modules, the software programmable prescaler is exclusive to the Timer. The prescaler is enabled by clearing the TMRxPSA bit of the TxCON register.

There are eight prescaler options for TimerA/B modules ranging from 1:2 to 1:256. The prescale values are selectable via the TMRxPS<2:0> bits of the TxCON register for TimerA/B. In order to have a 1:1 prescaler value for the TimerA/B modules, the prescaler must be disabled.

The prescaler is not readable or writable. When the prescaler is enabled or assigned to the Timer module, all instructions writing to the TMRx register will clear the prescaler. Enabling the TimerA/B modules also clears the prescaler.

### 14.1.4 TIMERA/B INTERRUPT

TimerA/B will generate an interrupt when the corresponding TMR register overflows from FFh to 00h. The TMRxIF interrupt flag bit of the PIR2 register is set every time the TMRx register overflows. These interrupt flag bits are set regardless of whether or not the relative Timer interrupt is enabled. The interrupt flag bits can only be cleared in software. The TimerA/B interrupt enable bits are the TMRxIE in the PIE2 register.

**Note:** TimerA/B interrupts cannot wake the processor from Sleep since the timer is frozen during Sleep.

## 14.1.5 USING TIMERA/B WITH AN EXTERNAL CLOCK

When TimerA/B is in Counter mode, the synchronization of the TxCKI input and the TMRx register is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, the high and low periods of the external clock source must meet the timing requirements as shown in Section 25.0 "Electrical Specifications".

## 14.1.6 TIMER ENABLE

Operation of TimerA/B is enabled by setting the TMRxON bit of the TxCON register. When the module is disabled, the value in the TMRx register is maintained. Enabling the TMRx module will reset the prescaler used by the counter.

## 14.1.7 OPERATION DURING SLEEP

TimerA and TimerB cannot operate while the processor is in Sleep mode. The contents of the TMRx registers will remain unchanged while the processor is in Sleep mode.

	1. 12001									
R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
TMRxON	_	TMRxCS	TMRxSE	TMRxPSA	TMRxPS2	TMRxPS1	TMRxPS0			
bit 7							bit C			
Legend:										
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'										
-n = Value at PC	DR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 7	TMRxON: Tim	nerA/TimerB	On/Off Control	bit						
	1 = Timerx is									
	0 = Timerx is									
bit 6	Unimplement	ted: Read as	'0'							
	TMRxCS: TMRx Clock Source Select bit									
	1 = Transition on TxCKI pin or CPSxOSC signal 0 = Internal instruction cycle clock (Fosc/4)									
			,	4)						
	TMRxSE: TMRx Source Edge Select bit									
	<ul> <li>1 = Increment on high-to-low transition on TxCKI pin</li> <li>0 = Increment on low-to-high transition on TxCKI pin</li> </ul>									
	TMRxPSA: P			·						
	1 = Prescaler is disabled. Timer clock input bypasses prescaler.									
	0 = Prescaler	is enabled. T	imer clock inpu	ut comes from t	he prescaler ou	utput.				
bit 2-0	TMRxPS<2:0	>: Prescaler	Rate Select bit	S						
	BIT	VALUE TMRx	RATE							
	0	00 1::	2							
		01 1:								
	01	10 1:	5							

## REGISTER 14-1: TxCON: TIMERA/TIMERB CONTROL REGISTER

## TABLE 14-2: SUMMARY OF REGISTERS ASSOCIATED WITH TIMERA/B

1 : 16 1 : 32

1:64

1:128

1:256

011

100

101 110

111

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CPSACON0	CPSAON	CPSARM	_	—	CPSARNG1	CPSARNG0	CPSAOUT	TAXCS	00 0000	00 0000
CPSBCON0	CPSBON	CPSBRM	_	_	CPSBRNG1	CPSBRNG0	CPSBOUT	TBXCS	00 0000	00 0000
PIE2	TMR3GIE	TMR3IE	TMRBIE	TMRAIE	—	_	_	CCP2IE	00000	00000
PIR2	TMR3GIF	TMR3IF	TMRBIF	TMRAIF	—	_	_	CCP2IF	00000	00000
TACON	TMRAON	_	TACS	TASE	TAPSA	TAPS2	TAPS1	TAPS0	0-00 0000	0-00 0000
TBCON	TMRBON	_	TBCS	TBSE	TBPSA	TBPS2	TBPS1	TBPS0	0-00 0000	0-00 0000
TMRA				TimerA Mo	odule Register				0000 0000	0000 0000
TMRB	TimerB Module Register							0000 0000	0000 0000	
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

Legend: -= Unimplemented locations, read as '0'. Shaded cells are not used by the TimerA/B modules.

## 15.0 TIMER2 MODULE

The Timer2 module is an 8-bit timer with the following features:

- 8-bit timer register (TMR2)
- 8-bit period register (PR2)
- Interrupt on TMR2 match with PR2
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)

See Figure 15-1 for a block diagram of Timer2.

## 15.1 Timer2 Operation

The clock input to the Timer2 module is the system instruction clock (Fosc/4). The clock is fed into the Timer2 prescaler, which has prescale options of 1:1, 1:4 or 1:16. The output of the prescaler is then used to increment the TMR2 register.

The values of TMR2 and PR2 are constantly compared to determine when they match. TMR2 will increment from 00h until it matches the value in PR2. When a match occurs, two things happen:

- TMR2 is reset to 00h on the next increment cycle.
- The Timer2 postscaler is incremented.

The match output of the Timer2/PR2 comparator is then fed into the Timer2 postscaler. The postscaler has postscale options of 1:1 to 1:16 inclusive. The output of the Timer2 postscaler is used to set the TMR2IF interrupt flag bit in the PIR1 register.

FIGURE 15-1: TIMER2 BLOCK DIAGRAM


The TMR2 and PR2 registers are both fully readable and writable. On any Reset, the TMR2 register is set to 00h and the PR2 register is set to FFh.

Timer2 is turned on by setting the TMR2ON bit in the T2CON register to a '1'. Timer2 is turned off by clearing the TMR2ON bit to a '0'.

The Timer2 prescaler is controlled by the T2CKPS bits in the T2CON register. The Timer2 postscaler is controlled by the TOUTPS bits in the T2CON register. The prescaler and postscaler counters are cleared when:

- A write to TMR2 occurs.
- A write to T2CON occurs.
- Any device Reset occurs (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset).

Note: TMR2 is not cleared when T2CON is written.



U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0					
bit 7							bit C					
Legend:												
R = Readal	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown					
bit 7	Unimplemen	ted: Read as '										
bit 6-3	TOUTPS<3:0	)>: Timer2 Outp	out Postscaler	Select bits								
	0000 = 1:1 P	0000 = 1:1 Postscaler										
	0001 = 1:2 P	0001 = 1:2 Postscaler										
		0010 = 1:3 Postscaler										
		0011 = 1:4 Postscaler										
	0100 = 1.5  Postscaler											
	0101 = 1.6 Postscaler											
	0110 = 1.7  Postscaler											
		0111 = 1:8 Postscaler 1000 = 1:9 Postscaler										
		1000 = 1.9  Postscaler 1001 = 1.10  Postscaler										
		1010 = 1.10 Postscaler										
		1010 = 1:12 Postscaler										
	1100 <b>= 1:13</b>	1100 = 1:13 Postscaler										
	1101 <b>= 1:14</b>	1101 = 1:14 Postscaler										
	1110 <b>= 1:15</b>	1110 = 1:15 Postscaler										
	1111 = 1:16 Postscaler											
bit 2	TMR2ON: Timer2 On bit											
	1 = Timer2 is	1 = Timer2 is on										
	0 = Timer2 is	s off										
bit 1-0	T2CKPS<1:0	>: Timer2 Cloc	k Prescale Se	lect bits								
	00 = Prescale	er is 1										
	01 = Prescale											
	1x = Prescale	er is 16										

## REGISTER 15-1: T2CON: TIMER2 CONTROL REGISTER

TABLE 15-1:	SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2
-------------	---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets	
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000	
PR2	Timer2 Module Period Register									1111 1111	
TMR2	Holding Register for the 8-bit TMR2 Register									0000 0000	
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000	
Logondi											

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for Timer2 module.

## 16.0 CAPACITIVE SENSING MODULE

The capacitive sensing modules (CSM) allow for an interaction with an end user without a mechanical interface. In a typical application, the capacitive sensing module is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. When the end user places their finger over the PCB pad, a capacitive load is added, causing a frequency shift in the capacitive sensing module. The capacitive sensing module requires software and at least one timer resource to determine the change in frequency. Key features of this module include:


- Analog MUX for monitoring multiple inputs
- · Capacitive sensing oscillator
- Multiple Power modes
- High power range with variable voltage references
- Multiple timer resources
- Software control
- Operation during sleep
- Acquire two samples simultaneously (when using both CSM modules)

Cap Sense Oscillator	Mode	Frequency Measurement	Duration Control					
	TimerA/Software	TimerA	Software					
Cap Sense Oscillator A	Timer1/Software	Timer1	Software					
	Timer1/TimerA	Timer1	TimerA					
	TimerB/Software	TimerB	Software					
Cap Sense Oscillator B	Timer3/Software	Timer3	Software					
	Timer3/TimerB	Timer3	TimerB					


#### TABLE 16-1: CPSOSC TIMER USAGE

Two identical capacitive sensing modules are implemented on the PIC16(L)F707. The modules are named CPSA and CPSB. The timer module integration for both capacitive sensing modules is shown in Table 16-1. A block diagram of the capacitive sensing module is shown in Figure 16-1 and Figure 16-2.









## 16.1 Analog MUX

Each capacitive sensing module can monitor up to 16 inputs, providing 32 capacitive sensing inputs in total. The capacitive sensing inputs are defined as CPSA<15:0> for capacitive sensing module A, and CPSB<15:0> for capacitive sensing module B. To determine if a frequency change has occurred the use must:

- Select the appropriate CPS pin by setting the CPSxCH<3:0> bits of the CPSxCON1 register.
- Set the corresponding ANSEL bit.
- Set the corresponding TRIS bit.
- Run the software algorithm.

Selection of the CPSx pin while the module is enabled will cause the capacitive sensing oscillator to be on the CPSx pin. Failure to set the corresponding ANSEL and TRIS bits can cause the capacitive sensing oscillator to stop, leading to false frequency readings.

## 16.2 Capacitive Sensing Oscillator

The capacitive sensing oscillator consists of a constant current source and a constant current sink, to produce a triangle waveform. The CPSxOUT bit of the CPSxCON0 register shows the status of the capacitive sensing oscillator, whether it is sinking or sourcing current. The oscillator is designed to drive a capacitive load (single PCB pad) and at the same time, be a clock source to either TimerA/B or Timer1/3. The oscillator has three different current settings as defined by CPSxRNG<1:0> of the CPSxCON0 register. The different current settings for the oscillator serve two purposes:

- Maximize the number of counts in a timer for a fixed time base.
- Maximize the count differential in the timer during a change in frequency.

### 16.3 Voltage References

The capacitive sensing oscillator uses voltage references to provide two voltage thresholds for oscillation. The upper voltage threshold is referred to as Ref+ and the lower voltage threshold is referred to as Ref-.

The user can elect to use Fixed Voltage References, which are internal to the capacitive sensing oscillator, or variable voltage references, which are supplied by the Fixed Voltage Reference (FVR) module and the Digital-to-Analog Converter (DAC) module.

When the Fixed Voltage References are used, the Vss voltage determines the lower threshold level (Ref-) and the VDD voltage determines the upper threshold level (Ref+).

When the variable voltage references are used, the DAC voltage determines the lower threshold level (Ref-) and the FVR voltage determines the upper threshold level (Ref+). An advantage of using these reference sources is that oscillation frequency remains constant with changes in VDD.

Different oscillation frequencies can be obtained through the use of these variable voltage references. The more the upper voltage reference level is lowered and the more the lower voltage reference level is raised, the higher the capacitive sensing oscillator frequency becomes.

Selection between the voltage references is controlled by the CPSxRM bit of the CPSxCON0 register. Setting this bit selects the variable voltage references and clearing this bit selects the Fixed Voltage References.

Please see Section 10.0 "Fixed Voltage Reference" and Section 11.0 "Digital-to-Analog Converter (DAC) Module" for more information on configuring the variable voltage levels.

### 16.4 Power Modes

The capacitive sensing oscillator can operate in one of seven different power modes. The power modes are separated into two ranges; the low range and the high range.

When the oscillator's low range is selected, the fixed internal voltage references of the capacitive sensing oscillator are being used. When the oscillator's high range is selected, the variable voltage references supplied by the FVR and DAC modules are being used. Selection between the voltage references is controlled by the CPSxRM bit of the CPSxCON0 register. See Section 16.3 "Voltage References" for more information.

Within each range there are three distinct power modes; Low, Medium and High. Current consumption is dependent upon the range and mode selected. Selecting power modes within each range is accomplished by configuring the CPSxRNG <1:0> bits in the CPSxCON0 register. See Table 16-2 for proper power mode selection.

The remaining mode is a Noise Detection mode that resides within the high range. The Noise Detection mode is unique in that it disables the sinking and sourcing of current on the analog pin but leaves the rest of the oscillator circuitry active. This reduces the oscillation frequency on the analog pin to zero and also greatly reduces the current consumed by the oscillator module.

When noise is introduced onto the pin, the oscillator is driven at the frequency determined by the noise. This produces a detectable signal at the comparator output, indicating the presence of activity on the pin.

Figure 16-2 shows a more detailed drawing of the current sources and comparators associated with the oscillator.

CPSxRM	Range	CPSxRNG<1:0>	Mode	Nominal Current <sup>(1)</sup>
		00	Off	0.0 µA
0	Low	01	Low	0.1 µA
		10	Medium	1.2 µA
		11	High	18 µA
		00	Noise Detection	0.0 µA
1	High	01	Low	9 µA
		10	Medium	30 µA
		11	High	100 µA

TABLE 16-2: POWER MODE SELECTION

Note: See Section 25.0 "Electrical Specifications" for more information.

#### 16.5 Timer Resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either TimerA/B or Timer1/3 (for CPSA/B, respectively). The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

## 16.6 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

**Note:** The fixed time base can not be generated by the timer resource that the capacitive sensing oscillator is clocking.

#### 16.6.1 TIMERA/B

To select TimerA/B as the timer resource for the capacitive sensing module:

- Set the TAXCS/TBXCS bit of the CPSACON0/ CPSBCON0 register.
- Clear the TMRACS/TMRBCS bit of the TACON/ TBCON register.

When TimerA/B is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for TimerA/B. Refer to **Section 14.0** "TimerA/B Modules" for additional information.

#### 16.6.2 TIMER1/3

To select Timer1/3 as the timer resource for the capacitive sensing module, set the TMRxCS<1:0> of the TxCON register to '11'. When Timer1/3 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1/3. Because the Timer1/3 module has a gate control, developing a time base for the frequency measurement can be simplified by using the TimerA/B overflow flag.

It is recommend that the TimerA/B overflow flag, in conjunction with the Toggle mode of the Timer1/3 gate, be used to develop the fixed time base required by the software portion of the capacitive sensing module. Refer to **Section 13.11 "Timer1/3 Control Register**" for additional information.

TABLE 16-3:	TIMER1/3 ENABLE FUNCTION
-------------	--------------------------

TMRxON	TMRxGE	Timerx Operation
0	0	Off
0	1	Off
1	0	On
1	1	Count Enabled by Input

### 16.7 Software Control

The software portion of the capacitive sensing module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on TimerA/B or Timer1/3.
- Establishing the nominal frequency for the capacitive sensing oscillator.
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load.
- Set the frequency threshold.

## 16.7.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base, save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on the timer divided by the period of the fixed time base.

#### 16.7.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin.
- Use the same fixed time base as the nominal frequency measurement.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base, save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on the timer divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.

#### 16.7.3 FREQUENCY THRESHOLD

The frequency threshold should be placed midway between the value of nominal frequency and the reduced frequency of the capacitive sensing oscillator. Refer to Application Note AN1103, "*Software Handling for Capacitive Sensing*" (DS01103) for more detailed information on the software required for capacitive sensing module.

Note:	For more information on general
	capacitive sensing refer to Application
	Notes:
	AN1101, "Introduction to Capacitive
	Sensing" (DS01101)
	<ul> <li>AN1102, "Layout and Physical</li> </ul>
	Design Outstallings for Osmasiling

Design Guidelines for Capacitive Sensing" (DS01102).

### 16.8 Operation during Sleep

The capacitive sensing oscillator will continue to run as long as the module is enabled, independent of the part being in Sleep. In order for the software to determine if a frequency change has occurred, the part must be awake. However, the part does not have to be awake when the timer resource is acquiring counts.

Note: TimerA/B does not operate when in Sleep, and therefore cannot be used for capacitive sense measurements in Sleep.

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0
CPSxON	CPSxRM	_	_	CPSxRNG1	CPSxRNG0	CPSxOUT	TxXCS
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = bit is unch	nanged	x = Bit is unkr	iown	-n/n = Value a	at POR and BOI	R/Value at all of	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7 bit 6	1 = Capacitiv 0 = Capacitiv	apacitive Sensir ve sensing mod ve sensing mod apacitive Sensir	ule is enable ule is disable	ed ed			
	1 = Capacitiv	ve sensing mod	ule is in high	range. DAC ar	nd FVR provide oscillator voltage		
bit 5-4	Unimplemer	ted: Read as '	)'				
bit 3-2	If CPSxRM = 11 = Oscillate 10 = Oscillate 01 = Oscillate 00 = Oscillate If CPSxRM = 11 = Oscillate 10 = Oscillate 01 = Oscillate 00 = Oscillate	<u>0</u> (low range): or is in high ran or is in medium or is off. <u>1</u> (high range): or is in high ran or is in medium or is in low rangor is on; Noise D	ge: Charge/c range. Char e. Charge/d ge: Charge/c range. Char e. Charge/d etection mod	ge/discharge cu scharge curren lischarge curren ge/discharge cu scharge curren de; No charge/d	s Irrent is nominally 1 irrent is nominally 0. It is nominally 1 Irrent is nominally 9 Iischarge curren	IIy 1.2 μΑ. 1 μΑ. 00 μΑ. IIy 30 μΑ. μΑ.	
bit 1	1 = Oscillato		rrent (Currer	<ul> <li>Status bit at flowing out of flowing into the</li> </ul>			
bit O	If TMRxCS = The TxXCS b 1 = TimerA/ 0 = TimerA/ If TMRxCS =	/E controls whic /B clock source /B clock source _ <u>0:</u>	h clock exter is the capac is the TxCKI	nal to the core/ itive sensing os pin	TimerA/B modul cillator 3 module and is		erA/B:

## REGISTER 16-1: CPSxCON0: CAPACITIVE SENSING CONTROL REGISTER 0

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—	—	CPSxCH3	CPSxCH2	CPSxCH1	CPSxCH0
bit 7						•	bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplem	ented bit, read a	as 'O'	
u = bit is unch	anged	x = Bit is unkno	own	-n/n = Value a	t POR and BOR	/Value at all oth	er Resets
'1' = Bit is set		'0' = Bit is clea	red				
bit 7-4	Unimplemen	ted: Read as '0'					
bit 3-0	CPSxCH<3:0	>: Capacitive Se	ensing Chann	el Select bits			
	If CPSxON =	0:					
	These bit	ts are ignored. N	o channel is	selected.			
	If CPSxON =	<u>1</u> :					
	0000 =	channel 0, (CPS	Sx0)				
	0001 =	channel 1, (CPS	Sx1)				
	0010 =	channel 2, (CPS	Sx2)				
	0011 =	channel 3, (CPS	Sx3)				
	0100 =	channel 4, (CPS	Sx4)				
	0101 =	channel 5, (CPS	Sx5)				
	0110 =	channel 6, (CPS	Sx6)				
	0111 =	channel 7, (CPS	Sx7)				
		channel 8, (CPS					
		channel 9, (CPS	,				
		channel 10, (CF	,				
		channel 11, (CF	,				
		channel 12, (CF	,				
		channel 13, (CF	,				
		channel 14, (CF	,				
		channel 15, (CF	,				

### REGISTER 16-2: CPSxCON1: CAPACITIVE SENSING CONTROL REGISTER 1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	1111 1111	1111 1111
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	1111 1111	1111 1111
ANSELC	ANSC7	ANSC6	ANSC5	_	_	ANSC2	ANSC1	ANSC0	111111	111111
ANSELD	ANSD7	ANSD6	ANSD5	ANSD4	ANSD3	ANSD2	ANSD1	ANSD0	1111 1111	1111 1111
ANSELE		_	—			ANSE2	ANSE1	ANSE0	111	111
CPSACON0	CPSAON	CPSARM	_	_	CPSARNG1	CPSARNG0	CPSAOUT	TAXCS	00 0000	00 0000
CPSACON1	_	_	_	_	CPSACH3	CPSACH2	CPSACH1	CPSACH0	0000	0000
CPSBCON0	CPSBON	CPSBRM	_	_	CPSBRNG1	CPSBRNG0	CPSBOUT	TBXCS	00 0000	00 0000
CPSBCON1	_	_	_	_	CPSBCH3	CPSBCH2	CPSBCH1	CPSBCH0	0000	0000
TACON	TMRAON	_	TACS	TASE	TAPSA	TAPS2	TAPS1	TAPS0	0-00 0000	0-00 0000
TBCON	TMRBON	—	TBCS	TBSE	TBPSA	TBPS2	TBPS1	TBPS0	0-00 0000	0-00 0000
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	_	TMR1ON	0000 00-0	0000 00-0
T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	—	T3SYNC	_	TMR3ON	0000 -0-0	0000 -0-0
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111	1111 1111
TRISE	_	_	—	_	TRISE3	TRISE2	TRISE1	TRISE0	1111	1111

#### TABLE 16-4: SUMMARY OF REGISTERS ASSOCIATED WITH CAPACITIVE SENSING

Legend:

-- = Unimplemented locations, read as '0'. Shaded cells are not used by the capacitive sensing modules.

## 17.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate a pulse-width modulated signal of varying frequency and duty cycle.

The timer resources used by the module are shown in Table 17-2.

Additional information on CCP modules is available in Application Note AN594, *Using the CCP Modules* (DS00594).

#### TABLE 17-1: CCP MODE – TIMER RESOURCES REQUIRED

CCP Mode	Timer Resource			
Capture	Timer1			
Compare	Timer1			
PWM	Timer2			

**Note:** Timer3 has no connection to either CCP.

CCP1 Mode	CCP2 Mode	Interaction
Capture	Capture	Same TMR1 time base
Capture	Compare	Same TMR1 time base <sup>(1, 2)</sup>
Compare	Compare	Same TMR1 time base <sup>(1, 2)</sup>
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt). The rising edges will be aligned.
PWM	Capture	None
PWM	Compare	None

## TABLE 17-2: INTERACTION OF TWO CCP MODULES

**Note 1:** If CCP2 is configured as a Special Event Trigger, CCP1 will clear Timer1, affecting the value captured on the CCP2 pin.

2: If CCP1 is in Capture mode and CCP2 is configured as a Special Event Trigger, CCP2 will clear Timer1, affecting the value captured on the CCP1 pin.

Note:	CCPRx	and	CCPx	throughout	this
	documer	nt refer	to CCP	R1 or CCPR2	and
	CCP1 or	CCP2	, respec	tively.	

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7	· · · · · · · · · · · · · · · · · · ·				·	• 	bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7-6 bit 5-4	Unimplement						
	DCxB<1:0>: F Capture mode Unused Compare mode Unused <u>PWM mode:</u> These bits are	2: le:	Ū	luty cycle. The	eight MSbs are	e found in CCP	RxL.
bit 3-0	0001 = Unuse 0010 = Comp 0011 = Unuse 0100 = Captu 0101 = Captu 0110 = Captu 0111 = Captu 1000 = Comp 1001 = Comp 1010 = Comp 1010 = Comp	ure/Compare/F ed (reserved) pare mode, tog ed (reserved) ure mode, even ure mode, even ure mode, even pare mode, even pare mode, set pare mode, cle pare mode, gen a par is unaffect pare mode, trig v/D conversion	WM off (reset gle output on y falling edge y rising edge y 4th rising ed y 16th rising ed y 16th rising ed output on ma ar output on m herate softwar ted) ger special ev		bit of the PIR: t of the PIRx re bit of the PIRx hatch (CCPxIF it of the PIRx r	gister is set) register is set) bit is set of the register is set.	PIRx register

### REGISTER 17-1: CCPxCON: CCPx CONTROL REGISTER



## 17.1 Capture Mode

In Capture mode, CCPRxH:CCPRxL captures the 16-bit value of the TMR1 register when an event occurs on pin CCPx. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- Every falling edge
- · Every rising edge
- Every 4th rising edge
- Every 16th rising edge

When a capture is made, the interrupt request flag bit CCPxIF of the PIRx register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value (refer to Figure 17-1).


#### 17.1.1 CCPx PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Either RC1 or RB3 can be selected as the CCP2 pin. Refer to **Section 6.1** "Alternate Pin Function" for more information.

Note:	If the CCPx pin is configured as an output,
	a write to the port can cause a capture
	condition.

#### FIGURE 17-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



## 17.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode or when Timer1 is clocked at Fosc, the capture operation may not work.

#### 17.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIEx register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIRx register following any change in operating mode.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Capture mode. In order for Capture mode to recognize the trigger event on the CCPx pin, Timer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

#### 17.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler (refer to Example 17-1).

#### EXAMPLE 17-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCP1CON	;Set Bank bits to point
		;to CCP1CON
CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		; the new prescaler
		; move value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		; value

#### 17.1.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (Fosc/4), or by an external clock source.

If Timer1 is clocked by FOSC/4, then Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

If Timer1 is clocked by an external clock source, then Capture mode will operate as defined in **Section 17.1** "Capture Mode".

									_	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	1111 1111	1111 1111
ANSELC	ANSC7	ANSC6	ANSC5	_	_	ANSC2	ANSC1	ANSC0	111111	111111
APFCON	_	_	_	_	_	_	SSSEL	CCP2SEL	00	00
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
CCPRxL			Capture/0	Compare/PWN	VI Register X L	ow Byte			xxxx xxxx	uuuu uuuu
CCPRxH			Capture/0	Compare/PWN	/I Register X H	ligh Byte			xxxx xxxx	uuuu uuuu
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	x000 000x	0000 000x
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIE2	TMR3GIE	TMR3IE	TMRBIE	TMRAIE	—	—	—	CCP2IE	00000	00000
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIR2	TMR3GIF	TMR3IF	TMRBIF	TMRAIF	—	_	—	CCP2IF	00000	00000
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	0000 00-0	uuuu uu-u
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GSS1	T1GSS0	0000 0x00	0000 0x00
TMR1L		Holding Re	gister for the	Least Signific	ant Byte of th	e 16-bit TMR	1 Register		xxxx xxxx	uuuu uuuu
TMR1H		Holding Re	egister for the	Most Signific	ant Byte of the	e 16-bit TMR	1 Register		xxxx xxxx	uuuu uuuu
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

#### TABLE 17-3: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE

 $\label{eq:Legend: Legend: Le$ 


## 17.2 Compare Mode


In Compare mode, the 16-bit CCPRx register value is constantly compared against the TMR1 register pair value. When a match occurs, the CCPx module may:

- Toggle the CCPx output
- Set the CCPx output
- Clear the CCPx output
- Generate a Special Event Trigger
- Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register.

All Compare modes can generate an interrupt.





Special Event Higger will.

- Clear TMR1H and TMR1L registers.
- NOT set interrupt flag bit TMR1IF of the PIR1 register.
  Set the GO/DONE bit to start the ADC conversion
- Set the GO/DON (CCP2 only).

## 17.2.1 CCPx PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Either RC1 or RB3 can be selected as the CCP2 pin. Refer to **Section 6.1** "Alternate Pin Function" for more information.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

#### 17.2.2 TIMER1 MODE SELECTION

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

Note:	Clocking Timer1 from the system clock
	(Fosc) should not be used in Compare
	mode. For the Compare operation of the
	TMR1 register to the CCPRx register to
	occur, Timer1 must be clocked from the
	instruction clock (Fosc/4) or from an
	external clock source.

### 17.2.3 SOFTWARE INTERRUPT MODE

When Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPxIF bit in the PIRx register is set and the CCPx module does not assert control of the CCPx pin (refer to the CCPxCON register).

#### 17.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

- Resets Timer1
- Starts an ADC conversion if ADC is enabled (CCP2 only)

The CCPx module does not assert control of the CCPx pin in this mode (refer to the CCPxCON register).

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPRxH, CCPRxL register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
  - 2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

## 17.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Name, Reset         State set set set set set set set set set s											
ANSELB       ANSB67       ANSB66       ANSB56       ANSB54       ANSB23       ANSB21       ANSB01       ANSB05       1111111       11111111       1111111111	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		all other
ANSELC       ANSC7       ANSC6       ANSC5       —       —       ANSC2       ANSC1       ANSC0       111 - 111       111 - 111         APFCON       —       —       —       —       —       SSEL       CCP2DL      00      00         CCP1CON       —       —       DC1B1       DC1B0       CCP1M3       CCP1M2       CCP2M1       CCP2M0      0       0.000      0       0.000         CCP2CON       —       —       DC2B1       DC2B0       CCP1M3       CCP1M2       CCP2M0      00       0.000      00       0.000         CCPRXL       —       —       DC2B1       DC2B0       CCP2M3       CCP2M2       CCP2M0      00       0.00	ADCON0	—	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000
APFCON            SSSEL         CCP2SEL  <	ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	1111 1111	1111 1111
CCP1CON         —         —         DC1B1         DC1B0         CCP1M3         CCP1M2         CCP1M1         CCP1M0        00         0000        00         0000           CCP2CON         —         —         DC2B1         DC2B0         CCP2M3         CCP2M2         CCP2M1         CCP2M0        00         0000        00         0000           CCPRXL         CCPRXL         CCP1M2         CCP2M2         CCP2M1         CCP2M0	ANSELC	ANSC7	ANSC6	ANSC5		_	ANSC2	ANSC1	ANSC0	111111	111111
CCP2CON         —         —         DC2B1         DC2B0         CCP2M3         CCP2M2         CCP2M0        00 000        00 000           CCPRAL         CCP2RAL         CCP2M1         CCP2M0         CCP2M0         CCP2M0        00 0000        00 0000           CCPRAH         CCPRAH         CCP2M1         CCP2M1         CCP2M1         XXXX XXXX         uuuu uuu           INTCON         GIE         PEIE         TMR0IE         INTE         RBIE         TMR0IF         INTF         RBIF         0000 0000         0000 0000         0000 0000           PIE1         TMR1GIE         ADIE         RCIE         TXIE         SSPIE         CCP1IE         TMR2IE         TMR1IE         0000 0000 <td>APFCON</td> <td> </td> <td> </td> <td> </td> <td> </td> <td> </td> <td> </td> <td>SSSEL</td> <td>CCP2SEL</td> <td> 00</td> <td>00</td>	APFCON							SSSEL	CCP2SEL	00	00
CCPRxL         Capture/Compare/PWM Register X Low Byte         xxxx xxxx         uuuu uuuu           CCPRxH         CCPRxH         Capture/Compare/PWM Register X High Byte         xxxx xxxx         uuuu uuuu           INTCON         GIE         PEIE         TMR0IE         INTE         RBIE         TMR0IF         INTF         RBIF         0000 000x         00000 000x         0000 000x         0	CCP1CON			DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCPRxH         Capture/Capture/Capture/Cmpare/PW/ Register X High Byte         xxxx xxxx         uuuu uuuu           INTCON         GIE         PEIE         TMR0IE         INTE         RBIE         TMR0IF         INTF         RBIF         0000 000x         0000 000x           PIE1         TMR1GIE         ADIE         RCIE         TXIE         SSPIE         CCP1IE         TMR2IE         TMR1E         0000 000         0000 0000         0000 0000           PIE2         TMR3GIE         TMR3IE         TMRBIE         TMRAIE           CCP2IE         00000         00000         00000           PIR2         TMR3GIF         TMR3IF         TMRBIF         TMRAIF           CCP2IE         00000         00000           PIR2         TMR3GIF         TMR3IF         TMRBIF         TMRAIF            CCP2IE         00000         00000           PIR2         TMR3GIF         TMRBIF         TMRAIF         -         -         -         -         CCP2IF         00000         00000         00000           TICON         TMR1CS1         TMR1CS0         T1CKPS1         T1CKPS0         T1GSCN         T1GSS1	CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
INTCON         GIE         PEIE         TMR0IE         INTE         RBIE         TMR0IF         INTF         RBIF         0000	CCPRxL			Capture/0	Compare/PWN	/I Register X L	ow Byte			xxxx xxxx	uuuu uuuu
NIGON         NIGON <th< td=""><td>CCPRxH</td><td></td><td></td><td>Capture/C</td><td>Compare/PWN</td><td>/I Register X H</td><td>ligh Byte</td><td></td><td></td><td>xxxx xxxx</td><td>uuuu uuuu</td></th<>	CCPRxH			Capture/C	Compare/PWN	/I Register X H	ligh Byte			xxxx xxxx	uuuu uuuu
PIE2         TMR3GIE         TMR3IE         TMRBIE         TMRAIE         -         -         CCP2IE         00000         00000           PIR1         TMR1GIF         ADIF         RCIF         TXIF         SSPIF         CCP1IF         TMR2IF         TMR1IF         0000 0000         0000 0000           PIR2         TMR3GIF         TMR3IF         TMRBIF         TMRAIF         -         -         CCP2IF         00000         00000         00000           TICON         TMR1CS1         TMR1CS0         T1CKPS1         T1CKPS0         T10SCEN         T1SYNC         -         TMR1ON         0000 000         0000 000         0000 0000           T1GCON         TMR1GE         T1GPOL         T1GTM         T1GSPM         T1GQO/ DONE         T1GSS1         T1GSS0         0000 000	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x
NILL         Other         Other <tho< td=""><td>PIE1</td><td>TMR1GIE</td><td>ADIE</td><td>RCIE</td><td>TXIE</td><td>SSPIE</td><td>CCP1IE</td><td>TMR2IE</td><td>TMR1IE</td><td>0000 0000</td><td>0000 0000</td></tho<>	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR2         TMR3GIF         TMR3IF         TMRBIF         TMRAIF         —         —         —         CCP2IF         00000         00000           T1CON         TMR1CS1         TMR1CS0         T1CKPS1         T1CKPS0         T10SCEN         T1SYNC         —         TMR1ON         0000 0-0         uuuu uu-u           T1GCON         TMR1GE         T1GPOL         T1GTM         T1GSPM         T1GVAL         T1GSS1         T1GSS0         0000 0-0         uuuu uu-u           T1GCON         TMR1GE         T1GPOL         T1GTM         T1GSPM         T1GQO/ DONE         T1GSS1         T1GSS0         0000 0-0	PIE2	TMR3GIE	TMR3IE	TMRBIE	TMRAIE	—		_	CCP2IE	00000	00000
THE         TORME         TORME         TORME         TORME         Output	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
THEORY	PIR2	TMR3GIF	TMR3IF	TMRBIF	TMRAIF	_	_	—	CCP2IF	00000	00000
TMR1L     Holding Resister for the Least Significant Byte of the 16-bit TMR1 Register     XXXX XXXX     uuuu uuuu       TMR1H     Holding Resister for the Significant Byte of the 16-bit TMR1 Register     XXXX XXXX     uuuu uuuu       TMR1B     TRISB0     TRISB0 <t< td=""><td>T1CON</td><td>TMR1CS1</td><td>TMR1CS0</td><td>T1CKPS1</td><td>T1CKPS0</td><td>T1OSCEN</td><td>T1SYNC</td><td>—</td><td>TMR10N</td><td>0000 00-0</td><td>uuuu uu-u</td></t<>	T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	0000 00-0	uuuu uu-u
TMR1H     Holding Register for the Visit Significant Byte of the 16-bit TMR1 Register     xxx xxxx     uuuu uuuu       TRISB     TRISB6     TRISB5     TRISB4     TRISB3     TRISB2     TRISB1     TRISB0     1111     1111	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM		T1GVAL	T1GSS1	T1GSS0	0000 0x00	0000 0x00
TRISB     TRISB6     TRISB5     TRISB4     TRISB3     TRISB2     TRISB1     TRISB0     1111     1111     1111	TMR1L		Holding Re	gister for the	Least Signific	ant Byte of the	e 16-bit TMR	1 Register		xxxx xxxx	uuuu uuuu
	TMR1H		Holding Re	egister for the	Most Signific	ant Byte of the	e 16-bit TMR	1 Register		xxxx xxxx	uuuu uuuu
TRISC         TRISC6         TRISC5         TRISC4         TRISC3         TRISC2         TRISC1         TRISC0         1111 </td <td>TRISB</td> <td>TRISB7</td> <td>TRISB6</td> <td>TRISB5</td> <td>TRISB4</td> <td>TRISB3</td> <td>TRISB2</td> <td>TRISB1</td> <td>TRISB0</td> <td>1111 1111</td> <td>1111 1111</td>	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

#### TABLE 17-4: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the compare.

### 17.3 PWM Mode

The PWM mode generates a pulse-width modulated signal on the CCPx pin. The duty cycle, period and resolution are determined by the following registers:

- PR2
- T2CON
- CCPRxL
- CCPxCON


In Pulse-Width Modulation (PWM) mode, the CCP module produces up to a 10-bit resolution PWM output on the CCPx pin.

Figure 17-3 shows a simplified block diagram of PWM operation.

Figure 17-4 shows a typical waveform of the PWM signal.


For a step-by-step procedure on how to set up the CCP module for PWM operation, refer to **Section 17.3.8** "Setup for PWM Operation".

FIGURE 17-3: SIMPLIFIED PWM BLOCK DIAGRAM



The PWM output (Figure 17-4) has a time base (period) and a time that the output stays high (duty cycle).

#### FIGURE 17-4: CCP PWM OUTPUT



#### 17.3.1 CCPX PIN CONFIGURATION

In PWM mode, the CCPx pin is multiplexed with the PORT data latch. The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Either RC1 or RB3 can be selected as the CCP2 pin. Refer to **Section 6.1 "Alternate Pin Function**" for more information.

Note: Clearing the CCPxCON register will relinquish CCPx control of the CCPx pin.

#### 17.3.2 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 17-1.

#### EQUATION 17-1: PWM PERIOD

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet$ (TMR2 Prescale Value)

**Note:** Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

Note:	The	Timer2	postscaler	(refer	to
			Fimer2 Ope		
	used	in the de	etermination	of the P	WM
	freque	ency.			

### 17.3.3 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PR2 and TMR2 registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 17-2 is used to calculate the PWM pulse width.

Equation 17-3 is used to calculate the PWM duty cycle ratio.

### EQUATION 17-2: PULSE WIDTH

$$Pulse Width = (CCPRxL:CCPxCON < 5:4>) \bullet$$

TOSC • (TMR2 Prescale Value)

Note: Tosc = 1/Fosc

## EQUATION 17-3: DUTY CYCLE RATIO

Duty Cycle Ratio =  $\frac{(CCPRxL:CCPxCON < 5:4>)}{4(PR2 + 1)}$ 

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (Fosc), or 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (refer to Figure 17-3).

#### 17.3.4 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is ten bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 17-4.

#### EQUATION 17-4: PWM RESOLUTION

Resolution = 
$$\frac{\log[4(PR2 + I)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

#### TABLE 17-5: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

#### TABLE 17-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

#### 17.3.5 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

#### 17.3.6 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency (FOSC). Any changes in the system clock frequency will result in changes to the PWM frequency. Refer to **Section 7.0** "Oscillator Module" for additional details.

#### 17.3.7 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

#### 17.3.8 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Disable the PWM pin (CCPx) output driver(s) by setting the associated TRIS bit(s).
- 2. Load the PR2 register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- 4. Load the CCPRxL register and the DCxBx bits of the CCPxCON register, with the PWM duty cycle value.
- 5. Configure and start Timer2:
  - Clear the TMR2IF interrupt flag bit of the PIR1 register. See Note below.
  - Configure the T2CKPS bits of the T2CON register with the Timer2 prescale value.
  - Enable Timer2 by setting the TMR2ON bit of the T2CON register.

- 6. Enable PWM output pin:
  - Wait until Timer2 overflows, TMR2IF bit of the PIR1 register is set. See the Note below.
  - Enable the PWM pin (CCPx) output driver(s) by clearing the associated TRIS bit(s).
  - **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

#### TABLE 17-7: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	1111 1111	1111 1111
ANSELC	ANSC7	ANSC6	ANSC5		_	ANSC2	ANSC1	ANSC0	111111	111111
APFCON	_	_	_	_	_	_	SSSEL	CCP2SEL	00	00
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
CCPRxL			Capture/0	Compare/PWN	/I Register X L	ow Byte			xxxx xxxx	uuuu uuuu
CCPRxH			Capture/C	Compare/PWN	/I Register X H	ligh Byte			xxxx xxxx	uuuu uuuu
PR2				Timer2 Peri	od Register				1111 1111	1111 1111
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
TMR2				Timer2 Mode	ule Register				0000 0000	0000 0000
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the PWM.

## 18.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (AUSART)


The Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The AUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The AUSART module includes the following capabilities:


- Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- · Programmable 8-bit or 9-bit character length
- Address detection in 9-bit mode
- Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- Half-duplex synchronous slave
- Sleep operation

Block diagrams of the AUSART transmitter and receiver are shown in Figure 18-1 and Figure 18-2.

#### FIGURE 18-1: AUSART TRANSMIT BLOCK DIAGRAM



## FIGURE 18-2: AUSART RECEIVE BLOCK DIAGRAM



The operation of the AUSART module is controlled through two registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)

These registers are detailed in Register 18-1 and Register 18-2, respectively.

## 18.1 AUSART Asynchronous Mode

The AUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH Mark state which represents a '1' data bit, and a VOL Space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the Mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. Refer to Table 18-5 for examples of baud rate configurations.

The AUSART transmits and receives the LSb first. The AUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

## 18.1.1 AUSART ASYNCHRONOUS TRANSMITTER

The AUSART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

## 18.1.1.1 Enabling the Transmitter

The AUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other AUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the AUSART. Clearing the SYNC bit of the TXSTA register configures the AUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the AUSART and automatically configures the TX/CK I/O pin as an output.

- Note 1: When the SPEN bit is set, the RX/DT I/O pin is automatically configured as an input, regardless of the state of the corresponding TRIS bit and whether or not the AUS-ART receiver is enabled. The RX/DT pin data can be read via a normal PORT read but PORT latch data output is precluded.
  - 2: The corresponding ANSEL bit must be cleared for the RX/DT port pin to ensure proper AUSART functionality.
  - **3:** The TXIF transmitter interrupt flag is set when the TXEN enable bit is set.

#### 18.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

#### 18.1.1.3 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the AUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

#### 18.1.1.4 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear

until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

#### 18.1.1.5 Transmitting 9-Bit Characters


The AUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set the AUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. Refer to **Section 18.1.2.7** "Address **Detection**" for more information on the Address mode.


18.1.1.6 Asynchronous Transmission Set-up:

- Initialize the SPBRG register and the BRGH bit to achieve the desired baud rate (Refer to Section 18.2 "AUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 7. Load 8-bit data into the TXREG register. This will start the transmission.









#### TABLE 18-1: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
TXREG			AUSA	RT Transm	nit Data Reg	gister			0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for asynchronous transmission.

#### 18.1.2 AUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 18-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight

or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the AUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

#### 18.1.2.1 Enabling the Receiver

The AUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other AUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the AUSART. Clearing the SYNC bit of the TXSTA register configures the AUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the AUSART and automatically configures the RX/DT I/O pin as an input.

Note 1:	When the SPEN bit is set, the TX/CK I/O
	pin is automatically configured as an out-
	put, regardless of the state of the corre-
	sponding TRIS bit and whether or not the
	AUSART transmitter is enabled. The
	PORT latch is disconnected from the out-
	put driver so it is not possible to use the
	TX/CK pin as a general purpose output.
э.	The corresponding ANCEL bit must be

2: The corresponding ANSEL bit must be cleared for the RX/DT port pin to ensure proper AUSART functionality.

#### 18.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. Refer to Section 18.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the AUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional
	characters will be received until the overrun
	condition is cleared. Refer to
	Section 18.1.2.5 "Receive Overrun
	Error" for more information on overrun
	errors.

#### 18.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the AUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE, Receive Interrupt Enable bit of the PIE1 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCIF interrupt flag bit of the PIR1 register will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

#### 18.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the AUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note: If all receive characters in the receive FIFO have framing errors, repeated reads of the RCREG will not clear the FERR bit.

#### 18.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by setting the AUSART by clearing the SPEN bit of the RCSTA register.

#### 18.1.2.6 Receiving 9-bit Characters

The AUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the AUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

#### 18.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit of the PIR1 register. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

#### 18.1.2.8 Asynchronous Reception Set-up:


- Initialize the SPBRG register and the BRGH bit to achieve the desired baud rate (refer to Section 18.2 "AUSART Baud Rate Generator (BRG)").
- 2. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Enable reception by setting the CREN bit.

- 6. The RCIF interrupt flag bit of the PIR1 register will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE bit of the PIE1 register was also set.
- 7. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 8. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 9. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

This mode would typically be used in RS-485 systems. To set up an asynchronous reception with address detect enable:

- Initialize the SPBRG register and the BRGH bit to achieve the desired baud rate (refer to Section 18.2 "AUSART Baud Rate Generator (BRG)").
- 2. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. Enable 9-bit reception by setting the RX9 bit.
- 5. Enable address detection by setting the ADDEN bit.
- 6. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit of the PIR1 register will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit of the PIE1 register was also set.
- 8. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.





#### TABLE 18-2: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSELC	ANSC7	ANSC6	ANSC5	—	—	ANSC2	ANSC1	ANSC0	111111	111111
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
RCREG			AUSA	ART Receiv	e Data Reg	jister			0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for asynchronous reception.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC		BRGH	TRMT	TX9D
bit 7	·					·	bit 0
Legend:							
R = Readable		W = Writable I	DIt	•	mented bit, rea		
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	IOWN
bit 7	CSRC: Cloc	k Source Select	bit				
	<u>Asynchronou</u>	<u>us mode</u> :					
	Don't care						
	Synchronous						
		mode (clock ger node (clock from			i)		
bit 6		ansmit Enable b		100)			
Sit 0		9-bit transmissi					
	0 = Selects	8-bit transmissi	on				
bit 5	TXEN: Trans	smit Enable bit <sup>(1</sup>	)				
	1 = Transmi						
	0 = Transmi						
bit 4		ART Mode Sele	ct bit				
	1 = Synchro 0 = Asynchr	ronous mode					
bit 3		nted: Read as '(	)'				
bit 2	BRGH: High	Baud Rate Sele	ect bit				
	Asynchronou						
	1 = High sp						
	0 = Low spectrum						
	Synchronous Unused in th						
bit 1		smit Shift Registe	er Status bit				
	1 = TSR err	-					
	0 = TSR full	l					
bit 0		bit of Transmit					
	Can be addr	ess/data bit or a	parity bit.				

## REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit (
Legend:							
R = Readable		W = Writable		-	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
h:+ 7	SPEN: Serial	Dent Enchle h					
bit 7				T and TX/CK n	ins as serial por	t nins)	
		rt disabled (be				t pillo)	
bit 6	<b>RX9:</b> 9-bit Re	ceive Enable b	bit				
	1 = Selects 9	-bit reception					
	0 = Selects 8	•					
bit 5	-	Receive Enal	ole bit				
	Asynchronous	<u>s mode</u> :					
	Don't care	mode – Maste	.r.				
	1 = Enables		<u>u</u> .				
		single receive					
		ared after rece		ete.			
	-	mode – Slave	<u>.</u>				
L:1 1	Don't care		Enchla hit				
bit 4		nuous Receive	Enable bit				
	Asynchronous						
	0 = Disables						
	Synchronous	mode:					
		continuous rec continuous rec		ble bit CREN is	cleared (CREN	l overrides SRE	EN)
bit 3	ADDEN: Add	ress Detect Er	able bit				
		<u>s mode 9-bit (F</u>					
	0 = Disables		tion, all bytes		d the receive bu nd ninth bit can		
	Don't care						
	<u>Synchronous</u>						
	Must be set to						
bit 2	FERR: Framin	-	un alata al las curas				
	1 = Framing 0 = No framing 0		ipdated by rea	ading RUREG I	egister and reco	eive next valid i	byte)
bit 1	OERR: Overr	un Error bit					
	1 = Overrun = 0 0 = No overrun	•	leared by clea	aring bit CREN)	)		
bit 0	RX9D: Ninth I	oit of Received	l Data				
	This can be a	ddress/data bi	t or a parity bi	t and must be o	calculated by us	er firmware.	
	he AUSART m RISx = 1.	odule automa	tically change	es the pin fro	m tri-state to c	drive as neede	ed. Configure

## REGISTER 18-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

© 2010-2015 Microchip Technology Inc.

#### 18.2 AUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit timer that is dedicated to the support of both the asynchronous and synchronous AUSART operation.

The SPBRG register determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by the BRGH bit of the TXSTA register. In Synchronous mode, the BRGH bit is ignored.

Table 18-3 contains the formulas for determining the baud rate. Example 18-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various Asynchronous modes have been computed for your convenience and are shown in Table 18-5. It may be advantageous to use the high baud rate (BRGH = 1), to reduce the baud rate error.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

#### EXAMPLE 18-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, and Asynchronous mode with SYNC = 0 and BRGH = 0 (as seen in Table 18-5):

Desired Baud Rate = 
$$\frac{FOSC}{64(SPBRG+1)}$$

Solving for SPBRG:

$$SPBRG = \left(\frac{Fosc}{64(Desired Baud Rate)}\right) - 1$$
$$= \left(\frac{16000000}{64(9600)}\right) - 1$$
$$= [25.042] = 25$$
Actual Baud Rate =  $\frac{16000000}{64(25+1)}$ 
$$= 9615$$
% Error =  $\left(\frac{Actual Baud Rate - Desired Baud Rate}{Desired Baud Rate}\right) 100$ 
$$= \left(\frac{9615 - 9600}{9600}\right) 100 = 0.16\%$$

TABLE 18-3:	BAUD RATE FORMULAS

Configur	ration Bits		Baud Rate Formula		
SYNC	BRGH	AUSART Mode	Baud Rate Formula		
0	0	Asynchronous	Fosc/[64 (n+1)]		
0	1	Asynchronous	Fosc/[16 (n+1)]		
1	x	Synchronous	Fosc/[4 (n+1)]		

Legend: x = Don't care, n = value of SPBRG register

#### TABLE 18-4: REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for the Baud Rate Generator.

						SYNC = 0,	BRGH = 0						
BAUD	Fosc	; = 20.00	0 MHz	Fosc = 18.432 MHz			Fosc	= 16.000	00 MHz	Fosc = 11.0592 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	_	_	_	_	_	_	_		_		_	_	
1200	1221	1.73	255	1200	0.00	239	1201	0.08	207	1200	0.00	143	
2400	2404	0.16	129	2400	0.00	119	2403	0.16	103	2400	0.00	71	
9600	9470	-1.36	32	9600	0.00	29	9615	0.16	25	9600	0.00	17	
10417	10417	0.00	29	10286	-1.26	27	10416	-0.01	23	10165	-2.42	16	
19.2k	19.53k	1.73	15	19.20k	0.00	14	19.23k	0.16	12	19.20k	0.00	8	
57.6k	—	—	_	57.60k	0.00	7	—	—	_	57.60k	0.00	2	
115.2k	—	_	_		_	_	—	_	_	—	—	_	

	TABLE 18-5:	BAUD RATES FOR ASYNCHRONOUS MODES
--	-------------	-----------------------------------

						SYNC = 0,	BRGH = (	0				
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	_	—	—
9600	9615	0.16	12	_	_	_	9600	0.00	5	_	—	—
10417	10417	0.00	11	10417	0.00	5	—	_	_	—	_	—
19.2k	—	_	_	_	_	_	19.20k	0.00	2	—	—	_
57.6k	—	—	—	—	_	—	57.60k	0.00	0	—	—	
115.2k	—	_	—		_	—		_	—	_	_	_

						SYNC = 0,	BRGH = 2	L				
BAUD	Fosc	: = 20.00	0 MHz	Fosc = 18.432 MHz			Fosc	= 16.000	00 MHz	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	—	_		_	_	_	—	—	_	—	_
1200	—	—	—	—		—	—	—	_	—	—	—
2400	_	_	_	—	—	_	—	_	_	_	_	_
9600	9615	0.16	129	9600	0.00	119	9615	0.16	103	9600	0.00	71
10417	10417	0.00	119	10378	-0.37	110	10417	0.00	95	10473	0.53	65
19.2k	19.23k	0.16	64	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35
57.6k	56.82k	-1.36	21	57.60k	0.00	19	58.8k	2.12	16	57.60k	0.00	11
115.2k	113.64k	-1.36	10	115.2k	0.00	9	—	—	_	115.2k	0.00	5

		SYNC = 0, BRGH = 1												
BAUD	Fos	c = 8.000	) MHz	Fos	c = 4.000	) MHz	Fosc	= 3.686	4 MHz	Fos	c = 1.000	) MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)		
300	—	—	_	_		_			_	300	0.16	207		
1200	—	—	—	1202	0.16	207	1200	0.00	191	1202	0.16	51		
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25		
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_		
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5		
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	—	_	_		
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_		
115.2k	—	_	—	_	_	—	115.2k	0.00	1	_	_	—		

#### TABLE 18-5: BAUD RATES FOR ASYNCHRONOUS MODES

### 18.3 AUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The AUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

#### 18.3.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the AUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the AUSART.

#### 18.3.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the AUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

#### 18.3.1.2 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the AUSART is configured for synchronous master transmit operation.


A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.


Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

- 18.3.1.3 Synchronous Master Transmission Set-up:
- Initialize the SPBRG register and the BRGH bit to achieve the desired baud rate (refer to Section 18.2 "AUSART Baud Rate Generator (BRG)").

- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.



#### FIGURE 18-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



#### TABLE 18-6: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x
MR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
MR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
AUSART Transmit Data Register								0000 0000	0000 0000
CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
T	GIE MR1GIF SPEN BRG7 TRISC7 CSRC	GIE PEIE MR1GIE ADIE MR1GIF ADIF SPEN RX9 BRG7 BRG6 TRISC7 TRISC6 CSRC TX9	GIE PEIE TMROIE MR1GIE ADIE RCIE MR1GIF ADIF RCIF SPEN RX9 SREN BRG7 BRG6 BRG5 TRISC7 TRISC6 TRISC5 AUSA CSRC TX9 TXEN	GIEPEIETMR0IEINTEMR1GIEADIERCIETXIEMR1GIFADIFRCIFTXIFSPENRX9SRENCRENBRG7BRG6BRG5BRG4TRISC7TRISC6TRISC5TRISC4AUSART TransmCSRCTX9TXENSYNC	GIEPEIETMR0IEINTERBIEMR1GIEADIERCIETXIESSPIEMR1GIFADIFRCIFTXIFSSPIFSPENRX9SRENCRENADDENBRG7BRG6BRG5BRG4BRG3TRISC7TRISC6TRISC5TRISC4TRISC3AUSART Transmit Data RegCSRCTX9TXENSYNC	GIEPEIETMR0IEINTERBIETMR0IFMR1GIEADIERCIETXIESSPIECCP1IEMR1GIFADIFRCIFTXIFSSPIFCCP1IFSPENRX9SRENCRENADDENFERRBRG7BRG6BRG5BRG4BRG3BRG2TRISC7TRISC6TRISC5TRISC4TRISC3TRISC2AUSART Transmit Data RegisterCSRCTX9TXENSYNC—BRGH	GIEPEIETMR0IEINTERBIETMR0IFINTFMR1GIEADIERCIETXIESSPIECCP1IETMR2IEMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFSPENRX9SRENCRENADDENFERROERRBRG7BRG6BRG5BRG4BRG3BRG2BRG1TRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1AUSART Transmit Data RegisterCSRCTX9TXENSYNC—BRGHTRMT	GIEPEIETMR0IEINTERBIETMR0IFINTFRBIFMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1IEMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFSPENRX9SRENCRENADDENFERROERRRX9DBRG7BRG6BRG5BRG4BRG3BRG2BRG1BRG0TRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISC0AUSART Transmit Data RegisterCSRCTX9TXENSYNC—BRGHTRMTTX9D	GIEPEIETMROIEINTERBIETMROIFINTFRBIF0000000xMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1IE00000000MR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IF00000000MR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IF00000000SPENRX9SRENCRENADDENFERROERRRX9D00000000BRG7BRG6BRG5BRG4BRG3BRG2BRG1BRG000000000TRISC7TRISC6TRISC5TRISC4TRISC3TRISC2TRISC1TRISC011111111AUSART Transmit Data Register00000000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous master transmission.

#### 18.3.1.4 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the AUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit of the PIR1 register is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are un-read characters in the receive FIFO.

#### 18.3.1.5 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

#### 18.3.1.6 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register.

#### 18.3.1.7 Receiving 9-bit Characters

The AUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set, the AUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

Address detection in Synchronous modes is not supported, therefore the ADDEN bit of the RCSTA register must be cleared.

## 18.3.1.8 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRG register for the appropriate baud rate. Set or clear the BRGH bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. Verify address detection is disabled by clearing the ADDEN bit of the RCSTA register.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- Interrupt flag bit RCIF of the PIR1 register will be set when reception of a character is complete. An interrupt will be generated if the RCIE interrupt enable bit of the PIE1 register was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit, which resets the AUSART.

FIGURE 18-8:	SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
RX/DT pin	bit 0         bit 2         bit 3         bit 4         bit 5         bit 6         bit 7
TX/CK pin	
Write to bit SREN	
SREN bit	
CREN bit	.0,
RCIF bit (Interrupt) ————	
Read RCREG	
Note: Timing c	liagram demonstrates Synchronous Master mode with bit SREN = $1$ and bit BRGH = $0$ .

#### TABLE 18-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

				Bit 2	Bit 1	Bit 0	Value on POR, BOR	all other Resets
SC7 ANSC	ANSC5	—	—	ANSC2	ANSC1	ANSC0	111111	111111
IE PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x
1GIE ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
1GIF ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
AUSART Receive Data Register								0000 0000
EN RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000X	0000 000x
SC7 TRISC	5 TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
RC TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
	IE PEIE 1GIE ADIE 1GIF ADIF EN RX9 SC7 TRISCE RC TX9	IE PEIE TMROIE 1GIE ADIE RCIE 1GIF ADIF RCIF AUS/ EN RX9 SREN SC7 TRISC6 TRISC5 RC TX9 TXEN	IE PEIE TMR0IE INTE 1GIE ADIE RCIE TXIE 1GIF ADIF RCIF TXIF AUSART Receiv EN RX9 SREN CREN SC7 TRISC6 TRISC5 TRISC4 RC TX9 TXEN SYNC	IE PEIE TMR0IE INTE RBIE 1GIE ADIE RCIE TXIE SSPIE 1GIF ADIF RCIF TXIF SSPIF AUSART Receive Data Receive EN RX9 SREN CREN ADDEN SC7 TRISC6 TRISC5 TRISC4 TRISC3 RC TX9 TXEN SYNC —	IE PEIE TMR0IE INTE RBIE TMR0IF 1GIE ADIE RCIE TXIE SSPIE CCP1IE 1GIF ADIF RCIF TXIF SSPIF CCP1IF AUSART Receive Data Register EN RX9 SREN CREN ADDEN FERR SC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 RC TX9 TXEN SYNC — BRGH	IE PEIE TMROIE INTE RBIE TMROIF INTF 1GIE ADIE RCIE TXIE SSPIE CCP1IE TMR2IE 1GIF ADIF RCIF TXIF SSPIF CCP1IF TMR2IF AUSART Receive Data Register EN RX9 SREN CREN ADDEN FERR OERR SC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 RC TX9 TXEN SYNC — BRGH TRMT	IE PEIE TMROIE INTE RBIE TMROIF INTF RBIF 1GIE ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 1GIF ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF AUSART Receive Data Register EN RX9 SREN CREN ADDEN FERR OERR RX9D SC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0 RC TX9 TXEN SYNC — BRGH TRMT TX9D	IE         PEIE         TMR0IE         INTE         RBIE         TMR0IF         INTF         RBIF         0000         000x           1GIE         ADIE         RCIE         TXIE         SSPIE         CCP1IE         TMR2IE         TMR1IE         0000         0000           1GIF         ADIF         RCIF         TXIF         SSPIF         CCP1IF         TMR2IF         TMR1IF         0000         0000           1GIF         ADIF         RCIF         TXIF         SSPIF         CCP1IF         TMR2IF         TMR1IF         0000         0000           AUSART Receive Data Register         0000         0000         0000         0000         0000         0000           EN         RX9         SREN         CREN         ADDEN         FERR         OERR         RX9D         0000         0000           SC7         TRISC6         TRISC5         TRISC4         TRISC3         TRISC2         TRISC1         TRISC0         1111         1111

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous master reception.

#### 18.3.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the AUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the AUSART.

#### 18.3.2.1 AUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (refer to Section 18.3.1.2 "Synchronous Master Transmission"), except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREG register.
- 3. The TXIF bit will not be set.
- 4. After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- 5. If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.

- 18.3.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the CREN and SREN bits.
- 3. If using interrupts, ensure that the GIE and PEIE bits of the INTCON register are set and set the TXIE bit.
- 4. If 9-bit transmission is desired, set the TX9 bit.
- 5. Enable transmission by setting the TXEN bit.
- 6. Verify address detection is disabled by clearing the ADDEN bit of the RCSTA register.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREG register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSELC	ANSC7	ANSC6	ANSC5			ANSC2	ANSC1	ANSC0	111111	111111
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000X	0000 000x
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
TXREG	AUSART Transmit Data Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010

#### TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous slave transmission.

#### 18.3.2.3 AUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 18.3.1.4 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE interrupt enable bit of the PIE1 register is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 18.3.2.4 Synchronous Slave Reception Setup:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 3. If 9-bit reception is desired, set the RX9 bit.
- 4. Verify address detection is disabled by clearing the ADDEN bit of the RCSTA register.
- 5. Set the CREN bit to enable reception.
- The RCIF bit of the PIR1 register will be set when reception is complete. An interrupt will be generated if the RCIE bit of the PIE1 register was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSELC	ANSC7	ANSC6	ANSC5	_	—	ANSC2	ANSC1	ANSC0	111111	111111
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
RCREG			AUSA	ART Receiv	e Data Reg	jister			0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000X	0000 000X
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010

## TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

**Legend:** x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous slave reception.

## 18.4 AUSART Operation During Sleep

The AUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the transmit or receive shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the transmit and receive shift registers.

#### 18.4.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA control registers must be configured for synchronous slave reception (refer to Section 18.3.2.4 "Synchronous Slave Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit of the INTCON register is also set, then the Interrupt Service Routine at address 0004h will be called.

## 18.4.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA control registers must be configured for synchronous slave transmission (refer to Section 18.3.2.2 "Synchronous Slave Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.

Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

## 19.0 SSP MODULE OVERVIEW

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripherals or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)

## 19.1 SPI Mode

The SPI mode allows eight bits of data to be synchronously transmitted and received, simultaneously. The SSP module can be operated in one of two SPI modes:

- Master mode
- Slave mode


SPI is a full-duplex protocol, with all communication being bidirectional and initiated by a master device. All clocking is provided by the master device and all bits are transmitted, MSb first. Care must be taken to ensure that all devices on the SPI bus are setup to allow all controllers to send and receive data at the same time. A typical SPI connection between microcontroller devices is shown in Figure 19-1. Addressing of more than one slave device is accomplished via multiple hardware slave select lines. External hardware and additional I/O pins must be used to support multiple slave select addressing. This prevents extra overhead in software for communication.

For SPI communication, typically three pins are used:

- Serial Data Out (SDO)
- Serial Data In (SDI)
- Serial Clock (SCK)


Additionally, a fourth pin may be used when in a Slave mode of operation:

• Slave Select (SS)



## FIGURE 19-1: TYPICAL SPI MASTER/SLAVE CONNECTION





## 19.1.1 MASTER MODE

In Master mode, data transfer can be initiated at any time because the master controls the SCK line. Master mode determines when the slave (Figure 19-1, Processor 2) transmits data via control of the SCK line.

#### 19.1.1.1 Master Mode Operation

The SSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR register shifts the data in and out of the device, MSb first. The SSPBUF register holds the data that is written out of the master until the received data is ready. Once the eight bits of data have been received, the byte is moved to the SSPBUF register. The Buffer Full Status bit, BF of the SSPSTAT register, and the SSP Interrupt Flag bit, SSPIF of the PIR1 register, are then set.

Any write to the SSPBUF register during transmission/ reception of data will be ignored and the Write Collision Detect bit, WCOL of the SSPCON register, will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data is written to the SSPBUF. The BF bit of the SSPSTAT register is set when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. The SSP interrupt may be used to determine when the transmission/reception is complete and the SSPBUF must be read and/or written. If interrupts are not used, then software polling can be done to ensure that a write collision does not occur. Example 19-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

Note:	The SSPSR is not directly readable or
	writable and can only be accessed by
	addressing the SSPBUF register.

#### 19.1.1.2 Enabling Master I/O

To enable the serial port, the SSPEN bit of the SSPCON register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON register and then set the SSPEN bit. If a Master mode of operation is selected in the SSPM bits of the SSPCON register, the SDI, SDO and SCK pins will be assigned as serial port pins.

For these pins to function as serial port pins, they must have their corresponding data direction bits set or cleared in the associated TRIS register as follows:

- · SDI configured as input
- · SDO configured as output
- SCK configured as output

## 19.1.1.3 Master Mode Setup

In Master mode, the data is transmitted/received as soon as the SSPBUF register is loaded with a byte value. If the master is only going to receive, SDO output could be disabled (programmed and used as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate.

When initializing SPI Master mode operation, several options need to be specified. This is accomplished by programming the appropriate control bits in the SSPCON and SSPSTAT registers. These control bits allow the following to be specified:

- · SCK as clock output
- Idle state of SCK (CKP bit)
- Data input sample phase (SMP bit)
- Output data on rising/falling edge of SCK (CKE bit)
- · Clock bit rate

In Master mode, the SPI clock rate (bit rate) is user selectable to be one of the following:


- Fosc/4 (or TCY)
- Fosc/16 (or 4 TCY)
- Fosc/64 (or 16 TCY)
- (Timer2 output)/2

This allows a maximum data rate of 5 Mbps (at Fosc = 20 MHz).

Figure 19-3 shows the waveforms for Master mode. The clock polarity is selected by appropriately programming the CKP bit of the SSPCON register. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The sample time of the input data is shown based on the state of the SMP bit and can occur at the middle or end of the data output time. The time when the SSPBUF is loaded with the received data is shown.

#### 19.1.1.4 Sleep in Master Mode

In Master mode, all module clocks are halted and the transmission/reception will remain in their current state, paused, until the device wakes from Sleep. After the device wakes up from Sleep, the module will continue to transmit/receive data.



## EXAMPLE 19-1: LOADING THE SSPBUF (SSPSR) REGISTER

	BANKSEL	SSPSTAT	;
LOOP	BTFSS	SSPSTAT, BF	;Has data been received(transmit complete)?
	GOTO	LOOP	i No
	BANKSEL	SSPBUF	;
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

## 19.1.2 SLAVE MODE

For any SPI device acting as a slave, the data is transmitted and received as external clock pulses appear on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

#### 19.1.2.1 Slave Mode Operation

The SSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready.

The slave has no control as to when data will be clocked in or out of the device. All data that is to be transmitted, to a master or another slave, must be loaded into the SSPBUF register before the first clock pulse is received.

Once eight bits of data have been received:

- Received byte is moved to the SSPBUF register
- BF bit of the SSPSTAT register is set
- SSPIF bit of the PIR1 register is set

Any write to the SSPBUF register during transmission/ reception of data will be ignored and the Write Collision Detect bit, WCOL of the SSPCON register, will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

The user's firmware must read SSPBUF, clearing the BF flag, or the SSPOV bit of the SSPCON register will be set with the reception of the next byte and communication will be disabled.

A SPI module transmits and receives at the same time, occasionally causing dummy data to be transmitted/ received. It is up to the user to determine which data is to be used and what can be discarded.

#### 19.1.2.2 Enabling Slave I/O

To enable the serial port, the SSPEN bit of the SSPCON register must be set. If a Slave mode of operation is selected in the SSPM bits of the SSPCON register, the SDI, SDO and SCK pins will be assigned as serial port pins.

For these pins to function as serial port pins, they must have their corresponding data direction bits set or cleared in the associated TRIS register as follows:

- · SDI configured as input
- SDO configured as output
- SCK configured as input

Optionally, a fourth pin, Slave Select  $(\overline{SS})$  may be used in Slave mode. Slave Select may be configured to operate on one of the following pins via the SSSEL bit in the APFCON register.

- RA5/AN4/SS
- RA0/AN0/SS


Upon selection of a Slave Select pin, the appropriate bits must be set in the ANSELA and TRISA registers. Slave Select must be set as an input by setting the corresponding bit in TRISA, and digital I/O must be enabled on the SS pin by clearing the corresponding bit of the ANSELA register.

#### 19.1.2.3 Slave Mode Setup


When initializing the SSP module to SPI Slave mode, compatibility must be ensured with the master device. This is done by programming the appropriate control bits of the SSPCON and SSPSTAT registers. These control bits allow the following to be specified:

- · SCK as clock input
- Idle state of SCK (CKP bit)
- Data input sample phase (SMP bit)
- Output data on rising/falling edge of SCK (CKE bit)

Figure 19-4 and Figure 19-5 show example waveforms of Slave mode operation.







## 19.1.2.4 Slave Select Operation

The  $\overline{SS}$  pin allows Synchronous Slave mode operation. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPM<3:0> = 0100). The associated TRIS bit for the  $\overline{SS}$  pin must be set, making  $\overline{SS}$  an input.

In Slave Select mode, when:


- SS = 0, The device operates as specified in Section 19.1.2 "Slave Mode".
- $\overline{SS} = 1$ , The SPI module is held in Reset and the SDO pin will be tri-stated.
  - Note 1: When the SPI is in Slave mode with  $\overline{SS}$  pin control enabled (SSPM<3:0> = 0100), the SPI module will reset if the  $\overline{SS}$  pin is driven high.
    - 2: If the SPI is used in Slave mode with CKE set, the SS pin control must be enabled.

When the SPI module resets, the bit counter is cleared to '0'. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit. Figure 19-6 shows the timing waveform for such a synchronization event.

Note:	SSPSR must be reinitialized by writing to
	the SSPBUF register before the data can
	be clocked out of the slave again.

## 19.1.2.5 Sleep in Slave Mode

While in Sleep mode, the slave can transmit/receive data. The SPI Transmit/Receive Shift register operates asynchronously to the device on the externally supplied clock source. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the SSP interrupt flag bit will be set and if enabled, will wake the device from Sleep.



## FIGURE 19-6: SLAVE SELECT SYNCHRONIZATION WAVEFORM

R/W-0	0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
WCO	_ SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0						
bit 7							bit 0						
Legend:													
R = Read	able bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'							
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown						
h:+ 7		Callisian Data	- 4 h : 4										
bit 7		WCOL: Write Collision Detect bit											
	software	<ul> <li>1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)</li> </ul>											
	0 = No collisi	ion											
bit 6	SSPOV: Rece	SSPOV: Receive Overflow Indicator bit											
	overflow, the SSPI		PSR is lost. ( ly transmitting	Overflow can or g data, to avoid	nly occur in Sla d setting overflo	ve mode. The ι ow. In Master m	iser must read ode, the over-						
bit 5	•	SSPEN: Synchronous Serial Port Enable bit											
		<ul> <li>Enables serial port and configures SCK, SDO and SDI as serial port pins<sup>(1)</sup></li> <li>D = Disables serial port and configures these pins as I/O port pins</li> </ul>											
bit 4		Polarity Select b	0		port pins								
		for clock is a hi											
		for clock is a lo	•										
bit 3-0	SSPM<3:0>:	Synchronous S	Serial Port Mo	de Select bits									
	0001 = SPI M 0010 = SPI M 0011 = SPI M 0100 = SPI S	Master mode, cl Master mode, cl Master mode, cl Master mode, cl Slave mode, clo Slave mode, clo	ock = Fosc/1 ock = Fosc/6 ock = TMR2 ck = SCK pin	6 4 output/2 . <u>SS</u> pin contro		can be used as	I/O pin.						
Note 1:	When enabled, the	ese pins must b	e properly co	nfigured as inp	out or output.								

## REGISTER 19-1: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (SPI MODE)

E.

## REGISTER 19-2: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0						
SMP	CKE	D/Ā	Р	S	R/W	UA	BF						
bit 7							bit C						
Legend:													
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown						
bit 7	SMP: SPI D	SMP: SPI Data Input Sample Phase bit											
	SPI Master mode:												
		1 = Input data sampled at end of data output time											
		0 = Input data sampled at middle of data output time											
		SPI Slave mode:											
bit 6	SMP must be cleared when SPI is used in Slave mode												
	CKE: SPI Clock Edge Select bit SPI mode, CKP = 0:												
	<u>SPI mode, CKP = 0</u> : 1 = Data stable on rising edge of SCK												
	0 = Data stable on falling edge of SCK												
	<u>SPI mode, CKP = 1:</u>												
	<ul> <li>1 = Data stable on falling edge of SCK</li> <li>0 = Data stable on rising edge of SCK</li> </ul>												
bit 5	D = Data staD/A: Data/A												
DILO	Used in I <sup>2</sup> C												
bit 4	P: Stop bit	mode only.											
DIL 4	•	mode only											
bit 3	S: Start bit	Used in I <sup>2</sup> C mode only.											
bit 5	Used in I <sup>2</sup> C	mode only											
bit 2	_	Write Information	hit										
			1 Dit										
bit 1	Used in I <sup>2</sup> C mode only. <b>UA:</b> Update Address bit												
	Used in I <sup>2</sup> C												
bit 0		Full Status bit											
		e complete, SSPI	BUF is full										
	0 = Receive												

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSELA	ANSA7	ANSA6	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	1111 1111	1111 1111
APFCON	_	_	_	_	_	_	SSSEL	CCP2SEL	00	00
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000x
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PR2				Timer2 Per	iod Register				1111 1111	1111 1111
SSPBUF		Syı	nchronous Se	erial Port Red	ceive Buffer/1	ransmit Reg	ister		XXXX XXXX	uuuu uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111	1111 1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000

## TABLE 19-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.

## 19.2 I<sup>2</sup>C Mode


The SSP module, in  $I^2C$  mode, implements all slave functions, except general call support. It provides interrupts on Start and Stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the  $I^2C$  Standard mode specifications:

- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- Start and Stop bit interrupts enabled to support firmware Master mode
- · Address masking


Two pins are used for data transfer; the SCL pin (clock line) and the SDA pin (data line). The user must configure the two pin's data direction bits as inputs in the appropriate TRIS register. Upon enabling  $I^2C$  mode, the  $I^2C$  slew rate limiters in the I/O pads are controlled by the SMP bit of the SSPSTAT register. The SSP module functions are enabled by setting the SSPEN bit of the SSPCON register.

Data is sampled on the rising edge and shifted out on the falling edge of the clock. This ensures that the SDA signal is valid during the SCL high time. The SCL clock input must have minimum high and low times for proper operation. Refer to **Section 25.0** "**Electrical Specifications**".

## FIGURE 19-7: I<sup>2</sup>C MODE BLOCK DIAGRAM



## FIGURE 19-8: TYPICAL I<sup>2</sup>C CONNECTIONS



The SSP module has six registers for  $I^2C$  operation. They are:

- SSP Control (SSPCON) register
- SSP Status (SSPSTAT) register
- Serial Receive/Transmit Buffer (SSPBUF) register
- SSP Shift Register (SSPSR), not directly accessible
- SSP Address (SSPADD) register
- SSP Address Mask (SSPMSK) register

## 19.2.1 HARDWARE SETUP

Selection of I<sup>2</sup>C mode, with the SSPEN bit of the SSPCON register set, forces the SCL and SDA pins to be open drain, provided these pins are programmed as inputs by setting the appropriate TRISC bits. The SSP module will override the input state with the output data, when required, such as for Acknowledge and slave-transmitter sequences.

**Note:** Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I<sup>2</sup>C module.

## 19.2.2 START AND STOP CONDITIONS

During times of no data transfer (Idle time), both the clock line (SCL) and the data line (SDA) are pulled high through external pull-up resistors. The Start and Stop conditions determine the start and stop of data transmission. The Start condition is defined as a high-to-low transition of the SDA line while SCL is high. The Stop condition is defined as a low-to-high transition of the SDA line while SCL is high.

Figure 19-9 shows the Start and Stop conditions. A master device generates these conditions for starting and terminating data transfer. Due to the definition of the Start and Stop conditions, when data is being transmitted, the SDA line can only change state when the SCL line is low.

#### 19.2.3 ACKNOWLEDGE

After the valid reception of an address or data byte, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPBUF register with the received value currently in the SSPSR register. There are certain conditions that will cause the SSP module not to generate this ACK pulse. They include any or all of the following:

- The Buffer Full bit, BF of the SSPSTAT register, was set before the transfer was received.
- The SSP Overflow bit, SSPOV of the SSPCON register, was set before the transfer was received.
- The SSP Module is being operated in Firmware Master mode.

In such a case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF of the PIR1 register is set. Table 19-2 shows the results of when a data transfer byte is received, given the status of bits BF and SSPOV. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.




TABLE 19-2:	DATA TRANSFER RECEIVED BYTE ACTIONS
-------------	-------------------------------------

	ts as Data s Received	$SSPSR \to SSPBUF$	Generate ACK Pulse	Set bit SSPIF (SSP Interrupt occurs	
BF	SSPOV		r uise	if enabled)	
0	0	Yes	Yes	Yes	
1	0	No	No	Yes	
1	1	No	No	Yes	
0	1	No	No	Yes	

Note: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

## 19.2.4 ADDRESSING

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock line (SCL).

## 19.2.4.1 7-bit Addressing

In 7-bit Addressing mode (Figure 19-10), the value of register SSPSR<7:1> is compared to the value of register SSPADD<7:1>. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- The BF bit is set.
- An ACK pulse is generated.
- SSP interrupt flag bit, SSPIF of the PIR1 register, is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

## 19.2.4.2 10-bit Addressing

In 10-bit Address mode, two address bytes need to be received by the slave (Figure 19-11). The five Most Significant bits (MSbs) of the first address byte specify if it is a 10-bit address. The R/W bit of the SSPSTAT register must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows for reception:

- 1. Load SSPADD register with high byte of address.
- 2. Receive first (high) byte of address (bits SSPIF, BF and UA of the SSPSTAT register are set).
- 3. Read the SSPBUF register (clears bit BF).
- 4. Clear the SSPIF flag bit.
- 5. Update the SSPADD register with second (low) byte of address (clears UA bit and releases the SCL line).
- 6. Receive low byte of address (bits SSPIF, BF and UA are set).
- Update the SSPADD register with the high byte of address. If match releases SCL line, this will clear bit UA.
- 8. Read the SSPBUF register (clears bit BF).
- 9. Clear flag bit SSPIF.

If data is requested by the master, once the slave has been addressed:

- 1. Receive repeated Start condition.
- 2. Receive repeat of high byte address with R/W = 1, indicating a read.
- 3. BF bit is set and the CKP bit is cleared, stopping SCL and indicating a read request.
- 4. SSPBUF is written, setting BF, with the data to send to the master device.
- 5. CKP is set in software, releasing the SCL line.

#### 19.2.4.3 Address Masking

The Address Masking register (SSPMSK) is only accessible while the SSPM bits of the SSPCON register are set to '1001'. In this register, the user can select which bits of a received address the hardware will compare when determining an address match. Any bit that is set to a zero in the SSPMSK register, the corresponding bit in the received address byte and SSPADD register are ignored when determining an address match. By default, the register is set to all ones, requiring a complete match of a 7-bit address or the lower eight bits of a 10-bit address.


#### 19.2.5 RECEPTION

When the  $R/\overline{W}$  bit of the received address byte is clear, the master will write data to the slave. If an address match occurs, the received address is loaded into the SSPBUF register. An address byte overflow will occur if that loaded address is not read from the SSPBUF before the next complete byte is received.

An SSP interrupt is generated for each data transfer byte. The BF,  $R/\overline{W}$  and  $D/\overline{A}$  bits of the SSPSTAT register are used to determine the status of the last received byte.

## FIGURE 19-10: I<sup>2</sup>C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)


R	$\overline{I} = 0$	
Receiving Address	ACK         Receiving Data         ACK         Receiving Data         ACK	r 7
SDA 1 / / A7 / A6 / A5 / A4 / A3 / A2 / A1 /	<u>/</u>	<u>.</u> .
		<u> </u>
SCL 'S' \_1\_2\_/3\_/4\_/5\_/6\_/7\_/8	⅃ <u></u> ℈ <u>ഺ</u> ฦ∖୵2∖3∖₄∖₅∖₅∖7∖8∖ <u></u> ℈ <sub>ຩ</sub> ฦ∖୵2∖3∖₄∖₅∖ <sub>6</sub> ∖7∖8 <sub>€</sub> 9\∕	PI
· · · · · · · · · · · · · · · · · ·		<b>≜</b>
SSPIF	Cleared in software	Bus Master
		sends Stop condition
BF	SSPBUF register is read	
SSPOV		
33POV		
	Bit SSPOV is set because the SSPBUF register is still full.	
	ACK is not sent.	




#### 19.2.6 TRANSMISSION

When the R/W bit of the received address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set and the slave will respond to the master by reading out data. After the address match, an ACK pulse is generated by the slave hardware and the SCL pin is held low (clock is automatically stretched) until the slave is ready to respond. See Section 19.2.7 "Clock Stretching". The data the slave will transmit must be loaded into the SSPBUF register, which sets the BF bit. The SCL line is released by setting the CKP bit of the SSPCON register.

An SSP interrupt is generated for each transferred data byte. The SSPIF flag bit of the PIR1 register initiates an SSP interrupt, and must be cleared by software before the next byte is transmitted. The BF bit of the SSPSTAT register is cleared on the falling edge of the eighth received clock pulse. The SSPIF flag bit is set on the falling edge of the ninth clock pulse. Following the eighth falling clock edge, control of the SDA line is released back to the master so that the master can acknowledge or not acknowledge the response. If the master sends a not acknowledge, the slave's transmission is complete and the slave must monitor for the next Start condition. If the master acknowledges, control of the bus is returned to the slave to transmit another byte of data. Just as with the previous byte, the clock is stretched by the slave, data must be loaded into the SSPBUF and CKP must be set to release the clock line (SCL).







## 19.2.7 CLOCK STRETCHING

During any SCL low phase, any device on the  $I^2C$  bus may hold the SCL line low and delay, or pause, the transmission of data. This "stretching" of a transmission allows devices to slow down communication on the bus. The SCL line must be constantly sampled by the master to ensure that all devices on the bus have released SCL for more data.

Stretching usually occurs after an ACK bit of a transmission, delaying the first bit of the next byte. The SSP module hardware automatically stretches for two conditions:

- After a 10-bit address byte is received (update SSPADD register)
- Anytime the CKP bit of the SSPCON register is cleared by hardware

The module will hold SCL low until the CKP bit is set. This allows the user slave software to update SSPBUF with data that may not be readily available. In 10-bit addressing modes, the SSPADD register must be updated after receiving the first and second address bytes. The SSP module will hold the SCL line low until the SSPADD has a byte written to it. The UA bit of the SSPSTAT register will be set, along with SSPIF, indicating an address update is needed.

## 19.2.8 FIRMWARE MASTER MODE

Master mode of operation is supported in firmware using interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits of the SSPSTAT register are cleared from a Reset or when the SSP module is disabled (SSPEN cleared). The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I<sup>2</sup>C bus may be taken when the P bit is set or the bus is Idle and both the S and P bits are clear.

In Firmware Master mode, the SCL and SDA lines are manipulated by setting/clearing the corresponding TRIS bit(s). The output level is always low, irrespective of the value(s) in the corresponding PORT register bit(s). When transmitting a '1', the TRIS bit must be set (input) and a '0', the TRIS bit must be clear (output).

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt will occur if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received

Firmware Master mode of operation can be done with either the Slave mode Idle (SSPM<3:0> = 1011), or with either of the Slave modes in which interrupts are enabled. When both master and slave functionality is enabled, the software needs to differentiate the source(s) of the interrupt. Refer to Application Note AN554, "Software Implementation of  $l^2 C^{TM}$  Bus Master" (DS00554) for more information.

## 19.2.9 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allow the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I<sup>2</sup>C bus may be taken when the P bit of the SSPSTAT register is set or when the bus is Idle, and both the S and P bits are clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.


In Multi-Master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRIS bits). There are two stages where this arbitration of the bus can be lost. They are the Address Transfer and Data Transfer stages.

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

Refer to Application Note AN578, "Use of the SSP Module in the  $l^2 C^{TM}$  Multi-Master Environment" (DS00578) for more information.

## 19.2.10 CLOCK SYNCHRONIZATION

When the CKP bit is cleared, the SCL output is held low once it is sampled low. Therefore, the CKP bit will not stretch the SCL line until an external  $I^2C$  master device has already asserted the SCL line low. The SCL output will remain low until the CKP bit is set and all other devices on the  $I^2C$  bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (Figure 19-14).



## FIGURE 19-14: CLOCK SYNCHRONIZATION TIMING

While in Sleep mode, the I<sup>2</sup>C module can receive addresses of data, and when an address match or complete byte transfer occurs, wake the processor from Sleep (if SSP interrupt is enabled).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0							
bit 7							bit C							
Legend:														
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'								
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown							
bit 7	WCOL: Write	e Collision Dete	ct bit											
	1 = The SS software	PBUF register is		e it is still transn	nitting the prev	rious word (mus	t be cleared ir							
bit 6		0 = No collision SSPOV: Receive Overflow Indicator bit												
bit o	1 = A byte is	s received while Transmit mode.	the SSPBUF				POV is a "don'							
bit 5	SSPEN: Synchronous Serial Port Enable bit													
	1 = Enables	the serial port a serial port and	nd configures	s the SDA and S		erial port pins <sup>(2)</sup>								
bit 4	<b>CKP</b> : Clock Polarity Select bit													
		control of SCL ock low (clock st	tretch). (Used	l to ensure data	setup time.)									
bit 3-0	SSPM<3:0>	: Synchronous S	Serial Port Mo	de Select bits										
	0110 = $I^2C$ Slave mode, 7-bit address 0111 = $I^2C$ Slave mode, 10-bit address													
	1000 = Reserved 1001 = Load SSPMSK register at SSPADD SFR Address <sup>(1)</sup> 1010 = Reserved													
	1011 = I <sup>2</sup> C I 1100 = Rese 1101 = Rese		olled Master n	node (Slave Idl	e)									
	$1110 = I^2 C S$	erved Slave mode, 7-b Slave mode, 10-												
Note 1: \	When this mode i	s selected, any r	eads or writes	to the SSPADD	SFR address a	accesses the SS	PMSK register							

## REGISTER 19-3: SSPCON: SYNCHRONOUS SERIAL PORT CONTROL REGISTER (I<sup>2</sup>C MODE)

- **Note 1:** When this mode is selected, any reads or writes to the SSPADD SFR address accesses the SSPMSK register.
  - 2: When enabled, these pins must be properly configured as input or output using the associated TRIS bit.

## **REGISTER 19-4:** SSPSTAT: SYNCHRONOUS SERIAL PORT STATUS REGISTER (I<sup>2</sup>C MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0					
SMP	CKE	D/A	Р	S	R/W	UA	BF					
bit 7			•				bit					
Legend:												
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'						
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown					
							-					
bit 7		ata Input Sampl										
	1 = Slew Ra	te Control (limiti	ng) disabled.	Operating in I <sup>2</sup>	C Standard m	ode (100 kHz an	d 1 MHz).					
bit 6		te Control (limiti ock Edge Selec		Operating in I-V	C Fast mode (	400 KHZ).						
		t be maintained		SPI mode onl	V.							
bit 5		ADDRESS bit (I <sup>2</sup>			,							
		s that the last by										
		s that the last by	te received or	transmitted w	as address							
bit 4	<b>P</b> : Stop bit This bit is cleared when the SSP module is disabled, or when the Start bit is detected last.											
	1 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)											
	0 = Stop bit was not detected last											
bit 3	S: Start bit											
	This bit is cleared when the SSP module is disabled, or when the Stop bit is detected last. 1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset)											
	0 = Start bit was not detected last											
bit 2	<b>R/W</b> : READ/WRITE bit Information											
	This bit holds the R/ $\overline{W}$ bit information following the last address match. This bit is only valid from the											
	address match to the next Start bit, Stop bit or ACK bit. 1 = Read											
	0 = Write											
bit 1	UA: Update	Address bit (10-	bit I <sup>2</sup> C mode	only)								
		1 = Indicates that the user needs to update the address in the SSPADD register										
-:- 0		does not need t	to be updated									
bit 0	BF: Buffer F <u>Receive:</u>	uli Status dit										
		complete, SSPI	BUF is full									
		not complete, S	SPBUF is em	pty								
	Transmit:											
	1 – Tranemi	t in progress, SS	SPRI IF is full									

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0		
bit 7		<u>.</u>	-				bit C		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set		0' = Bit is cleared $x = Bit is$			nown				

## REGISTER 19-5: SSPMSK: SSP MASK REGISTER

bit 7-1	<b>MSK&lt;7:1&gt;:</b> Mask bits 1 = The received address bit n is compared to SSPADD <n> to detect <math>I^2C</math> address match 0 = The received address bit n is not used to detect <math>I^2C</math> address match</n>
bit 0	<b>MSK&lt;0&gt;:</b> Mask bit for I <sup>2</sup> C Slave Mode, 10-bit Address I <sup>2</sup> C Slave Mode, 10-bit Address (SSPM<3:0> = 0111): 1 = The received address bit '0' is compared to SSPADD<0> to detect I <sup>2</sup> C address match 0 = The received address bit '0' is not used to detect I <sup>2</sup> C address match All other SSP modes: this bit has no effect.

## REGISTER 19-6: SSPADD: SSP I<sup>2</sup>C ADDRESS REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADD7  | ADD6  | ADD5  | ADD4  | ADD3  | ADD2  | ADD1  | ADD0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ADD<7:0>: Address bits

Received address

## TABLE 19-3: REGISTERS ASSOCIATED WITH I<sup>2</sup>C OPERATION

Name	Bit 7								Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
PIR1	TMR1GIF	TMR1GIF ADIF RCIF TXIF SSPIF CCP1IF TMR2IF TMR1IF							0000 0000	0000 0000
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	uuuu uuuu
SSPADD		Synchr	onous Seri	al Port (I <sup>2</sup>	C mode) A	ddress Reo	gister		0000 0000	0000 0000
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPMSK <sup>(2)</sup>	Synchronous Serial Port (I <sup>2</sup> C mode) Address Mask Register								1111 1111	1111 1111
SSPSTAT	SMP <sup>(1)</sup>	SMP <sup>(1)</sup> CKE <sup>(1)</sup> D/A P S R/W UA BF								0000 0000
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111

**Legend:**  $x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in <math>I^2C$  mode.

**Note 1:** Maintain these bits clear in  $I^2C$  mode.

**2:** Accessible only when SSPM < 3:0 > = 1001.

NOTES:

## 20.0 PROGRAM MEMORY READ

The Flash Program Memory is readable during normal operation over the full VDD range of the device. To read data from program memory, five Special Function Registers (SFRs) are used:

- PMCON1
- PMDATL
- PMDATH
- PMADRL
- PMADRH

The value written to the PMADRH:PMADRL register pair determines which program memory location is read. The read operation will be initiated by setting the RD bit of the PMCON1 register. The program memory flash controller takes two instructions to complete the read. As a consequence, after the RD bit has been set, the next two instructions will be ignored. To avoid conflict with program execution, it is recommended that the two instructions following the setting of the RD bit are NOP. When the read completes, the result is placed in the PMDATLH:PMDATL register pair. Refer to Example 20-1 for sample code.

Note: Code-protect does not effect the CPU from performing a read operation on the program memory. For more information, refer to Section 8.2 "Code Protection".

BANKSEL PMADRL ; MOVF MS_PROG_ADDR, W; MOVWF PMADRH ;MS Byte of Program Address to read MOVF LS_PROG_ADDR, W;	
MOVWF PMADRL ;LS Byte of Program Address to read BANKSEL PMCON1 ; BSF PMCON1, RD ;Initiate Read NOP NOP ;Any instructions here are ignored as program ;memory is read in second cycle after BSF BANKSEL PMDATL ; MOVF PMDATL, W ;W = LS Byte of Program Memory Read MOVWF LOWPMBYTE ; MOVF PMDATH, W ;W = MS Byte of Program Memory Read	
MOVF PMDATH, W ;W = MS Byte of Program Memory Read MOVWF HIGHPMBYTE ;	

## EXAMPLE 20-1: PROGRAM MEMORY READ

## REGISTER 20-1: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

U-1	U-0	U-0	U-0	U-0	U-0	U-0	R/S-0		
		—	_		—	—	RD		
bit 7			·	-			bit 0		
Legend:				S = Setable b	oit, cleared in ha	ardware			
R = Readat	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown					
bit 7	Unimple	mented: Read as	'1'						
bit 6-1	Unimple	mented: Read as	ʻ0'						

bit 6-1 Unimplemented: Read as '0' bit 0 RD: Read Control bit 1 = Initiates a program memory read (The RD is cleared in hardware; the RD bit can only be set (not cleared) in software). 0 = Does not initiate a program memory read

## REGISTER 20-2: PMDATH: PROGRAM MEMORY DATA HIGH REGISTER

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	PMD13	PMD12	PMD11	PMD10	PMD9	PMD8
bit 7							bit 0
l egend.							

Legena.						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **PMD<13:8>:** The value of the program memory word pointed to by PMADRH and PMADRL after a program memory read command.

## REGISTER 20-3: PMDATL: PROGRAM MEMORY DATA LOW REGISTER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PMD7  | PMD6  | PMD5  | PMD4  | PMD3  | PMD2  | PMD1  | PMD0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **PMD<7:0>:** The value of the program memory word pointed to by PMADRH and PMADRL after a program memory read command.

## REGISTER 20-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH REGISTER

—         —         PMA12         PMA11         PMA10         PMA9         PMA8           bit 7             bit 0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
bit 7 bit 0	—	—	—	PMA12	PMA11	PMA10	PMA9	PMA8
	bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 Unimplemented: Read as '0'

bit 4-0 PMA<12:8>: Program Memory Read Address bits

#### REGISTER 20-5: PMADRL: PROGRAM MEMORY ADDRESS LOW REGISTER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PMA7  | PMA6  | PMA5  | PMA4  | PMA3  | PMA2  | PMA1  | PMA0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **PMA<7:0>:** Program Memory Read Address bits

## TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH PROGRAM MEMORY READ

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PMCON1				—	—	—		RD	10	10
PMADRH	_	_	_	Program Memory Read Address Register High Byte						x xxxx
PMADRL	Program Memory Read Address Register Low Byte xxxx xxxx xxxx xxxx									
PMDATH	Program Memory Read Data Register High Byte						yte	xx xxxx	xx xxxx	
PMDATL		Program Memory Read Data Register Low Byte xxxx xxxx xxxx xxxx							xxxx xxxx	

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the program memory read.

## 21.0 POWER-DOWN MODE (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled.
- 2. PD bit of the STATUS register is cleared.
- 3.  $\overline{\text{TO}}$  bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1/3 oscillator is unaffected and peripherals that operate from it may continue operation in Sleep.
- 7. ADC is unaffected, if the dedicated FRC clock is selected.
- 8. Capacitive Sensing oscillators are unaffected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- 10. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- Internal circuitry sourcing current from I/O pins
- Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- Modules using Timer1/3 oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 11.0 "Digital-to-Analog Converter (DAC) Module" and Section 10.0 "Fixed Voltage Reference" for more information on these modules.

## 21.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

## 21.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP.
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared.
- If the interrupt occurs **during or after** the execution of a SLEEP instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

|--|

OSC1 <sup>(1)</sup> CLKOUT <sup>(2)</sup> Interrupt flag	1	Q1 Q2 Q3  Q4	·	Tost <sup>(3)</sup>			Q1 Q2 Q3 Q4 	Q1 Q2 Q3 Q4 
GIE bit (INTCON reg.)	:	· · · · · · · · · ·	Processor in					
Instruction Flow PC	X PC	X PC + 1	Х РС	+ 2	X PC + 2	PC + 2	<u>χ 0004h</u> χ	0005h
Instruction {	Inst(PC) = Sleep	Inst(PC + 1)	1		Inst(PC + 2)		Inst(0004h)	Inst(0005h)
Instruction { Executed {	Inst(PC - 1)	Sleep	1 1		Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
<ol> <li>XT, HS or LP Oscillator mode assumed.</li> <li>CLKOUT is not available in XT, HS, or LP Oscillator modes, but shown here for timing reference.</li> <li>Tost = 1024 Tosc (drawing not to scale). This delay applies only to XT, HS or LP Oscillator modes.</li> <li>GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.</li> </ol>								

TABLE 21-1:	SUMMARY OF REGISTERS	ASSOCIATED WITH POWER-DOWN MODE
-------------	----------------------	---------------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000x
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	0000 0000	0000 0000
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIE2	TMR3GIE	TMR3IE	TMRBIE	TMRAIE	_	_	_	CCP2IE	00000	00000
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIR2	TMR3GIF	TMR3IF	TMRBIF	TMRAIF	_	_	_	CCP2IF	00000	00000
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used in Power-Down mode.


## 22.0 IN-CIRCUIT SERIAL PROGRAMMING<sup>™</sup> (ICSP<sup>™</sup>)

ICSP<sup>™</sup> programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP<sup>™</sup> programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- Vdd
- Vss

The device is placed into Program/Verify mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP from 0v to VPP. In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ISCPCLK pin is the clock input. For more information on ICSP™ refer to the *"PIC16F707/PIC16LF707 Programming Specification"* (DS41405A).

Note: The ICD 2 produces a VPP voltage greater than the maximum VPP specification of the PIC16(L)F707. When using this programmer, an external circuit, such as the AC164112 MPLAB<sup>®</sup> ICD 2 VPP voltage limiter, is required to keep the VPP voltage within the device specifications.



## FIGURE 22-1: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING

## 23.0 INSTRUCTION SET SUMMARY

The PIC16(L)F707 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 23-1, while the various opcode fields are summarized in Table 23-1.

Table 23-2 lists the instructions recognized by the MPASM<sup>TM</sup> assembler.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution time of 1  $\mu$ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

## 23.1 Read-Modify-Write Operations


Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a CLRF PORTB instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended consequence of clearing the condition that set the RBIF flag.

#### TABLE 23-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= $0$ or $1$ ). The assembler will generate code with x = $0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$ : store result in W, d = 1: store result in file register f. Default is $d = 1$ .
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

#### FIGURE 23-1: GENERAL FORMAT FOR INSTRUCTIONS



## TABLE 23-2: PIC16(L)F707 INSTRUCTION SET

Mnemonic, Operands		Description	Cycles		14-Bit	Opcode	9	Status	Notes
		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	E REGISTER OPE	RATIC	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1 <b>(2)</b>	00	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	_	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010		ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff		-, -,	1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110		ffff	Z	1, 2
	,	BIT-ORIENTED FILE			IS				,
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01		bfff			1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff			3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
211 00	1, 0	LITERAL AND CO	.,		1100	DIII			Ū
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001		kkkk	Z	
CALL	k	Call Subroutine	2	10		kkkk		-	
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110		TO, PD	
GOTO	k	Go to address	2	10		kkkk		10,10	
IORLW	k	Inclusive OR literal with W	1	11	1000		kkkk	Z	
MOVLW	k	Move literal to W	1	11		kkkk		_	
RETFIE	_	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11		kkkk			
RETURN	_	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
SUBLW	k	Subtract W from literal	1	11		kkkk		C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11		kkkk		Z, 20, 2	

**Note 1:** When an I/O register is modified as a function of itself (e.g., MOVF PORTA, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

**3:** If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

ADDLW	Add literal and W
Syntax:	[label] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.

23.2	Instruction	Descriptions
------	-------------	--------------

BCF	Bit Clear f
Syntax:	[ label ] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) + (f) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[ label ] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND literal with W
Syntax:	[ <i>label</i> ] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) $\rightarrow$ (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W reg- ister.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[ label ] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f <b>) = <math>0</math></b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

BTFSS	Bit Test f, Skip if Set
Syntax:	[ label ] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f <b>) = 1</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALL	Call Subroutine
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 $\rightarrow$ TOS, k $\rightarrow$ PC<10:0>, (PCLATH<4:3>) $\rightarrow$ PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruction.

COMF	Complement f
Syntax:	[ label ] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \le f \le 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[ label ] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[ <i>label</i> ] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[ <i>label</i> ] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[ label ] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .OR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) $\rightarrow$ (dest)
Status Affected:	Z
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$ , destination is W register. If $d = 1$ , the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

MOVWF	Move W to f
Syntax:	[ label ] MOVWF f
Operands:	$0 \le f \le 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVW OPTION F
	Before Instruction OPTION = 0xFF W = 0x4F After Instruction OPTION = 0x4F W = 0x4F

MOVLW	Move literal to W
Syntax:	[ <i>label</i> ] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The 8-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.
Words:	1
Cycles:	1
Example:	MOVLW 0x5A
	After Instruction W = 0x5A

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

RETFIE	Return from Interrupt				
Syntax:	[ label ] RETFIE				
Operands:	None				
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$				
Status Affected:	None				
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.				
Words:	1				
Cycles:	2				
Example:	RETFIE				
	After Interrupt PC = TOS GIE = 1				

RETLW	Return with literal in W					
Syntax:	[ <i>label</i> ] RETLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$					
Status Affected:	None					
Description:	The W register is loaded with the 8-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.					
Words:	1					
Cycles:	2					
Example:	CALL TABLE;W contains table					
TABLE	<pre>;offset value ;W now has table value ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; RETLW kn ; End of table Before Instruction W = 0x07 After Instruction W = value of k8</pre>					
RETURN	Return from Subroutine					
Syntax:	[label] RETURN					
Operands:	None					
Operation:	$TOS \rightarrow PC$					
Status Affected:	None					
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruc- tion.					

RLF	Rotate Left f through Carry					
Syntax:	[ <i>label</i> ] RLF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	See description below					
Status Affected:	С					
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.					
Words:	1					
Cycles:	1					
Example:	RLF REG1,0					
	Before Instruction					
	REG1 = 1110 0110	)				
	C = 0 After Instruction					
	REG1 = 1110 0110	1				
	W = 1100 1100					
	W = 1100 1100 C = 1	,				

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT,} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{PD}$ is cleared. Time-out Status bit, $\overline{TO}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

RRF	Rotate Right f through Carry				
Syntax:	[label] RRF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	See description below				
Status Affected:	С				
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.				
	C Register f				

SUBLW	Subtract W from literal				
Syntax:	[label] SL	JBLW k			
Operands:	$0 \leq k \leq 255$				
Operation:	$k \text{-} (W) \to (W)$	N)			
Status Affected:	C, DC, Z				
Description:	The W register is subtracted (2's complement method) from the 8-bit literal 'k'. The result is placed in the W register.				
	<b>C</b> = 0	W > k			
	<b>C</b> = 1	$W \leq k$			
	DC = 0 W<3:0>> k<3:0>				

**DC** = 1

W<3:0> ≤ k<3:0>

SUBWF	Subtract W from f				
Syntax:	[label] SU	JBWF f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(f) - (W) $\rightarrow$ (destination)				
Status Affected:	C, DC, Z				
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.				
	<b>C</b> = 0	W > f			
	<b>C</b> = 1	$W \leq f$			

DC = 0

**DC** = 1

XORLW	Exclusive OR literal with W				
Syntax:	[label] XORLW k				
Operands:	$0 \le k \le 255$				
Operation:	(W) .XOR. $k \rightarrow (W)$				
Status Affected:	Z				
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.				

SWAPF	Swap Nibbles in f				
Syntax:	[label] SWAPF f,d				
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$				
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$				
Status Affected:	None				
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.				

XORWF	Exclusive OR W with f					
Syntax:	[ <i>label</i> ] XORWF f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)					
Status Affected:	Z					
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.					

## 24.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
   Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

### 24.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac OS<sup>®</sup> X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- Local file history feature
- Built-in support for Bugzilla issue tracker

### 24.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

### 24.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline
   assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

### 24.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

### 24.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

### 24.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 24.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

### 24.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

### 24.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

### 24.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

### 24.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

### 24.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

# 25.0 ELECTRICAL SPECIFICATIONS

## Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss, PIC16F707	0.3V to +6.5V
Voltage on VCAP pin with respect to Vss, PIC16F707	0.3V to +4.0V
Voltage on VDD with respect to Vss, PIC16LF707	0.3V to +4.0V
Voltage on MCLR with respect to Vss	0.3V to +9.0V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation <sup>(1)</sup>	800 mW
Maximum current out of Vss pin	95 mA
Maximum current into VDD pin	70 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports <sup>(2)</sup> , -40°C $\leq$ TA $\leq$ +85°C for industrial	200 mA
Maximum current sunk by all ports <sup>(2)</sup> , -40°C $\leq$ TA $\leq$ +125°C for extended	90 mA
Maximum current sourced by all ports <sup>(2)</sup> , $40^{\circ}C \le TA \le +85^{\circ}C$ for industrial	140 mA
Maximum current sourced by all ports <sup>(2)</sup> , -40°C $\leq$ TA $\leq$ +125°C for extended	65 mA
<b>Note 1:</b> Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum$ IOH} + $\sum$ {(VDD $+\sum$ IOH} + $\sum$ {(VD $+\sum$ IOH} + \sum {(V	– VOH) x IOH} + $\Sigma$ (VOI x IOL).
† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause per device. This is a stress rating only and functional operation of the device at those or any other	0

TNOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.


PIC16LF707 PIC16F707			$\label{eq:standard operating Conditions (unless otherwise stated)} Operating temperature \begin{array}{c} -40^\circ C \leq TA \leq +85^\circ C \text{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \text{ for extended} \end{array}$				
D001	001 VDD Supply Voltage						
		PIC16LF707	1.8 1.8 2.3		3.6 3.6 3.6	V V V	Fosc $\leq$ 16 MHz: HFINTOSC, EC Fosc $\leq$ 4 MHz Fosc $\leq$ 20 MHz, EC
			2.5	—	3.6	V	Fosc ≤ 20 MHz, HS
D001		PIC16F707	1.8 1.8 2.3 2.5		5.5 5.5 5.5 5.5	V V V	Fosc $\leq$ 16 MHz: HFINTOSC, EC Fosc $\leq$ 4 MHz Fosc $\leq$ 20 MHz, EC Fosc $\leq$ 20 MHz, HS
D002*	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	2.0		0.0		
DOOL	VBR	PIC16LF707	1.5		_	V	Device in Sleep mode
D002*		PIC16F707	1.7		_	V	Device in Sleep mode
	VPOR*	Power-on Reset Release Voltage	—	1.6	-	V	
	VPORR*	Power-on Reset Rearm Voltage					
		PIC16LF707	_	0.8	—	V	Device in Sleep mode
		PIC16F707		1.7	—	V	Device in Sleep mode
D003	Vfvr	Fixed Voltage Reference Voltage, Initial Accuracy	-5.5 -5.5 -5.5	  	5.5 5.5 5.5	% % %	$\label{eq:VFVR} \begin{array}{l} VFVR = 1.024V, \ VDD \geq 2.5V \\ VFVR = 2.048V, \ VDD \geq 2.5V \\ VFVR = 4.096V, \ VDD \geq 4.75V; \\ -40 \leq TA \leq 85^{\circ}C \end{array}$
			-6 -6 -6	  	6 6 6	% % %	$ \begin{array}{l} V{\sf FVR} = 1.024{\sf V}, \ {\sf VDD} \geq 2.5{\sf V} \\ {\sf VFVR} = 2.048{\sf V}, \ {\sf VDD} \geq 2.5{\sf V} \\ {\sf VFVR} = 4.096{\sf V}, \ {\sf VDD} \geq 4.75{\sf V}; \\ {\sf -40} \leq {\sf TA} \leq 125^{\circ}{\sf C} \end{array} $
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See Section 3.2 "Power-on Reset (POR)" for details.

#### DC Characteristics: PIC16(L)F707-I/E (Industrial, Extended) 25.1

These parameters are characterized but not tested.

t Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.



#### FIGURE 25-1: POR AND POR REARM WITH SLOW RISING VDD

### 25.2 DC Characteristics: PIC16(L)F707-I/E (Industrial, Extended)

PIC16LF	707			d Operati g tempera	ature	-40°C ≤ T/	<b>less otherwise stated)</b> A ≤ +85°C for industrial A ≤ +125°C for extended		
PIC16F7	07			d Operati g tempera	ature	litions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended			
Param	Device	Min.	Тур†	Max.	Units	Conditions			
No.	Characteristics	141111.	וקעי	Wax.		VDD	Note		
	Supply Current (IDD) <sup>(1</sup>	, 2)							
D009	LDO Regulator	_	350	_	μA	—	HS, EC OR INTOSC/INTOSCIO (8-16 MHz) Clock modes with all VCAP pins disabled		
		—	50	—	μΑ	_	All VCAP pins disabled		
		—	30	—	μΑ	—	VCAP enabled on RA0, RA5 or RA6		
		_	5	_	μΑ	—	LP Clock mode and Sleep (requires FVR and BOR to be disabled)		
D010		_	7.0	12	μΑ	1.8	Fosc = 32 kHz		
		—	9.0	14	μΑ	3.0	LP Oscillator mode (Note 4), -40°C $\leq$ TA $\leq$ +85°C		
D010		—	11	20	μΑ	1.8	Fosc = 32 kHz		
		—	14	22	μΑ	3.0	LP Oscillator mode (Note 4), -40°C $\leq$ TA $\leq$ +85°C		
		—	15	24	μΑ	5.0	-40°C ≤ 1A ≤ +83°C		
D011		—	7.0	12	μΑ	1.8	Fosc = 32 kHz		
		—	9.0	18	μA	3.0	LP Oscillator mode -40°C $\leq$ TA $\leq$ +125°C		
D011			11	21	μΑ	1.8	Fosc = 32 kHz		
			14	25	μΑ	3.0	LP Oscillator mode (Note 4) -40°C $\leq$ TA $\leq$ +125°C		
		—	15	27	μΑ	5.0	-40 C \sec 1A \sec +125 C		
D011		_	110	150	μΑ	1.8	Fosc = 1 MHz		
		—	150	215	μΑ	3.0	XT Oscillator mode		
D011			120	175	μΑ	1.8	Fosc = 1 MHz		
			180	250	μΑ	3.0	XT Oscillator mode (Note 5)		
		_	240	300	μΑ	5.0			
D012		<u> </u>	230	300	μΑ	1.8	Fosc = 4 MHz XT Oscillator mode		
		-	400	600	μΑ	3.0			
D012			250	350	μΑ	1.8	Fosc = 4 MHz		
			420	650	μA	3.0	XT Oscillator mode (Note 5)		
			500	750	μA	5.0	-		
D013			125	180	μΑ	1.8	Fosc = 1 MHz EC Oscillator mode		
		-	230	270	μΑ	3.0			
D013			150	205	μΑ	1.8	Fosc = 1 MHz EC Oscillator mode (Note 5)		
			225	320	μA	3.0			
		—	250	410	μΑ	5.0			

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

5: 0.1 μF capacitor on VCAP (RA0).

### 25.2 DC Characteristics: PIC16(L)F707-I/E (Industrial, Extended) (Continued)

PIC16LF	707			Standard Operating Conditions (unless otherwise stated)         Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
PIC16F70	07		1 0 1				l <b>less otherwise stated)</b> <sup>T</sup> A ≤ +85°C for industrial <sup>T</sup> A ≤ +125°C for extended				
Param	Device	Min.	Typ†	Max.	Units		Conditions				
No.	Characteristics					VDD	Note				
	Supply Current (IDD) <sup>(1,</sup>	2)									
D014		_	290	330	μA	1.8	Fosc = 4 MHz				
		_	460	500	μA	3.0	EC Oscillator mode				
D014		_	300	430	μA	1.8	Fosc = 4 MHz				
		_	450	655	μA	3.0	EC Oscillator mode (Note 5)				
		—	500	730	μA	5.0					
D015		_	100	130	μA	1.8	Fosc = 500 kHz				
		—	120	150	μA	3.0	MFINTOSC mode				
D015		—	115	195	μA	1.8	Fosc = 500 kHz				
		—	135	200	μA	3.0	MFINTOSC mode (Note 5)				
		_	150	220	μΑ	5.0					
D016		—	650	800	μA	1.8	Fosc = 8 MHz				
		_	1000	1200	μA	3.0	HFINTOSC mode				
D016		_	625	850	μΑ	1.8	Fosc = 8 MHz				
		—	1000	1200	μA	3.0	HFINTOSC mode (Note 5)				
		—	1100	1500	μA	5.0					
D017		_	1.0	1.2	mA	1.8	Fosc = 16 MHz				
		_	1.5	1.85	mA	3.0	HFINTOSC mode				
D017		_	1	1.2	mA	1.8	Fosc = 16 MHz				
		_	1.5	1.7	mA	3.0	HFINTOSC mode (Note 5)				
		_	1.7	2.1	mA	5.0					
D018		_	210	240	μA	1.8	Fosc = 4 MHz				
			340	380	μA	3.0	EXTRC mode (Note 3, Note 5)				
D018			225	320	μA	1.8	Fosc = 4 MHz				
		_	360	445	μA	3.0	EXTRC mode (Note 3, Note 5)				
		_	410	650	μA	5.0					
D019		_	1.6	1.9	mA	3.0	Fosc = 20 MHz				
		_	2.0	2.8	mA	3.6	HS Oscillator mode				
D019		—	1.6	2	mA	3.0	Fosc = 20 MHz				
			1.9	3.2	mA	5.0	HS Oscillator mode (Note 5)				

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

5: 0.1 µF capacitor on VCAP (RA0).

PIC16LF7	07			rd Operating temper		-40°C ≤	TA ≤ +85°	h <b>erwise stated)</b> °C for industrial 5°C for extended	
PIC16F70	7			rd Operations temperations temperations and temperations and temperations and the second seco	•	litions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended			
Param	Device Characteristics	Min.	Typ†	Max.	Max.	Units	Conditions		
No.	Device Unaracteristics		турт	+85°C	+125°C	Units	Vdd	Note	
	Power-down Base Current	(IPD) <sup>(2)</sup>							
D020		—	0.02	0.7	3.9	μA	1.8	WDT, BOR, FVR, and T1OSC	
		_	0.08	1.0	4.3	μA	3.0	disabled, all Peripherals Inactive	
D020		—	4.3	10.2	17	μΑ	1.8	WDT, BOR, FVR, and T1OSC	
		—	5	10.5	18	μΑ	3.0	disabled, all Peripherals Inactive	
		—	5.5	11.8	21	μΑ	5.0		
D021			0.5	1.7	4.1	μΑ	1.8	LPWDT Current (Note 1)	
			0.8	2.5	4.8	μΑ	3.0		
D021		—	6	13.5	16.4	μΑ	1.8	LPWDT Current (Note 1)	
			6.5	14.5	16.8	μΑ	3.0		
		—	7.5	16	18.7	μΑ	5.0		
D021A		—	8.5	18	22	μΑ	1.8	FVR current (Note 1, Note 3)	
		—	8.5	18	22	μΑ	3.0		
D021A		—	23	44	48	μA	1.8	FVR current (Note 1, Note 3,	
		—	25	45	55	μA	3.0	Note 5)	
		—	26	60	70	μA	5.0		
D022		—	—	_	—	μA	1.8	BOR Current (Note 1, Note 3)	
		—	7.5	12	22	μA	3.0		
D022		_	_	_	_	μA	1.8	BOR Current (Note 1, Note 3,	
		_	23	42	49	μA	3.0	Note 5)	
		_	25	46	50	μA	5.0		
D026		_	0.6	3	7	μΑ	1.8	T1OSC Current (Note 1)	
		—	1.8	6	8.75	μΑ	3.0		
D026		_	4.5	11.1	_	μA	1.8	T1OSC Current (Note 1)	
		_	6	12.5	—	μΑ	3.0		
			7	13.5	_	μΑ	5.0		

### 25.3 DC Characteristics: PIC16(L)F707-I/E (Power-Down)

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: Fixed Voltage Reference is automatically enabled whenever the BOR is enabled.

4: A/D oscillator source is FRC.

**5:** 0.1 μF capacitor on VCAP (RA0).

6: Includes FVR IPD and DAC IPD.

### 25.3 DC Characteristics: PIC16(L)F707-I/E (Power-Down) (Continued)

PIC16LF7	07			rd Opera ng tempe	•	-40°C ≤	itions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended			
PIC16F70	7			rd Opera ng tempe	-	-40°C ≤	TA ≤ +85°	nerwise stated) 'C for industrial 5°C for extended		
Param	Device Characteristics	Min.	Typ†	Max.	Max.	Units	Conditions			
No.	Device onarablensitos		+85°C	+125°C	ormo	Vdd	Note			
	Power-down Base Current	(IPD) <sup>(2)</sup>								
D027			0.06	0.7	5.0	μA	1.8	A/D Current (Note 1, Note 4), no		
		_	0.08	1.0	5.5	μA	3.0	conversion in progress		
D027		_	6	10.7	18	μA	1.8	A/D Current (Note 1, Note 4), no		
			7	10.6	20	μA	3.0	conversion in progress		
		_	7.2	11.9	22	μA	5.0			
D027A		_	250	400	_	μA	1.8	A/D Current (Note 1, Note 4),		
		_	250	400	_	μA	3.0	conversion in progress		
D027A		—	280	430	_	μA	1.8	A/D Current (Note 1, Note 4,		
			280	430	_	μA	3.0	Note 5), conversion in progress		
		_	280	430	_	μA	5.0	1		
D028		_	2.2	3.2	14.4	μA	1.8	Cap Sense Low Range		
		_	3.3	4.4	15.6	μA	3.0	Low Power		
D028		—	6.5	13	21	μA	1.8	Cap Sense Low Range		
			8	14	23	μA	3.0	Low Power		
			8	14	25	μA	5.0	7		
D028A		—	4.2	6	17	μΑ	1.8	Cap Sense Low Range		
			6	7	18	μA	3.0	Medium Power		
D028A		_	8.5	15.5	23	μA	1.8	Cap Sense Low Range		
		_	11	17	24	μΑ	3.0	Medium Power		
		_	11	18	27	μΑ	5.0	7		
D028B		—	12	14	25	μA	1.8	Cap Sense Low Range		
		_	32	35	44	μA	3.0	High Power		
D028B		— 16 20		20	31	μA	1.8	Cap Sense Low Range		
		_	36	41	50	μA	3.0	High Power		
		—	42	49	58	μA	5.0			
D028C		—	115	_	_	μA	1.8	Cap Sense HighRange		
		_	120	—	—	μA	3.0	Low Power (Note 6)		
D028C		_	135	—	—	μA	1.8	Cap Sense High Range		
		_	140	_	_	μA	3.0	Low Power (Note 6)		
			150	_	_	μA	5.0			

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: Fixed Voltage Reference is automatically enabled whenever the BOR is enabled.

4: A/D oscillator source is FRC.

5: 0.1 μF capacitor on VCAP (RA0).

6: Includes FVR IPD and DAC IPD.

### 25.3 DC Characteristics: PIC16(L)F707-I/E (Power-Down) (Continued)

PIC16LF70	PIC16LF707				•	-40°C ≤	TA ≤ +85°	erwise stated) C for industrial i°C for extended	
PIC16F707		Standard Operating Conditions (unless otherwise stated)         Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param			Turnet	Max.	Max.	Units		Conditions	
No.	Device Characteristics	Min.	Тур†	+85°C	+125°C	Units	Vdd	Note	
D028D			125	—	_	μΑ	1.8	Cap Sense HighRange	
			130	_	_	μΑ	3.0	Medium Power (Note 6)	
D028D			145	_		μΑ	1.8	Cap Sense High Range	
			150	_		μΑ	3.0	Medium Power (Note 6)	
		_	160	—	_	μΑ	5.0		
D028E		_	150	—	_	μΑ	1.8	Cap Sense HighRange	
			170	—	_	μΑ	3.0	High Power <b>(Note 6)</b>	
D028E		_	180	—	_	μΑ	1.8	Cap Sense High Range	
		—	190	—	_	μA	3.0	High Power (Note 6)	
		—	200	—	_	μA	5.0		

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: Fixed Voltage Reference is automatically enabled whenever the BOR is enabled.

4: A/D oscillator source is FRC.

**5:** 0.1 μF capacitor on VCAP (RA0).

6: Includes FVR IPD and DAC IPD.

### 25.4 DC Characteristics: PIC16(L)F707-I/E

	DC CI	HARACTERISTICS			$e -40^{\circ}C \le TA$	≤ +85°C	otherwise stated) for industrial C for extended
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
	VIL	Input Low Voltage					
		I/O PORT:					
D030		with TTL buffer	—	_	0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$
D030A			—	_	0.15 Vdd	V	$1.8V \leq V\text{DD} \leq 4.5V$
D031		with Schmitt Trigger buffer	—	_	0.2 Vdd	V	$2.0V \leq V \text{DD} \leq 5.5 \text{V}$
		with I <sup>2</sup> C levels	—	_	0.3 Vdd	V	
D032		MCLR, OSC1 (RC mode) <sup>(1)</sup>		_	0.2 Vdd	V	
D033A		OSC1 (HS mode)		_	0.3 Vdd	V	
	Vih	Input High Voltage	• • •				
		I/O ports:		_	_		
D040		with TTL buffer	2.0	_	_	V	$4.5V \le VDD \le 5.5V$
D040A			0.25 VDD+ 0.8	—	-	V	$1.8V \leq VDD \leq 4.5V$
D041		with Schmitt Trigger buffer	0.8 Vdd	_	—	V	$2.0V \le V\text{DD} \le 5.5V$
		with I <sup>2</sup> C levels	0.7 Vdd	_	—	V	
D042		MCLR	0.8 Vdd	—	_	V	
D043A		OSC1 (HS mode)	0.7 Vdd	_	—	V	
D043B		OSC1 (RC mode)	0.9 Vdd	_	—	V	(Note 1)
	lı∟	Input Leakage Current <sup>(2)</sup>			•	•	
D060		I/O ports	—	± 5	± 125	nA	Vss $\leq$ VPIN $\leq$ VDD, Pin at high- impedance, 85°C
				± 5	± 1000	nA	125°C
D061		MCLR <sup>(3)</sup>	—	± 50	± 200	nA	$Vss \leq V \text{PIN} \leq V \text{DD},  85^\circ C$
	IPUR	PORTB Weak Pull-up Current					
D070*			25	100	200		VDD = 3.3V, VPIN = VSS
			25	140	300	μA	VDD = 5.0V, VPIN = VSS
	Vol	Output Low Voltage <sup>(4)</sup>	1		1		
D080		I/O ports	_	—	0.6	V	IOL = 8mA, VDD = 5V IOL = 6mA, VDD = 3.3V IOL = 1.8mA, VDD = 1.8V
	Voh	Output High Voltage <sup>(4)</sup>					
D090		I/O ports	Vdd - 0.7	_	_	V	IOH = 3.5mA, VDD = 5V IOH = 3mA, VDD = 3.3V IOH = 1mA, VDD = 1.8V
		Capacitive Loading Specs on	Output Pins			1	
D101*	COSC2		_	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1
D101A*	Сю	All I/O pins	_	_	50	pF	
		Program Flash Memory	1			F.	I

Legend: TBD = To Be Determined

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

	DC C	HARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature -40°C} \leq TA \leq +85°C \mbox{ for industrial} \\ -40°C \leq TA \leq +125°C \mbox{ for extended} \end{array}$						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
D130	Eр	Cell Endurance	100	1k	—	E/W	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$			
D131		VDD for Read	Vmin	—	_	V				
		Voltage on MCLR/VPP during Erase/Program	8.0	-	9.0	V	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$			
		VDD for Bulk Erase	2.7	3	—	V	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$			
D132	Vpew	VDD for Write or Row Erase	2.7	—	_	V	VMIN = Minimum operating voltage VMAX = Maximum operating voltage			
	IPPPGM	Current on MCLR/VPP during Erase/Write	—	-	5.0	mA	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$			
	IDDPGM	Current on VDD during Erase/ Write	_		5.0	mA	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$			
D133	TPEW	Erase/Write cycle time	-		2.8	ms	Temperature during programming: $10^{\circ}C \le TA \le 40^{\circ}C$			
D134	TRETD	Characteristic Retention	40	-	-	Year	Provided no other specifications are violated			
		VCAP Capacitor Charging	•	·		•	•			
D135		Charging current	—	200	_	μA				
D135A		Source/sink capability when charging complete	_	0.0	_	mA				

### 25.4 DC Characteristics: PIC16(L)F707-I/E (Continued)

**Legend:** TBD = To Be Determined

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

**3:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

### 25.5 Thermal Considerations

Param No.	Sym	Characteristic	Тур	Units	Conditions
TH01	θJA	Thermal Resistance Junction to Ambient	47.2	°C/W	40-pin PDIP package
			46	°C/W	44-pin TQFP package
			24.4	°C/W	44-pin QFN 8x8mm package
			TBD	°C/W	40-pin UQFN 5x5mm package
TH02	θJC	Thermal Resistance Junction to Case	24.7	°C/W	40-pin PDIP package
			14.5	°C/W	44-pin TQFP package
			20	°C/W	44-pin QFN 8x8mm package
		-	TBD	°C/W	40-pin UQFN 5x5mm package
TH03	TJMAX	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation	_	W	$PINTERNAL = IDD \times VDD^{(1)}$
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power	_	W	Pder = PDmax (Tj - Ta)/θja <sup>(2, 3)</sup>

**Note 1:** IDD is current to run the chip alone without driving any load on the output pins.

**2:** TA = Ambient Temperature

**3:** T<sub>J</sub> = Junction Temperature


### 25.6 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS


2. TPp0										
т										
F	Frequency	Т	Time							
Lowerc	Lowercase letters (pp) and their meanings:									
рр										
сс	CCP1	osc	OSC1							
ck	CLKOUT	rd	RD							
cs	CS	rw	RD or WR							
di	SDI	sc	SCK							
do	SDO	SS	SS							
dt	Data in	tO	TOCKI							
io	I/O PORT	t1	T1CKI							
mc	MCLR	wr	WR							
Upperc	case letters and their meanings:	·								
S										
F	Fall	Р	Period							
н	High	R	Rise							
I	Invalid (High-impedance)	V	Valid							
L	Low	Z	High-impedance							

#### FIGURE 25-2: LOAD CONDITIONS





### 25.7 AC Characteristics: PIC16F707-I/E
















#### TABLE 25-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS01	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	—	37	kHz	LP Oscillator mode
			DC	_	4	MHz	XT Oscillator mode
			DC	_	20	MHz	HS Oscillator mode
			DC		20	MHz	EC Oscillator mode
		Oscillator Frequency <sup>(1)</sup>	—	32.768	_	kHz	LP Oscillator mode
			0.1		4	MHz	XT Oscillator mode
			1		4	MHz	HS Oscillator mode, VDD $\leq$ 2.7V
			1	_	20	MHz	HS Oscillator mode, VDD > 2.7V
			DC		4	MHz	RC Oscillator mode
OS02	Tosc	External CLKIN Period <sup>(1)</sup>	27		×	μs	LP Oscillator mode
			250	_	×	ns	XT Oscillator mode
			50	_	×	ns	HS Oscillator mode
			50		×	ns	EC Oscillator mode
		Oscillator Period <sup>(1)</sup>	—	30.5	—	μs	LP Oscillator mode
			250	_	10,000	ns	XT Oscillator mode
			250	_	1,000	ns	HS Oscillator mode, VDD $\leq$ 2.7V
			50	_	1,000	ns	HS Oscillator mode, VDD > 2.7V
			250	_	—	ns	RC Oscillator mode
OS03	Тсү	Instruction Cycle Time <sup>(1)</sup>	200	Тсү	DC	ns	TCY = 4/FOSC
OS04*	TosH,	External CLKIN High,	2	_	_	μs	LP oscillator
	TosL	External CLKIN Low	100	—	—	ns	XT oscillator
			20	—	_	ns	HS oscillator
OS05*	TosR,	External CLKIN Rise,	0	_	×	ns	LP oscillator
	TosF	External CLKIN Fall	0	—	$\infty$	ns	XT oscillator
			0	—	$\infty$	ns	HS oscillator

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

### TABLE 25-2: OSCILLATOR PARAMETERS

Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions
OS08	HFosc	Internal Calibrated HFINTOSC Frequency <sup>(2)</sup>	±2%		16.0	—	MHz	$0^{\circ}C \le TA \le +85^{\circ}C,$ VDD $\ge 2.5V$
			±5%	—	16.0	—	MHz	$\text{-40°C} \leq \text{TA} \leq \text{+125°C}$
OS08A	MFosc	Internal Calibrated MFINTOSC Frequency <sup>(2)</sup>	±2%	_	500	—	kHz	$0^{\circ}C \le TA \le +85^{\circ}C$ VDD $\ge 2.5V$
			±5%	—	500	10	kHz	$-40^{\circ}C \leq TA \leq +125^{\circ}C$
OS10*	TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time	-	—	5	8	μS	
		MFINTOSC Wake-up from Sleep Start-up Time	-	—	20	30	μS	

These parameters are characterized but not tested.


† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 µF and 0.01 µF values in parallel are recommended.

3: By design.

### FIGURE 25-7: CLKOUT AND I/O TIMING



### TABLE 25-3: CLKOUT AND I/O TIMING PARAMETERS

### Standard Operating Conditions (unless otherwise stated)

Operating	Temp	erature -	$40^{\circ}\text{C} \le \text{T}$	A ≤ +125°C


Operatio	ng Temperat	ure $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ <sup>(1)</sup>			70	ns	VDD = 3.3-5.0V
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ <sup>(1)</sup>	—		72	ns	VDD = 3.3-5.0V
OS13	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>		_	20	ns	
OS14	TioV2ckH	Port input valid before CLKOUT↑ <sup>(1)</sup>	Tosc + 200 ns	_	_	ns	
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	ns	VDD = 3.3-5.0V
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50			ns	VDD = 3.3-5.0V
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	_	_	ns	
OS18	TioR	Port output rise time <sup>(2)</sup>	_	40 15	72 32	ns	VDD = 2.0V VDD = 3.3-5.0V
OS19	TioF	Port output fall time <sup>(2)</sup>		28 15	55 30	ns	VDD = 2.0V VDD = 3.3-5.0V
OS20*	Tinp	INT pin input high or low time	25	_	_	ns	
OS21*	Trbp	PORTB interrupt-on-change new input level time	Тсү	_	_	ns	


\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.


Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

2: Includes OSC2 in CLKOUT mode.









# TABLE 25-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER,<br/>AND BROWN-OUT RESET PARAMETERS

Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C $\leq$ TA $\leq$ +125°C										
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
30	TMCL	MCLR Pulse Width (low)	2 5	_	_	μS μS	VDD = 3.3-5V, -40°C to +85°C VDD = 3.3-5V			
31	TWDTLP	Low Power Watchdog Timer Time- out Period (No Prescaler)	10	18	27	ms	VDD = 3.3V-5V			
32	Tost	Oscillator Start-up Timer Period <sup>(1),</sup> (2)	—	1024	—	Tosc	(Note 3)			
33*	TPWRT	Power-up Timer Period, PWRTE = 0	40	65	140	ms				
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	—	—	2.0	μS				
35	VBOR	Brown-out Reset Voltage	2.38 1.80	2.5 1.9	2.73 2.11	V	BORV=2.5V BORV=1.9V			
36*	VHYST	Brown-out Reset Hysteresis	0	25	50	mV	-40°C to +85°C			
37*	TBORDC	Brown-out Reset DC Response Time	1	3	5 10	μS	$\label{eq:VDD} \begin{array}{l} VDD \leq VBOR, \ \textbf{-40^{\circ}C to } \ \textbf{+85^{\circ}C} \\ VDD \leq VBOR \end{array}$			

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


2: By design.

**3:** Period of the slower clock.

**4:** To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.






#### TABLE 25-5: TIMER0/A/B AND TIMER1/3 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym.		Characterist	ic	Min.	Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI/TACK	TBCKI High No Prescaler		0.5 Tcy + 20		_	ns	
		Pulse Width		With Pres- caler	10	_	_	ns	
41*	T⊤0L	T0CKI/TACK	I/TBCKI Low	No Prescaler	0.5 TCY + 20	_	_	ns	
		Pulse Width		With Pres- caler	10		_	ns	
42*	Тт0Р	T0CKI/TACK	/TBCKI Period 2		Greater of: 20 or <u>TCY + 40</u> N	_	_	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI/	Synchronous,	No Prescaler	0.5 TCY + 20	_	_	ns	
		T3CKI High	Synchronous, with Prescaler		15	_	_	ns	
		Time	Asynchronous	6	30	_	-	ns	
46*	T⊤1L	T1CKI/	Synchronous,	No Prescaler	0.5 TCY + 20			ns	
		T3CKI Low Time	Synchronous,	with Prescaler	15	١		ns	
		Time	Asynchronous	6	30	Ι	-	ns	
47*	T⊤1P	T1CKI/ T3CKI Input Period	Synchronous	Synchronous		_	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous	3	60	_	_	ns	
48	FT1		ator Input Frequency Range abled by setting bit		32.4	32.76 8	33.1	kHz	
49*	TCKEZTMR 1	Delay from E	xternal Clock E	ternal Clock Edge to Timer		_	7 Tosc	—	Timers in Sync mode

These parameters are characterized but not tested.

t Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 25-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)



### TABLE 25-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

	Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$											
Param No.	Sym.	Characteris	Min.	Тур†	Max.	Units	Conditions					
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	—	—	ns					
			With Prescaler	20	_	_	ns					
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns					
			With Prescaler	20			ns					
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u> N	_	_	ns	N = prescale value (1, 4 or 16)				

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### TABLE 25-7: PIC16F707 A/D CONVERTER (ADC) CHARACTERISTICS

		rating Conditions (unless otherwise berature $-40^{\circ}C \le TA \le +125^{\circ}C$	se state	ed)			
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD01	NR	Resolution	_	_	8	bit	
AD02	EIL	Integral Error	_	_	±1.7	LSb	VREF = 3.0V
AD03	Edl	Differential Error	—	_	±1	LSb	No missing codes VREF = 3.0V
AD04	EOFF	Offset Error	_	_	±2.2	LSb	VREF = 3.0V
AD05	Egn	Gain Error	—	_	±1.5	LSb	VREF = 3.0V
AD06	Vref	Reference Voltage <sup>(3)</sup>	1.8	_	Vdd	V	
AD07	VAIN	Full-Scale Range	Vss	_	VREF	V	
AD08	Zain	Recommended Impedance of Analog Voltage Source	_	_	50	kΩ	Can go higher if external 0.01µF capacitor is present on input pin.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

#### TABLE 25-8: PIC16F707 A/D CONVERSION REQUIREMENTS


	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
AD130*	TAD	A/D Clock Period A/D Internal RC Oscillator Period	1.0 1.0	2.0	9.0 6.0	μs μs	Tosc-based ADCS<1:0> = 11 (ADRC mode)				
AD131	TCNV	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	_	10.5	-	TAD	Set GO/DONE bit to conversion complete				
AD132*	TACQ	Acquisition Time	—	1.0	—	μS					


<sup>\*</sup> These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following TCY cycle.


#### FIGURE 25-12: PIC16F707 A/D CONVERSION TIMING (NORMAL MODE)





#### FIGURE 25-13: PIC16F707 A/D CONVERSION TIMING (SLEEP MODE)


### FIGURE 25-14: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



#### TABLE 25-9: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$											
Param. No.	Symbol	Characteristic	Characteristic				Conditions					
US120	ТскH2dtV	SYNC XMIT (Master and Slave)	3.0-5.5V	—	80	ns						
		Clock high to data-out valid	1.8-5.5V	—	100	ns						
US121	TCKRF	Clock out rise time and fall time	3.0-5.5V	—	45	ns						
		(Master mode)	1.8-5.5V	—	50	ns						
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V	—	45	ns						
			1.8-5.5V	—	50	ns						


### FIGURE 25-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




### TABLE 25-10: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param. No.SymbolCharacteristicMin.Max.UnitsConditions									
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK $\downarrow$ (DT hold time)	10		ns				
US126	TCKL2DTL	Data-hold after CK $\downarrow$ (DT hold time)	15	—	ns				


### FIGURE 25-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)





### FIGURE 25-17: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)









TABLE 25-11:	SPI MODE REQUIREMENTS
--------------	-----------------------

Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	$\overline{SS}$ ↓ to SCK↓ or SCK↑ input	to SCK↓ or SCK↑ input			—	ns	
SP71*	TscH	SCK input high time (Slave mod	e)	Tcy + 20		—	ns	
SP72*	TscL	SCK input low time (Slave mode	e)	Tcy + 20	-	_	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDI data input to S	SCK edge	100	—	_	ns	
SP74*	TscH2diL, TscL2diL	Hold time of SDI data input to S	DI data input to SCK edge		—	—	ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V	—	10	25	ns	
			1.8-5.5V	—	25	50	ns	
SP76*	TDOF	SDO data output fall time		—	10	25	ns	
SP77*	TssH2doZ	SS↑ to SDO output high-impeda	ance	10	_	50	ns	
SP78*	TscR	SCK output rise time	3.0-5.5V	—	10	25	ns	
		(Master mode)	1.8-5.5V	—	25	50	ns	
SP79*	TscF	SCK output fall time (Master mo	de)	_	10	25	ns	
SP80*	TscH2doV,	SDO data output valid after	3.0-5.5V	—	_	50	ns	
	TscL2doV	SCK edge	1.8-5.5V	—	—	145	ns	
SP81*	TDOV2scH	SDO data output setup to SCK e	edge	Тсу	_	-	ns	
	, TDOV2scL							
SP82*	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$	edge	—	—	50	ns	
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40			ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


### FIGURE 25-20: I<sup>2</sup>C BUS START/STOP BITS TIMING




Param No.	Symbol	Characteristic		Min.	Тур	Max.	Units	Conditions
SP90*	TSU:STA	Start condition	100 kHz mode	4700	_	—	ns	Only relevant for Repeated
		Setup time	400 kHz mode	600	_	—		Start condition
SP91*	THD:STA	Start condition	100 kHz mode	4000	—	—	ns	After this period, the first
		Hold time	400 kHz mode	600	_	—		clock pulse is generated
SP92*	TSU:STO	Stop condition	100 kHz mode	4700		—	ns	
		Setup time	400 kHz mode	600		—		
SP93	THD:STO	Stop condition	100 kHz mode	4000	_	—	ns	
		Hold time	400 kHz mode	600	_	_		

### TABLE 25-12: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

\* These parameters are characterized but not tested.





### TABLE 25-13: I<sup>2</sup>C BUS DATA REQUIREMENTS

Param. No.	Symbol	Charact	eristic	Min.	Max.	Units	Conditions
SP100*	Тнідн	Clock high time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy	—		
SP101*	TLOW	Clock low time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy	—		
SP102*	Tr	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
SP103*	TF	SDA and SCL fall	100 kHz mode	—	250	ns	
		time	400 kHz mode	20 + 0.1Св	250	ns	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold	100 kHz mode	0	—	ns	
		time	400 kHz mode	0	0.9	μs	
SP107*	TSU:DAT	Data input setup	100 kHz mode	250	—	ns	(Note 2)
		time	400 kHz mode	100	—	ns	
SP109*	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	(Note 1)
		clock	400 kHz mode	_	—	ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	—	μS	before a new transmis- sion can start
SP111	Св	Bus capacitive load	ing	_	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I<sup>2</sup>C bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement TSU:DAT  $\geq$  250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.

Param. No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
CS01	ISRC	Current Source	High		-5.8	-6	μΑ	_
			Medium		-1.1	-3.2	μΑ	-40, -85°C
			Low		-0.2	-0.9	μΑ	
CS02	ISNK	Current Sink	High		6.6	6	μΑ	-40, -85°C
			Medium		1.3	3.2	μΑ	
			Low		0.24	0.9	μΑ	
CS03	VCHYST	Cap Hysteresis	High		525	—	mV	VCTH-VCTL
			Medium		375	—	mV	
			Low	_	280	_	mV	

TABLE 25-14: CAP SENSE OSCILLATOR SPECIFICATIONS

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 25-22: CAP SENSE OSCILLATOR

#### 26.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25 °C. "Maximum" or "minimum" represents (mean + 3 $\sigma$ ) or (mean - 3 $\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over the whole temperature range.







FIGURE 26-1: PIC16F707 MAXIMUM IDD vs. Fosc OVER VDD, EC MODE, VCAP = 0.1µF


























































































FIGURE 26-18: PIC16LF707 IDD vs. VDD, LP MODE









#### FIGURE 26-20: PIC16LF707 MAXIMUM IDD vs. Fosc OVER VDD, INTOSC MODE









#### FIGURE 26-22: PIC16LF707 MAXIMUM IDD vs. Fosc OVER VDD, INTOSC MODE








#### FIGURE 26-24: PIC16LF707 TYPICAL IDD vs. Fosc OVER VDD, INTOSC MODE











FIGURE 26-26: PIC16LF707 TYPICAL IDD vs. Fosc OVER VDD, INTOSC MODE















































#### FIGURE 26-36: PIC16LF707 CAP SENSE HIGH POWER IPD vs. VDD









































































FIGURE 26-50: SCHMITT TRIGGER INPUT THRESHOLD VIN vs. VDD OVER TEMPERATURE


FIGURE 26-51: SCHMITT TRIGGER INPUT THRESHOLD VIN vs. VDD OVER TEMPERATURE












































#### FIGURE 26-60: PIC16F707 HFINTOSC WAKE-UP FROM SLEEP START-UP TIME





























#### FIGURE 26-68: TYPICAL FVR (X1 AND X2) VS. SUPPLY VOLTAGE (V) NORMALIZED AT 3.0V








# 27.0 PACKAGING INFORMATION

# 27.1 Package Marking Information



\* Standard PICmicro<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

40-Lead UQFN (5x5x0.5 mm) Example

Legend	: XXX Y YY WW NNN (©3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC <sup>®</sup> designator (e3) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


\* Standard PICmicro<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

# 27.2 Package Details

The following sections give the technical details of the packages.

# 40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimens	ion Limits	MIN	NOM	MAX
Number of Pins			40	
Pitch	е	.100 BSC		
Top to Seating Plane	Α	-	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	С	.008	-	.015
Upper Lead Width	b1	.030	-	.070
Lower Lead Width	b	.014	_	.023
Overall Row Spacing §	eB	_	_	.700


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

# 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-103C Sheet 1 of 2

## 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	И	44			
Pitch	e	0.65 BSC			
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Width	E	8.00 BSC			
Exposed Pad Width	E2	6.25	6.45	6.60	
Overall Length	D	8.00 BSC			
Exposed Pad Length	D2	6.25	6.45	6.60	
Terminal Width	b	0.20	0.30	0.35	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed-Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension. usually without tolerance. for information purposes only.

Microchip Technology Drawing C04-103C Sheet 2 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch E		0.65 BSC		
Optional Center Pad Width	W2			6.60
Optional Center Pad Length	T2			6.60
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.85
Distance Between Pads		0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B



e

**BOTTOM VIEW** 

# 44-Lead Plastic Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP] With 4.5x4.5 mm Exposed Pad, Punch Singulated

Microchip Technology Drawing C04-220C Sheet 1 of 2


⊕ 0.20∭ C A B

Н Н

44 X b

## 44-Lead Plastic Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP] With 4.5x4.5 mm Exposed Pad, Punch Singulated

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limit		MIN	NOM	MAX	
Number of Leads	N	44			
Pitch	е	0.80 BSC			
Overall Height	Α	-	-	1.20	
Standoff	A1	0.05	-	0.15	
Molded Package Thickness	A2	0.95	1.00	1.05	
Overall Width	E	12.00 BSC			
Molded Package Width	E1	10.00 BSC			
Exposed Pad Width	E2	4.40	4.50	4.60	
Overall Length	D	12.00 BSC			
Molded Package Length	D1	10.00 BSC			
Exposed Pad Length	D2	4.40	4.50	4.60	
Lead Width	b	0.30	0.37	0.45	
Lead Thickness	С	0.09	-	0.20	
Lead Length	L	0.45	0.60	0.75	
Footprint	L1		1.00 REF		
Foot Angle	θ	0°	3.5°	7°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Exact shape of each corner is optional.


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-220C Sheet 2 of 2

## 40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-156A Sheet 1 of 2

40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) – 5x5x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N	40		
Pitch	е	0.40 BSC		
Overall Height	A	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.127 REF		
Overall Width	E	5.00 BSC		
Exposed Pad Width	E2	3.60	3.70	3.80
Overall Length	D	5.00 BSC		
Exposed Pad Length	D2	3.60	3.70	3.80
Contact Width	b	0.15	0.20	0.25
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
    - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-156A Sheet 2 of 2

## 40-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) - 5x5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch E		0.40 BSC		
Optional Center Pad Width	W2			3.80
Optional Center Pad Length	T2			3.80
Contact Pad Spacing	C1		5.00	
Contact Pad Spacing	C2		5.00	
Contact Pad Width (X40)	X1			0.20
Contact Pad Length (X40)	Y1			0.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2156B

# APPENDIX A: DATA SHEET REVISION HISTORY

# Revision A (4/2010)

Original release of this data sheet.

# Revision B (4/2011)

Updated the data sheet to new format; Added 40-Pin UQFN diagram; Updated Table 1 and Table 25-5; Added 40-Lead UQFN Package Marking Information and Package Details; Other minor corrections.

# **Revision C (12/2015)**

Updated the data sheet to the new format. Updated the first chapter of the data sheet to include the Memory section. Updated the Package Details for 44-Lead QFN and 40-Lead UQFN. Other minor corrections.

# APPENDIX B: MIGRATING FROM OTHER PIC<sup>®</sup> DEVICES

This discusses some of the issues in migrating from other  $PIC^{\textcircled{B}}$  devices to the PIC16F707 family of devices.

**Note:** This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.

**Note:** The user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/or the oscillator mode may be required.

# B.1 PIC16F77 to PIC16F707

#### TABLE B-1: FEATURE COMPARISON

Feature	PIC16F77	PIC16F707	
Max. Operating Speed	20 MHz	20 MHz	
Max. Program Memory (Words)	8K	8K	
Max. SRAM (Bytes)	368	363	
A/D Resolution	8-bit	8-bit	
Timers (8/16-bit)	2/1	4/2	
Oscillator Modes	4	8	
Brown-out Reset	Y	Y	
Internal Pull-ups	RB<7:0>	RB<7:0>	
Interrupt-on-change	RB<7:4>	RB<7:0>	
Comparator	0	0	
USART	Y	Y	
Extended WDT	N	N	
Software Control Option of WDT/BOR	Ν	Ν	
INTOSC Frequencies	None	500 kHz - 16 MHz	
Clock Switching	Ν	N	

# THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support

# PIC16(L)F707

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	IXI <sup>(1)</sup> X     IXX     X)       Tape and Reel     Temperature     Package     Path       Option     Range	 Examples: a) PIC16F707-E/P 301 = Extended Temp., PDIP package, QTP pattern #301 b) PIC16F707-I/ML = Industrial Temp., QFN pack-
Device:	PIC16F707, PIC16(L)F707 <sup>(1)</sup>	age
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel <sup>(1)</sup>	
Temperature Range:	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial) E = $-40^{\circ}$ C to $+125^{\circ}$ C (Extended)	
Package:	MV = Micro Lead Frame (UQFN) ML = Micro Lead Frame (QFN) P = PDIP PT = TQFP (Thin Quad Flatpack)	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identi- fier is used for ordering purposes and is not
Pattern:	QTP, SQTP, Code or Special Requirements (blank otherwise)	printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0043-1

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

### ASIA/PACIFIC

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

CY8C20524-12PVXIT MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F478KPMC2-G-SNE2 MB95F564KPF-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F818KPMC1-G-SNE2 901015X CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 LC87F0G08AUJA-AH CP8361BT CG8421AF MB95F202KPF-G-SNE2 DF36014FPV 5962-8768407MUA MB95F318EPMC-G-SNE2 MB94F601APMC1-GSE1 MB95F656EPF-G-SNE2 LC78615E-01US-H LC87F5WC8AVU-QIP-H MB95F108AJSPMC-G-JNE1 73S1210F-68M/F/PJ MB89F538-101PMC-GE1 LC87F7DC8AVU-QIP-H MB95F876KPMC-G-SNE2 MB88386PMC-GS-BNDE1 LC87FBK08AU-SSOP-H LC87F2C64AU-QFP-H MB95F636KNWQN-G-118-SNE1 MB95F136NBSTPFV-GS-N2E1 LC87F5NC8AVU-QIP-E LC87F76C8AU-TQFP-E LC87F2G08AU-SSOP-E CP8085AT MB95F564KPF-G-UNE2 MC9S08PA4VWJ MC9S08QG8CDTE MC9S08SH4CWJR