

20-Pin Flash Microcontrollers

Devices Included In This Data Sheet:

- PIC16F720
- PIC16LF720
- PIC16F721
- PIC16LF721

High-Performance RISC CPU:

- Only 35 Instructions to Learn:
 - All single-cycle instructions except branches
- · Operating Speed:
 - DC 16 MHz oscillator/clock input
 - DC 250 ns instruction cycle
- Up to 4K x 14 Words of Flash Program Memory
- Up to 256 bytes of Data Memory (RAM)
- Interrupt Capability
- 8-Level Deep Hardware Stack
- · Direct, Indirect and Relative Addressing modes
- Processor Self-Write/Read access to Program Memory

Memory

- · High-Endurance Flash Data Memory
 - 128B of nonvolatile data storage
 - 100K erase/write cycles

Special Microcontroller Features:

- · Precision Internal Oscillator:
 - 16 MHz or 500 kHz operation
 - Factory calibrated to ±1%, typical
 - Software tunable
 - Software selectable ÷1, ÷2, ÷4 or ÷8 divider
- Power-Saving Sleep mode
- Industrial and Extended Temperature Range
- Power-on Reset (POR)
- Power-up Timer (PWRT)
- Brown-out Reset (BOR)
- Multiplexed Master Clear with Pull-up/Input Pin
- Programmable Code Protection
- In-Circuit Serial Programming[™] (ICSP[™]) via Two Pins
- Wide Operating Voltage Range:
 - 1.8V to 5.5V (PIC16F720/721)
 - 1.8V to 3.6V (PIC16LF720/721)

Extreme Low-Power (XLP) Features:

- · Sleep Current:
 - 40 nA @ 1.8V, typical
- Low-Power Watchdog Timer Current:
 - 500 nA @ 1.8V, typical

Peripheral Features:

- Up to 17 I/O Pins and One Input-only Pin:
 - High-current source/sink for direct LED drive
 - Interrupt-on-change pins
 - Individually programmable weak pull-ups
- A/D Converter:
 - 8-bit resolution
 - 12 channels
 - Selectable Voltage reference
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1
 - 16-bit timer/counter with prescaler
 - External Gate Input mode with toggle and Single Shot modes
 - Interrupt-on-gate completion
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Capture, Compare, PWM module (CCP)
 - 16-bit Capture, max resolution 12.5 ns
 - 16-bit Compare, max resolution 250 ns
 - 10-bit PWM, max frequency 15 kHz
- Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)
- Synchronous Serial Port (SSP)
 - SPI (Master/Slave)
 - I²C (Slave) with Address Mask

PIC16(L)F72X Family Types

Device	Data Sheet Index	Program Memory Flash (words)	Data SRAM (bytes)	High-Endurance Flash Memory (bytes)	I/O's ⁽²⁾	8-bit ADC (ch)	CapSense (ch)	Timers (8/16-bit)	AUSART	SSP (I ² C/SPI)	CCP	Debug ⁽¹⁾	XLP
PIC16(L)F707	(1)	8192	363	0	36	14	32	4/2	1	1	2	I	Υ
PIC16(L)F720	(2)	2048	128	128	18	12		2/1	1	1	1	-	Υ
PIC16(L)F721	(2)	4096	256	128	18	12		2/1	1	1	1	_	Υ
PIC16(L)F722	(4)	2048	128	0	25	11	8	2/1	1	1	2	I	Υ
PIC16(L)F722A	(3)	2048	128	0	25	11	8	2/1	1	1	2	-	Υ
PIC16(L)F723	(4)	4096	192	0	25	11	8	2/1	1	1	2	-	Υ
PIC16(L)F723A	(3)	4096	192	0	25	11	8	2/1	1	1	2	I	Υ
PIC16(L)F724	(4)	4096	192	0	36	14	16	2/1	1	1	2	1	Υ
PIC16(L)F726	(4)	8192	368	0	25	11	8	2/1	1	1	2	I	Υ
PIC16(L)F727	(4)	8192	368	0	36	14	16	2/1	1	1	2	I	Υ

Note 1: I - Debugging, Integrated on Chip; H - Debugging, Requires Debug Header.

2: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document.)


DS41418 PIC16(L)F707 Data Sheet, 40/44-Pin Flash, 8-bit Microcontrollers
 DS41430 PIC16(L)F720/721 Data Sheet, 20-Pin Flash, 8-bit Microcontrollers
 DS41417 PIC16(L)F722A/723A Data Sheet, 28-Pin Flash, 8-bit Microcontrollers

4: DS41341 PIC16(L)F72X Data Sheet, 28/40/44-Pin Flash, 8-bit Microcontrollers

Note: For other small form-factor package availability and marking information, please visit http://www.microchip.com/packaging or contact your local sales office.

PIN DIAGRAMS

FIGURE 1: 20-PIN DIAGRAM FOR PIC16(L)F720/721



Pin Diagrams - 20-PIN DIAGRAM FOR PIC16(L)F720/721




TABLE 1: 20-PIN ALLOCATION TABLE (PIC16(L)F720/721)

IADLL				1 IADEE (I			• /			
0/1	20-Pin PDIP/SOIC/ SSOP	20-Pin QFN	Q/V	Timers	CCP	AUSART	SSP	Interrupt	dn-IInd	Basic
RA0	19	16	AN0	_	_	_	_	IOC	Υ	ICSPDAT
RA1	18	15	AN1	_	_	_	_	IOC	Υ	ICSPCLK
RA2	17	14	AN2	T0CKI	_	_	_	INT/IOC	_	_
RA3	4	1	_	_	_	_	_	IOC	Υ	MCLR/VPP
RA4	3	20	AN3	T1G	_	_	_	IOC	Υ	CLKOUT
RA5	2	19	_	T1CKI	_	_	_	IOC	Υ	CLKIN
RB4	13	10	AN10	_	_	_	SDI/SDA	IOC	Υ	_
RB5	12	9	AN11	_	_	RX/DT	_	IOC	Υ	_
RB6	11	8	_	_	_	_	SCK/SCL	IOC	Υ	_
RB7	10	7	_	_	_	TX/CK	_	IOC	Υ	_
RC0	16	13	AN4	_	_	_	_	_	_	_
RC1	15	12	AN5	1	_		_	_	1	_
RC2	14	11	AN6	1	_		_		1	_
RC3	7	4	AN7	1	_		_	_		_
RC4	6	3	_	1	_		_			_
RC5	5	2			CCP1		_	_		_
RC6	8	5	AN8		_		SS			
RC7	9	6	AN9	_			SDO			_
VDD	1	18	_		_		_	_		VDD
Vss	20	17	_	_	_	_	_	_	_	Vss

Table of Contents

Device Overview	7
Memory Organization	11
Resets	24
Interrupts	34
Low Dropout (LDO) Voltage Regulator	41
I/O Ports	42
Oscillator Module	62
Device Configuration	
Analog-to-Digital Converter (ADC) Module	71
Fixed Voltage Reference	80
Temperature Indicator Module	82
Timer0 Module	83
Timer1 Module with Gate Control	86
Timer2 Module	98
Capture/Compare/PWM (CCP) Module	100
Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART)	109
SSP Module Overview	
Flash Program Memory Self-Read/Self-Write Control	151
Power-Down Mode (Sleep)	
In-Circuit Serial Programming™ (ICSP™)	
Instruction Set Summary	
Development Support	170
Electrical Specifications	174
DC and AC Characteristics Graphs and Charts	200
Packaging Information	220
Appendix A: Data Sheet Revision History	230
Appendix B: Migrating From Other PIC® Devices	230
The Microchip Website	231
Customer Change Notification Service	
Customer Support	231
Product Identification System	232

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

The PIC16(L)F720/721 devices are covered by this data sheet. They are available in 20-pin packages. Please refer to **Section 25.0** "Packaging Information" for further package information. Figure 1-1 shows a block diagram of the PIC16(L)F720/721 devices. Table 1-1 shows the pinout descriptions.




TABLE 1-1: PINOUT DESCRIPTION

Name	Function	IN	OUT	Description
RA0/AN0/ICSPDAT	RA0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN0	AN	_	A/D Channel 0 Input.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RA1/AN1/ICSPCLK	RA1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
	AN1	AN	_	A/D Channel 1 Input.
	ICSPCLK	ST	_	ICSP™ Clock.
RA2/AN2/T0CKI/INT	RA2	TTL	CMOS	General purpose I/O with IOC and WPU.
	AN2	AN	_	A/D Channel 2 Input.
	T0CKI	ST	_	Timer0 Clock Input.
	INT	ST	_	External interrupt.
RA3/MCLR/Vpp	RA3	TTL	_	General purpose input-only with IOC and WPU.
	MCLR	ST	_	Master Clear with internal pull-up.
	VPP	HV	_	Programming Voltage.
RA4/AN3/T1G/CLKOUT	RA4	TTL	CMOS	General purpose I/O with IOC and WPU.
	AN3	AN	_	A/D Channel 3 Input.
	T1G	ST	_	Timer1 Gate Input.
	CLKOUT	_	CMOS	Fosc/4 output.
RA5/T1CKI/CLKIN	RA5	TTL	CMOS	General purpose I/O with IOC and WPU.
	T1CKI	ST	_	Timer1 Clock input.
	CLKIN	ST	_	External Clock Input (EC mode).
RB4/AN10/SDI/SDA	RB4	TTL	CMOS	General purpose I/O with IOC and WPU.
	AN10	AN	_	A/D Channel 10 Input.
	SDI	ST	_	SPI Data Input.
	SDA	I ² C	OD	I ² C Data.
RB5/AN11/RX/DT	RB5	TTL	CMOS	General purpose I/O with IOC and WPU.
	AN11	AN	_	A/D Channel 11 Input.
	RX	ST	_	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
RB6/SCK/SCL	RB6	TTL	CMOS	General purpose I/O with IOC and WPU.
	SCK	ST	CMOS	SPI Clock.
	SCL	I ² C	OD	I ² C Clock.
RB7/TX/CK	RB7	TTL	CMOS	General purpose I/O with IOC and WPU.
	TX	1	CMOS	USART asynchronous transmit.
	CK	ST	CMOS	USART synchronous clock.
RC0/AN4	RC0	ST	CMOS	General purpose I/O.
	AN4	AN	_	A/D Channel 4 Input.
RC1/AN5	RC1	ST	CMOS	General purpose I/O.
	AN5	AN	_	A/D Channel 5 Input.
RC2/AN6	RC2	ST	CMOS	General purpose I/O.
	AN6	AN	_	A/D Channel 6 Input.
RC3/AN7	RC3	ST	CMOS	General purpose I/O.
	AN7	AN	_	A/D Channel 7 Input.

Legend: AN = Analog input or output, CMOS = CMOS compatible input or output, OD = Open Drain, TTL = TTL compatible input, ST = Schmitt Trigger input with CMOS levels, I²C = Schmitt Trigger input with I²C, HV = High Voltage, XTAL = Crystal levels

TABLE 1-1: PINOUT DESCRIPTION (CONTINUED)

Name	Function	IN	OUT	Description
RC4	RC4	ST	CMOS	General purpose I/O.
RC5/CCP1	RC5	ST	CMOS	General purpose I/O.
	CCP1	ST	CMOS	Capture/Compare/PWM 1.
RC6/AN8/SS	RC6	ST	CMOS	General purpose I/O.
	AN8	AN		A/D Channel 8 Input.
	SS	ST	-	Slave Select input.
RC7/AN9/SDO	RC7	ST	CMOS	General purpose I/O.
	AN9	AN	_	A/D Channel 9 Input.
	SDO	_	CMOS	SPI Data Output.
VDD	VDD	Power		Positive supply.
Vss	Vss	Power	_	Ground supply.

Legend:

AN = Analog input or output, CMOS = CMOS compatible input or output, OD = Open Drain, TTL = TTL compatible input, ST = Schmitt Trigger input with CMOS levels, I^2C = Schmitt Trigger input with I^2C , HV = High Voltage, XTAL = Crystal levels

2.0 MEMORY ORGANIZATION

2.1 Program Memory Organization

The PIC16(L)F720/721 has a 13-bit program counter capable of addressing a 8K x 14 program memory space. Table 2-1 shows the memory sizes implemented. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h.

TABLE 2-1: DEVICE SIZE AND ADDRESSES

Device	Program Memory Size (Words)	Last Program Memory Address	High-Endurance Flash Memory Address Range ⁽¹⁾
PIC16F720 PIC16LF720	2048	07FFh	0780h-07FFh
PIC16F721 PIC16LF721	4096	0FFFh	0F80h-0FFFh

Note 1: High-Endurance Flash applies to the low byte of each address in the range.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16(L)F720





FIGURE 2-2: PROGRAM MEMORY MAP
AND STACK FOR THE
PIC16(L)F721



2.2 Data Memory Organization

The data memory is partitioned into multiple banks which contain the General Purpose Registers (GPRs) and the Special Function Registers (SFRs). Bits RP0 and RP1 are bank select bits.

<u>RP1</u>	<u>RP0</u>		
0	0	\rightarrow	Bank 0 is selected
0	1	\rightarrow	Bank 1 is selected
1	0	\rightarrow	Bank 2 is selected
1	1	\rightarrow	Bank 3 is selected

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are the General Purpose Registers, implemented as static RAM. All implemented banks contain Special Function Registers. Some frequently used Special Function Registers from one bank are mirrored in another bank for code reduction and quicker access.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 128 x 8 bits in the PIC16(L)F720, 256 x 8 bits in the PIC16(L)F721. Each register is accessed either directly or indirectly through the File Select Register (FSR), (Refer to Section 2.5 "Indirect Addressing, INDF and FSR Registers").

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (refer to Table 2-2). These registers are static RAM.

The Special Function Registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

FIGURE 2-3:	PIC16(L)F720 SPECIAL FUNCTION REGISTERS
-------------	---

INDF ^(*)	004	INDF ^(*)	90h	INDF ^(*)	1006	INDF ^(*)	T100b
TMR0	00h 01h	OPTION_REG	80h	TMR0	100h 101h	OPTION_REG	180h 181h
PCL		PCL	81h	PCL		PCL	181h 182h
STATUS	02h	STATUS	82h	STATUS	102h	STATUS	_1
FSR	03h 04h	FSR	83h	FSR	103h	FSR	183h 184h
PORTA		TRISA	84h	FSR	104h	ANSELA	_1
PORTA	05h	TRISB	85h		105h	ANSELB	185h 186h
PORTC	06h 07h	TRISC	86h 87h		106h 107h	ANSELC	187h
PORTC	0711 08h	IRISC	88h		10711 108h	ANGLEO	188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	109II	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10AII	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	PMDATL	10Ch	PMCON1	18Ch
FINI	0Dh	FILI	8Dh	PMADRL	10Dh	PMCON2	18Dh
TMR1L	0Eh	PCON	8Eh	PMDATH	10Eh	TIVICONZ	18Eh
TMR1H	0Fh	T1GCON	8Fh	PMADRH	10Fh		18Fh
T1CON	10h	OSCCON	90h	TWADITI	110h		190h
TMR2	11h	OSCTUNE	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD/SSPMSK			113h		193h
SSPCON	14h	SSPSTAT	94h		114h		19311 194h
				WELLE			
CCPR1L	15h	WPUA	95h	WPUB	115h		195h
CCPR1H	16h	IOCA	96h	IOCB	116h		196h
CCP1CON	17h		97h		117h		197h
RCSTA	18h	TXSTA	98h		118h		198h
TXREG	19h	SPBRG	99h		119h		199h
RCREG	1Ah		9Ah		11Ah		19Ah
	1Bh		9Bh		11Bh		19Bh
	1Ch		9Ch		11Ch		19Ch
	1Dh	FVRCON	9Dh		11Dh		19Dh
ADRES	1Eh		9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
General Purpose Register 80 Bytes		General Purpose Register 32 Bytes	BFh				
	005		C0h		405		455
	06Fh		EFh		16Fh		1EFh
Access RAM	070h	Accesses 70h – 7Fh	F0h	Accesses 70h – 7Fh	170h	Accesses 70h – 7Fh	1F0h
	7Fh		FFh		17Fh		1FFh
BANK 0	_	BANK 1	l	BANK 2		BANK 3	_

= Unimplemented data memory locations, read as '0'.* = Not a physical register. Legend:

FIGURE 2-4: PIC16(L)F721 SPECIAL FUNCTION REGISTERS

INDF ^(*)	00h	INDF ^(*)	80h	INDF ^(*)	100h	INDF ^(*)	180h
			_	TMR0		OPTION_REG	
TMR0	01h	OPTION_REG	81h		101h		181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR ANSELA	184h
PORTA	05h	TRISA	85h		105h	ANSELB	185h
PORTB	06h	TRISB	86h		106h	ANSELC	186h
PORTC	07h	TRISC	87h		107h	ANSELC	187h
	08h		88h		108h		188h
	09h		89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch	PMDATL	10Ch	PMCON1	18Ch
	0Dh		8Dh	PMADRL	10Dh	PMCON2	18Dh
TMR1L	0Eh	PCON	8Eh	PMDATH	10Eh		18Eh
TMR1H	0Fh	T1GCON	8Fh	PMADRH	10Fh		18Fh
T1CON	10h	OSCCON	90h		110h		190h
TMR2	11h	OSCTUNE	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD/SSPMSK	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h	WPUA	95h	WPUB	115h		195h
CCPR1H	16h	IOCA	96h	IOCB	116h		196h
CCP1CON	17h		97h		117h		197h
RCSTA	18h	TXSTA	98h		118h		198h
TXREG	19h	SPBRG	99h		119h		199h
RCREG	1Ah	0. 2.0	9Ah		11Ah		19Ah
ROREO	1Bh		9Bh		11Bh		19Bh
	1Ch		9Ch				19Ch
		E) (DOO) !			11Ch		
	1Dh	FVRCON	9Dh		11Dh		19Dh
ADRES	1Eh		9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
General	20h	General	A0h	General	120h		1A0h
Purpose		Purpose		Purpose			
Register		Register		Register			
80 Bytes	06Fh	80 Bytes	EFh	80 Bytes	16Fh		1EFh
	070h	Accesses	F0h	Accesses	170h	Accesses	1F0h
Access RAM		70h – 7Fh		70h – 7Fh		70h – 7Fh	
	7Fh		FFh		17Fh		1FFh

Legend: = Unimplemented data memory locations, read as '0'.

⁼ Not a physical register.

TABLE 2-2: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 0											
00h ⁽ 2)	INDF	Addres	sing this locati	on uses conte	nts of FSR to a	address data n	nemory (not	a physical re	gister)	xxxx xxxx	xxxx xxxx
01h	TMR0				Timer0 module	e Register				xxxx xxxx	uuuu uuuu
02h ⁽ 2)	PCL			Program C	Counter (PC) L	east Significan	t Byte			0000 0000	0000 0000
03h ⁽ 2)	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h ⁽ 2)	FSR			Indirec	t Data Memory	Address Poin	ter			xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	xx xxxx
06h	PORTB	RB7	RB6	RB5	RB4	_	_	_	_	xxxx	uuuu
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
08h	_				Unimplem	ented				_	_
09h	_				_	_					
0Ah ⁽ 1),(2)	PCLATH	_	_	_	Write Buf	fer for the upp	er 5 bits of th	ne Program	Counter	0 0000	0 0000
0Bh ⁽ 2)	INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	0000 000x	0000 000x
0Ch	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	_			•	Unimplem	ented			•	_	_
0Eh	TMR1L		Holding Re	gister for the L	east Significar	nt Byte of the 1	16-bit TMR1	Register		xxxx xxxx	uuuu uuuu
0Fh	TMR1H		Holding Re	gister for the I	Most Significar	t Byte of the 1	6-bit TMR1	Register		xxxx xxxx	uuuu uuuu
10h	T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	_	T1SYNC	_	TMR10N	0000 -0-0	uuuu -u-u
11h	TMR2				Timer2 module	Register				0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF		Syr	nchronous Sei	rial Port Receiv	e Buffer/Trans	smit Registe	r		xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L			Capture/0	Compare/PWM	Register Low	Byte			xxxx xxxx	uuuu uuuu
16h	CCPR1H			Capture/0	Compare/PWM	Register High	Byte			xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	DC1	B1	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG			AUS	SART Transmit	Data Register				0000 0000	0000 0000
1Ah	RCREG			AUS	SART Receive	Data Register				0000 0000	0000 0000
1Bh	_				Unimplem	ented				_	_
1Ch	_				Unimplem	ented				_	_
1Dh	_				Unimplem	ented				_	_
1Eh	ADRES				ADC Result	Register				xxxx xxxx	uuuu uuuu
1Fh	ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/ DONE	ADON	00 0000	00 0000

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

- These registers can be addressed from any bank.
- Accessible only when SSPM<3:0> = 1001. This bit is unimplemented and reads as '1'.
- See Register 6-2.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

TABLE 2-2: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other
										1 311, 2311	Resets
Bank 1											
80h ⁽ 2)	INDF	Addres	sing this locati	on uses conte	nts of FSR to a	address data n	nemory (not	a physical re	egister)	xxxx xxxx	xxxx xxxx
81h	OPTION_ REG	RABPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h ⁽ 2)	PCL			Program C	ounter (PC) Le	east Significan	t Byte			0000 0000	0000 0000
83h ⁽ 2)	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽ 2)	FSR			Indirect	Data Memory	Address Poin	ter			xxxx xxxx	uuuu uuuu
85h ⁽⁵⁾	TRISA	_	_	TRISA5	TRISA4	(4)	TRISA2	TRISA1	TRISA0	11 -111	11 -111
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	1111	1111
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
88h	_				Unimplem	ented				_	_
89h	_		Unimplemented								_
8Ah(1),(2)	PCLATH	_	_	_	Write Buff	er for the upp	er 5 bits of th	ne Program	Counter	0 0000	0 0000
8Bh ⁽ 2)	INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	0000 000x	0000 000x
8Ch	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	_				Unimplem	ented		•		_	_
8Eh	PCON	_	_	_	_	_	_	POR	BOR	qq	uu
8Fh	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0	0000 0x00	uuuu uxuu
90h	OSCCON	_	_	IRCF1	IRCF0	ICSL	ICSS	_	_	10 qq	10 qq
91h	OSCTUNE	_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	uu uuuu
92h	PR2			Tim	er2 module Pe	riod Register				1111 1111	1111 1111
93h	SSPADD				ADD<7:	:0>				0000 0000	0000 0000
93h ⁽ 3)	SSPMSK				MSK<7:	:0>				1111 1111	1111 1111
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
95h	WPUA	_	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	11 1111	11 1111
96h	IOCA	_	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	00 0000
97h	_				Unimplem	ented				_	_
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	0000 0000
9Ah	_				Unimplem	ented		•		_	_
9Bh	_				Unimplem	ented				_	_
9Ch	_				Unimplem	ented				_	_
9Dh	FVRCON	FVRRDY	FVREN	TSEN	TSRNG	_	_	ADFVR1	ADFVR0	q00000	q00000
9Eh	_				Unimplem	ented				_	_
9Fh	ADCON1	_	ADCS2	ADCS1	ADCS0	_	_	_	_	-000	-000

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

- These registers can be addressed from any bank. Accessible only when SSPM<3:0> = 1001.
- 4: This bit is unimplemented and reads as '1'.
- 5: See Register 6-2.

TABLE 2-2: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

			ONOTION			\				.	Value on all
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	other Resets
Bank 2											
100h ⁽ 2)	INDF	Addres	sing this locati	on uses conte	nts of FSR to a	address data m	nemory (not	a physical re	egister)	xxxx xxxx	xxxx xxxx
101h	TMR0		Timer0 module Register							xxxx xxxx	uuuu uuuu
102h ⁽ 2)	PCL			Program C	Counter (PC) Lo	east Significan	t Byte			0000 0000	0000 0000
103h ⁽ 2)	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
104h ⁽ 2)	FSR			Indirect	t Data Memory	Address Poin	ter			xxxx xxxx	uuuu uuuu
105h	_				Unimplem	ented				_	_
106h	_				Unimplem	ented				_	_
107h	_				Unimplem	ented				_	_
108h	_				Unimplem	ented				_	_
109h	_				Unimplem	ented				_	_
10Ah ⁽ 1),(2)	PCLATH	I	_	_	Write Buffer f	or the upper 5	bits of the P	rogram Cou	nter	0 0000	0 0000
10Bh ⁽ 2)	INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	0000 000x	0000 000x
10Ch	PMDATL			Program Me	emory Read Da	ata Register Lo	w Byte			xxxx xxxx	xxxx xxxx
10Dh	PMADRL			Program Men	nory Read Add	ress Register	Low Byte			0000 0000	0000 0000
10Eh	PMDATH	I	_		Program Mei	mory Read Da	ta Register I	High Byte		xx xxxx	xx xxxx
10Fh	PMADRH	I	_	_	Progran	n Memory Rea	ad Address F	Register Higl	n Byte	0 0000	0 0000
110h	_				Unimplem	ented				_	_
111h	_				Unimplem	ented				_	_
112h	_				Unimplem	ented				_	_
113h	_				Unimplem	ented				_	_
114h	_				Unimplem	ented				_	_
115h	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_	1111	1111
116h	IOCB	IOCB7	IOCB6	IOCB5	IOCB4	_	_	_	_	0000	0000
117h	_				Unimplem	ented				_	_
118h	_				Unimplem	ented				_	_
119h	_		Unimplemented						_	_	
11Ah	_		Unimplemented						_	_	
11Bh			Unimplemented						_	_	
11Ch			Unimplemented —						_	_	
11Dh			Unimplemented —						_	_	
11Eh	_				Unimplem	ented				_	_
11Fh	_				Unimplem	ented				_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', <math>r = reserved. Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.
 - 2: These registers can be addressed from any bank.
 - 3: Accessible only when SSPM<3:0> = 1001.
 - 4: This bit is unimplemented and reads as '1'.
 - 5: See Register 6-2.

TABLE 2-2: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3											
180h ⁽ 2)	INDF	Addres	sing this location	on uses conte	nts of FSR to a	ddress data n	nemory (not	a physical re	egister)	xxxx xxxx	xxxx xxxx
181h	OPTION_ REG	RABPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
182h ⁽ 2)	PCL			Program C	Counter (PC) Le	east Significan	t Byte			0000 0000	0000 0000
183h ⁽ 2)	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
184h ⁽ 2)	FSR			Indirec	t Data Memory	Address Poin	ter			xxxx xxxx	uuuu uuuu
185h	ANSELA	-	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	1 -111	1 -111
186h	ANSELB	-	_	ANSB5	ANSB4	_	_	_	_	11	11
187h	ANSELC	ANSC7	ANSC6	_	_	ANSC3	ANSC2	ANSC1	ANSC0	11 1111	11 1111
188h	_				Unimplem	ented				_	_
18Ah(1),(2)	PCLATH	-	_	_	Write Buffer fo	or the upper 5	bits of the P	rogram Cou	nter	0 0000	0 0000
18Bh ⁽ 2)	INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	0000 000x	0000 000x
18Ch	PMCON1	(4)	CFGS	LWLO	FREE	_	WREN	WR	RD	1000 -000	1000 -000
18Dh	PMCON2		Prog	ram Memory	Control Registe	er 2 (not a phy	sical registe	r)			
190h	_				Unimplem	ented				_	_
191h	_				Unimplem	ented				_	_
192h	_				Unimplem	ented				_	_
193h	_				Unimplem	ented				_	_
194h	_				Unimplem	ented				_	_
195h	_				Unimplem	ented				_	_
196h	_				Unimplem	ented				_	_
197h	_				Unimplem	ented				_	_
198h	_		Unimplemented						_	_	
199h	_		Unimplemented						_	_	
19Ah			Unimplemented							_	
19Bh			Unimplemented							_	
19Ch			Unimplemented							_	
19Dh	_		Unimplemented —						_	_	
19Eh	_				Unimplem	ented				_	
19Fh	_				Unimplem	ented				_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

3: Accessible only when SSPM<3:0> = 1001.

4: This bit is unimplemented and reads as '1'.

5: See Register 6.2

- 5: See Register 6-2.

2.2.2.1 STATUS Register

The STATUS register, shown in Register 2-1, contains:

- · the arithmetic status of the ALU
- · the Reset status
- · the bank select bits for data memory (SRAM)

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 21.0 "Instruction Set Summary").

Note 1: The <u>C and DC</u> bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

REGISTER 2-1: STATUS: STATUS REGISTER

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h-1FFh) 0 = Bank 0, 1 (00h-FFh)

bit 6-5 RP<1:0>: Register Bank Select bits (used for direct addressing)

00 = Bank 0 (00h-7Fh) 01 = Bank 1 (80h-FFh) 10 = Bank 2 (100h-17Fh) 11 = Bank 3 (180h-1FFh)

bit 4 **TO**: Time-out bit

1 = After power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time out occurred

bit 3 **PD**: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(1)

1 = A carry out from the 4th low-order bit of the result occurred

0 = No carry out from the 4th low-order bit of the result

bit 0 C: Carry/Borrow bit(1) (ADDWF, ADDLW, SUBLW, SUBWF instructions)(1)

1 = A carry out from the Most Significant bit of the result occurred

0 = No carry out from the Most Significant bit of the result occurred

Note 1: For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate instructions (RRF, RLF), this bit is loaded with either the high-order or low-order bit of the source register.

2.2.2.2 OPTION_REG Register

The OPTION_REG register, shown in Register 2-2, is a readable and writable register, which contains various control bits to configure:

- Software programmable prescaler for the Timer0/ WDT
- External RA2/INT interrupt
- Timer0
- · Weak pull-ups on PORTA or PORTB

Note: To achieve a 1:1 prescaler assignment for Timer0, assign the prescaler to the WDT by setting the PSA bit of the OPTION_REG register to '1'. Refer to Section 12.1.3 "Software Programmable Prescaler".

REGISTER 2-2: OPTION REG: OPTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RABPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 RABPU: PORTA or PORTB Pull-up Enable bit

1 = PORTA or PORTB pull-ups are disabled

0 = PORTA or PORTB pull-ups are enabled by individual bits in the WPUA or WPUB register, respectively

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of INT pin0 = Interrupt on falling edge of INT pin

T000 Time - 0 Ola -1- O - - - - O -1- -4 bit

bit 5 **T0CS:** Timer0 Clock Source Select bit

1 = Transition on T0CKI pin

0 = Internal instruction cycle clock (Fosc/4)

bit 4 T0SE: Timer0 Source Edge Select bit

1 = Increment on high-to-low transition on T0CKI pin

0 = Increment on low-to-high transition on T0CKI pin

bit 3 **PSA:** Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS<2:0>:** Prescaler Rate Select bits

Bit Value	Timer0 Rate	WDT Rate
000	1:2	1:1
001 010	1:4 1:8	1:2 1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

2.2.2.3 PCON Register

The Power Control (PCON) register contains flag bits (refer to Table 3-4) to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON register also controls the software enable of the BOR.

The PCON register bits are shown in Register 2-3.

REGISTER 2-3: PCON: POWER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-q	R/W-q
_	_	1	1	_	_	POR	BOR
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

q = Value depends on condition

bit 7-2 **Unimplemented:** Read as '0'

bit 1 POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOR: Brown-out Reset Status bit


1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs)

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in Figure 2-5 shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in Figure 2-5 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note AN556, "Implementing a Table Read" (DS00556).

2.3.2 STACK

All devices have an 8-level x 13-bit wide hardware stack (refer to Figures 2-1 and 2-2). The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth PUSH overwrites the value that was stored from the first PUSH. The tenth PUSH overwrites the second PUSH (and so on).

- Note 1: There are no Status bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 Program Memory Paging

All devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper two bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page Select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is POPed off the stack. Therefore, manipulation of the PCLATH<4:3> bits is not required for the RETURN instructions (which POPs the address from the stack).

Note: The contents of the PCLATH register are unchanged after a RETURN or RETFIE instruction is executed. The user must rewrite the contents of the PCLATH register for any subsequent subroutine calls or GOTO instructions.

Example 2-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

EXAMPLE 2-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

```
ORG 500h
        PAGESEL SUB_P1
                       ;Select page 1
                        ; (800h-FFFh)
        CALL
                SUB1_P1; Call subroutine in
                        ;page 1 (800h-FFFh)
        ORG
                900h
                        ;page 1 (800h-FFFh)
SUB1 P1
                        ;called subroutine
                        ;page 1 (800h-FFFh)
        RETURN
                        ;return to
                        ;Call subroutine
                        ;in page 0
                        ; (000h-7FFh)
```

2.5 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit of the STATUS register, as shown in Figure 2-6.

A simple program to clear the RAM location 020h-02Fh using indirect addressing is shown in Example 2-2.


EXAMPLE 2-2: INDIRECT ADDRESSING

MOVLW 020h ;initialize pointer
MOVWF FSR ;to RAM
BANKISEL 020h

NEXT CLRF INDF ;clear INDF register
INCF FSR ;inc pointer
BTFSS FSR,4 ;all done?
GOTO NEXT ;no clear next

CONTINUE ;yes continue





3.0 RESETS

The PIC16(L)F720/721 differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- c) WDT Reset during Sleep
- d) MCLR Reset during normal operation
- e) MCLR Reset during Sleep
- f) Brown-out Reset (BOR)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:

- Power-on Reset (POR)
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Reset (BOR)

Most registers are not affected by a WDT wake-up since this is viewed as the resumption of normal operation. $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different Reset situations, as indicated in Table 3-5. These bits are used in software to determine the nature of the Reset.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 3-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See **Section 23.0** "**Electrical Specifications**" for pulse-width specifications.

FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




TABLE 3-1: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	Condition			
0	х	1	1	Power-on Reset or LDO Reset			
0	х	0	х	llegal, TO is set on POR			
0	х	x	0	llegal, PD is set on POR			
1	0	1	1	Brown-out Reset			
1	1	0	1	WDT Reset			
1	1	0	0	WDT Wake-up			
1	1	u	u	ACLR Reset during normal operation			
1	1	1	0	MCLR Reset during Sleep or interrupt wake-up from Sleep			

TABLE 3-2: RESET CONDITION FOR SPECIAL REGISTERS⁽²⁾

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	0001 1xxx	0x
MCLR Reset during normal operation	0000h	000u uuuu	uu
MCLR Reset during Sleep	0000h	0001 0uuu	uu
WDT Reset	0000h	0000 1uuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	0000h	0001 1uuu	u0
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Interrupt Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

^{2:} If a Status bit is not implemented, that bit will be read as '0'.

3.1 MCLR


The PIC16(L)F720/721 has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a Reset does not drive the $\overline{\text{MCLR}}$ pin low.

Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 3-2, is suggested.

An internal \overline{MCLR} option is enabled by clearing the MCLRE bit in the Configuration Word register. When MCLRE = 0, the Reset signal to the chip is generated internally. When the MCLRE = 1, the RA3/MCLR pin becomes an external Reset input. In this mode, the RA3/MCLR pin has a weak pull-up to VDD. In-Circuit Serial ProgrammingTM is not affected by selecting the internal \overline{MCLR} option.

FIGURE 3-2: RECOMMENDED MCLR CIRCUIT



3.2 Power-on Reset (POR)

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. A maximum rise time for VDD is required. See Section 23.0 "Electrical Specifications" for details. If the BOR is enabled, the maximum rise time specification does not apply. The BOR circuitry will keep the device in Reset until VDD reaches VBOR (see Section 3.5 "Brown-out Reset (BOR)").

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to Application Note *AN607, Power-up Trouble Shooting* (DS0000607).

3.3 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates from the WDT oscillator. For more information, see **Section 7.3** "Internal Clock Modes". The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A Configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Reset is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip and vary due to:

- VDD variation
- Temperature variation
- · Process variation

See DC parameters for details (Section 23.0 "Electrical Specifications").

Note: The Power-up Timer is enabled by the PWRTE bit in the Configuration Word.

3.4 Watchdog Timer (WDT)

The WDT has the following features:

- Shares an 8-bit prescaler with Timer0
- Time-out period is from 17 ms to 2.2 seconds, nominal
- · Enabled by a Configuration bit

WDT is cleared under certain conditions described in Table 3-3.

3.4.1 WDT OSCILLATOR

The WDT derives its time base from 31 kHz internal oscillator.

3.4.2 WDT CONTROL

The WDTEN bit is located in the Configuration Word Register 1. When set, the WDT runs continuously.

The PSA and PS<2:0> bits of the OPTION_REG register control the WDT period. See **Section 12.0** "Timer0 Module" for more information.

FIGURE 3-3: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 3-3: WDT STATUS

Conditions	WDT
WDTEN = 0	Cleared
CLRWDT Command	
Exit Sleep + System Clock = INTOSC, EXTCLK	

3.5 Brown-out Reset (BOR)

Brown-out Reset is enabled by programming the BOREN<1:0> bits in the Configuration register.


Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

Two bits are used to enable the BOR. When BOREN = 11, the BOR is always enabled. When BOREN = 10, the BOR is enabled, but disabled during Sleep. When BOREN = 0x, the BOR is disabled.

If VDD falls below VBOR for greater than parameter (TBOR) (see **Section 23.0** "Electrical **Specifications**"), the Brown-out situation will reset the device. This will occur regardless the VDD slew rate. A Reset is not ensured to occur if VDD falls below VBOR for more than TBOR.

If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-up Timer will execute a 64 ms Reset.

FIGURE 3-4: BROWN-OUT SITUATIONS



3.6 Time-out Sequence

PWRT time out is invoked after POR has expired. The total time out will vary based on the oscillator Configuration and the \overline{PWRTE} bit status. For example, in EC mode with \overline{PWRTE} = 1 (PWRT disabled), there will be no time out at all. Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences.

Since the time outs occur from the POR pulse, if MCLR is kept low long enough, the time outs will expire. Then, bringing MCLR high will begin execution immediately (see Figure 3-6). This is useful for testing purposes or to synchronize more than one PIC16(L)F720/721 devices operating in parallel.

Table 3-5 shows the Reset conditions for some special registers.

3.7 Power Control (PCON) Register

The Power Control (PCON) register has two Status bits to indicate what type of Reset occurred last.

Bit 0 is $\overline{\text{BOR}}$ (Brown-out Reset). $\overline{\text{BOR}}$ is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if $\overline{\text{BOR}} = 0$, indicating that a Brown-out has occurred. The $\overline{\text{BOR}}$ Status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (BOREN<1:0> = 00 in the Configuration Word register).

Bit 1 is $\overline{\mathsf{POR}}$ (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset, if $\overline{\mathsf{POR}}$ is '0', it will indicate that a Power-on Reset has occurred (i.e., VDD may have gone too low).

For more information, see Section 3.5 "Brown-out Reset (BOR)".

TABLE 3-4: TIME OUT IN VARIOUS SITUATIONS


Oscillator Configuration	Powe	er-up	Brown-o	Wake-up from	
Oscillator Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	Sleep
EC, INTOSC	TPWRT	_	TPWRT	_	_

TABLE 3-5: RESET BITS AND THEIR SIGNIFICANCE

POR	BOR	ТО	PD	Condition
0	u	1	1	Power-on Reset
1	0	1	1	Brown-out Reset
u	u	0	u	WDT Reset
u	u	0	0	WDT Wake-up
u	u	u	u	MCLR Reset during normal operation
u	u	1	0	MCLR Reset during Sleep

Legend: u = unchanged, x = unknown

FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 1








FIGURE 3-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD): CASE 3




TABLE 3-6: INITIALIZATION CONDITION FOR REGISTERS

Register	Address	Power-on Reset/ Brown-out Reset ⁽¹⁾	MCLR Reset/ WDT Reset	Wake-up from Sleep through Interrupt/Time out
W		xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	00h/80h/ 100h/180h	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMR0	01h/101h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h/82h/ 102h/182h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h/83h/ 103h/183h	0001 1xxx	000q quuu <mark>(4)</mark>	uuuq quuu ⁽⁴⁾
FSR	04h/84h/ 104h/184h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	05h	xx xxxx	xx xxxx	uu uuuu
PORTB	06h	xxxx	xxxx	uuuu
PORTC	07h	xxxx xxxx	xxxx xxxx	uuuu uuuu
PCLATH	0Ah/8Ah/ 10Ah/18Ah	0 0000	0 0000	u uuuu
INTCON	0Bh/8Bh/ 10Bh/18Bh	0000 000x	0000 000x	uuuu uuuu(2)
PIR1	0Ch	0000 0000	0000 0000	uuuu uuuu(2)
TMR1L	0Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	0Fh	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	10h	0000 -0-0	0000 -0-0	uuuu -u-u
TMR2	11h	0000 0000	0000 0000	uuuu uuuu
T2CON	12h	-000 0000	-000 0000	-uuu uuuu
SSPBUF	13h	xxxx xxxx	xxxx xxxx	uuuu uuuu
SSPCON	14h	0000 0000	0000 0000	uuuu uuuu
CCPR1L	15h	xxxx xxxx	xxxx xxxx	uuuu uuuu
CCPR1H	16h	xxxx xxxx	xxxx xxxx	uuuu uuuu
CCP1CON	17h	00 0000	00 0000	uu uuuu
RCSTA	18h	0000 000x	0000 000x	uuuu uuuu
TXREG	19h	0000 0000	0000 0000	uuuu uuuu
RCREG	1Ah	0000 0000	0000 0000	uuuu uuuu
ADRES	1Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	1Fh	00 0000	00 0000	uu uuuu
OPTION_REG	81h/181h	1111 1111	1111 1111	uuuu uuuu
TRISA	85h	11 -111	11 -111	uu -uuu
TRISB	86h	1111	1111	uuuu
TRISC	87h	1111 1111	1111 1111	uuuu uuuu
PIE1	8Ch	0000 0000	0000 0000	uuuu uuuu
PCON	8Eh	dd	uu (1,5)	uu
T1GCON	8Fh	0000 0x00	uuuu uxuu	uuuu uxuu
OSCCON	90h	10 qq	10 qq	uu qq
OSCTUNE	91h	00 0000	uu uuuu	uu uuuu
PR2	92h	1111 1111	1111 1111	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', <math>q = value depends on condition.

- Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.
 - 2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).
 - 3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
 - 4: See Table 3-8 for Reset value for specific condition.
 - 5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

TABLE 3-6: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

Register	Address	Power-on Reset/ Brown-out Reset ⁽¹⁾	MCLR Reset/ WDT Reset	Wake-up from Sleep through Interrupt/Time out
SSPADD	93h	0000 0000	0000 0000	uuuu uuuu
SSPMSK	93h	1111 1111	1111 1111	uuuu uuuu
SSPSTAT	94h	0000 0000	0000 0000	uuuu uuuu
WPUB	115h	1111	1111	uuuu
WPUA	95h	11 1111	11 1111	uu uuuu
IOCB	116h	0000	0000	uuuu
IOCA	96h	00 0000	00 0000	uu uuuu
TXSTA	98h	0000 -010	0000 -010	uuuu -uuu
SPBRG	99h	0000 0000	0000 0000	uuuu uuuu
FVRCON	9Dh	q00000	q00000	uuuuuu
ADCON1	9Fh	-000	-000	-uuu
PMDATL	10Ch	xxxx xxxx	xxxx xxxx	uuuu uuuu
PMADRL	10Dh	0000 0000	0000 0000	uuuu uuuu
PMDATH	10Eh	xx xxxx	xx xxxx	uu uuuu
PMADRH	10Fh	0 0000	0 0000	u uuuu
ANSELA	185h	1 -111	1 -111	u -uuu
ANSELB	186h	11	11	uu
ANSELC	187h	11 1111	11 1111	uu uuuu
PMCON1	18Ch	1000 -000	1000 -000	1000 -000

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', <math>q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

- 2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).
- 3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- **4:** See Table 3-8 for Reset value for specific condition.
- 5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

TABLE 3-7: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register	
Power-on Reset	0000h	0001 1xxx	0x	
MCLR Reset during normal operation	0000h	000u uuuu	uu	
MCLR Reset during Sleep	0000h	0001 0uuu	uu	
WDT Reset	0000h	0000 uuuu	uu	
WDT Wake-up	PC + 1	uuu0 0uuu	uu	
Brown-out Reset	0000h	0001 1xxx	10	
Interrupt Wake-up from Sleep	PC + 1 ⁽¹⁾	uuu1 0uuu	uu	

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and Global Interrupt Enable bit (GIE) is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

TABLE 3-8: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	19
PCON	_	_	_	_	_	_	POR	BOR	21

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', <math>q = value depends on condition. Shaded cells are not used by Resets.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

4.0 INTERRUPTS


The PIC16(L)F720/721 device family features an interruptible core, allowing certain events to preempt normal program flow. An Interrupt Service Routine (ISR) is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.

The PIC16(L)F720/721 device family has 11 interrupt sources, differentiated by corresponding interrupt enable and flag bits:

- Timer0 Overflow Interrupt
- External Edge Detect on INT Pin Interrupt
- Interrupt-on-change, PORTA and PORTB pins
- Timer1 Gate Interrupt
- A/D Conversion Complete Interrupt
- AUSART Receive Interrupt
- AUSART Transmit Interrupt
- SSP Event Interrupt
- CCP1 Event Interrupt
- Timer2 Match with PR2 Interrupt
- Timer1 Overflow Interrupt

A block diagram of the interrupt logic is shown in Figure 4-1.

FIGURE 4-1: INTERRUPT LOGIC



4.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1 register)

The INTCON and PIR1 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual Interrupt Enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- PC is loaded with the interrupt vector 0004h

The ISR determines the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated

interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its Interrupt Flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack and setting the GIE bit.


For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
 - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

4.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three instruction cycles. For asynchronous interrupts, the latency is three to four instruction cycles, depending on when the interrupt occurs. See Figure 4-2 for timing details.





- Note 1: INTF flag is sampled here (every Q1).
 - 2: Asynchronous interrupt latency = 3-4 Tcy. Synchronous latency = 3 Tcy, where Tcy = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
 - 3: CLKOUT is available only in INTOSC and RC Oscillator modes.
 - 4: For minimum width of INT pulse, refer to AC specifications in Section 23.0 "Electrical Specifications".
 - 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

4.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the Section 19.0 "Power-Down Mode (Sleep)" for more details.

4.4 INT Pin

The external interrupt, INT pin, causes an asynchronous, edge-triggered interrupt. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector. This interrupt is disabled by clearing the INTE bit of the INTCON register.

4.5 Context Saving

When an interrupt occurs, only the return PC value is saved to the stack. If the ISR modifies or uses an instruction that modifies key registers, their values must be saved at the beginning of the ISR and restored when the ISR completes. This prevents instructions

following the ISR from using invalid data. Examples of key registers include the W, STATUS, FSR and PCLATH registers.

Note:

The microcontroller does not normally require saving the PCLATH register. However, if computed GOTOs are used, the PCLATH register must be saved at the beginning of the ISR and restored when the ISR is complete to ensure correct program flow.

The code shown in Example 4-1 can be used to do the following.

- · Save the W register
- · Save the STATUS register
- · Save the PCLATH register
- · Execute the ISR program
- · Restore the PCLATH register
- Restore the STATUS register
- · Restore the W register

Since most instructions modify the W register, it must be saved immediately upon entering the ISR. The SWAPF instruction is used when saving and restoring the W and STATUS registers because it will not affect any bits in the STATUS register. It is useful to place W_TEMP in shared memory because the ISR cannot predict which bank will be selected when the interrupt

The processor will branch to the interrupt vector by loading the PC with 0004h. The PCLATH register will remain unchanged. This requires the ISR to ensure that the PCLATH register is set properly before using an instruction that causes PCLATH to be loaded into the PC. See Section 2.3 "PCL and PCLATH" for details on PC operation.

EXAMPLE 4-1: SAVING W, STATUS AND PCLATH REGISTERS IN RAM

```
MOVWFW_TEMP
                       ;Copy W to W_TEMP register
SWAPF STATUS, W
                       ; Swap status to be saved into W
                       ; Swaps are used because they do not affect the status bits
BANKSELSTATUS_TEMP
                       ; Select regardless of current bank
MOVWFSTATUS_TEMP
                       ;Copy status to bank zero STATUS_TEMP register
MOVE
        PCLATH, W
                       ;Copy PCLATH to W register
MOVWF
        PCLATH_TEMP
                       ;Copy W register to PCLATH_TEMP
:(ISR)
                       ;Insert user code here
BANKSELSTATUS_TEMP
                       ;Select regardless of current bank
MOVE
        PCLATH_TEMP,W ;
                       ;Restore PCLATH
MOVWF
        PCLATH
                       ;Swap STATUS_TEMP register into W
SWAPFSTATUS_TEMP,W
                       ; (sets bank to original state)
MOVWFSTATUS
                       ; Move W into STATUS register
                       ;Swap W_TEMP
SWAPFW_TEMP, F
SWAPFW_TEMP,W
                       ;Swap W_TEMP into W
```

4.5.1 INTCON REGISTER

Legend:

R = Readable bit

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, PORTB change and external RA2/INT pin interrupts.

Note:

U = Unimplemented bit, read as '0'

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-1: INTCON: INTERRUPT CONTROL REGISTER

W = Writable bit

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TMR0IE	INTE	RABIE ⁽¹⁾	TMR0IF ⁽²⁾	INTF	RABIF
bit 7							bit 0

-n = Value at F	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7		nterrupt Enable bit all unmasked interrupts all interrupts		
bit 6	1 = Enables	eral Interrupt Enable bit all unmasked peripheral into all peripheral interrupts	errupts	
bit 5	1 = Enables t	er0 Overflow Interrupt Enal he Timer0 interrupt the Timer0 interrupt	ble bit	
bit 4	1 = Enables t	ternal Interrupt Enable bit he INT external interrupt the INT external interrupt		
bit 3	1 = Enables t	TA or PORTB Change Inte he PORTA or PORTB char the PORTA or PORTB cha	nge interrupt	
bit 2	1 = TMR0 re	er0 Overflow Interrupt Flag gister has overflowed (must gister did not overflow		
bit 1	1 = The INT	ternal Interrupt Flag bit external interrupt occurred external interrupt did not oc		re)
bit 0	1 = When at cleared i	TA or PORTB Change Inte least one of the PORTA o n software) he PORTA or PORTB gene	r PORTB general purpose	e I/O pins changed state (must be changed state

- Note 1: The appropriate bits in the IOCB register must also be set.
 - 2: TMR0IF bit is set when Timer0 rolls over. Timer0 is unchanged on Reset and should be initialized before clearing TMR0IF bit.

4.5.2 PIE1 REGISTER

Legend:

R = Readable bit

The PIE1 register contains the interrupt enable bits, as shown in Register 4-2.

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

x = Bit is unknown

U = Unimplemented bit, read as '0'

REGISTER 4-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

W = Writable bit

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

-n = Value at P	OR '1':	= Bit is set	'0' = Bit is cleared
bit 7	TMR1GIE: Timer1	I Gate Interrupt Enable b	oit
		mer1 gate acquisition cor	
	0 = Disable the Ti	mer1 gate acquisition co	mplete interrupt
bit 6	ADIE: A/D Conve	rter (ADC) Interrupt Enal	ole bit
	1 = Enables the A		
	0 = Disables the A	'	
bit 5		ceive Interrupt Enable bi	t
		JSART receive interrupt JSART receive interrupt	
bit 4		'	:4
DIL 4		insmit Interrupt Enable b ISART transmit interrupt	ıı
		JSART transmit interrupt	
bit 3		ous Serial Port (SSP) Int	
	1 = Enables the S	SP interrupt	
	0 = Disables the S	SSP interrupt	
bit 2	CCP1IE: CCP1 In	terrupt Enable bit	
	1 = Enables the C	•	
	0 = Disables the C	•	
bit 1		PR2 Match Interrupt Er	
		imer2 to PR2 match inte	•
1.7.0		Fimer2 to PR2 match inte	•
bit 0		Overflow Interrupt Enable	e bit
		imer1 overflow interrupt Fimer1 overflow interrupt	

4.5.3 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 4-3.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 4-3: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Note:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
hit 7 TMR10	IF: Timer1 Gate Interrupt Fla	a hit	

DIT I INIKIGIF: Timeri Gate interrupt Flag bit 1 = Timer1 gate is inactive 0 = Timer1 gate is active ADIF: A/D Converter Interrupt Flag bit bit 6 1 = A/D conversion complete (must be cleared in software) 0 = A/D conversion has not completed or has not been started bit 5 RCIF: USART Receive Interrupt Flag bit 1 = The USART receive buffer is full (cleared by reading RCREG) 0 = The USART receive buffer is not full bit 4 TXIF: USART Transmit Interrupt Flag bit 1 = The USART transmit buffer is empty (cleared by writing to TXREG) 0 = The USART transmit buffer is full bit 3 SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit 1 = The Transmission/Reception is complete (must be cleared in software) 0 = Waiting to Transmit/Receive CCP1IF: CCP1 Interrupt Flag bit bit 2

Capture mode:

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

Compare mode:

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM mode:

Unused in this mode

bit 1 TMR2IF: Timer2 to PR2 Interrupt Flag bit

1 = A Timer2 to PR2 match occurred (must be cleared in software)

0 = No Timer2 to PR2 match occurred

bit 0 TMR1IF: Timer1 Overflow Interrupt Flag bit

1 = The TMR1 register overflowed (must be cleared in software)

0 = The TMR1 register did not overflow

TABLE 4-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
OPTION_REG	RABPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	20
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39

Legend: – = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the capture, compare and PWM.

5.0 LOW DROPOUT (LDO) VOLTAGE REGULATOR

The PIC16F720/721 devices differ from the PIC16LF720/721 devices due to an internal Low Dropout (LDO) voltage regulator. The PIC16F720/721 contain an internal LDO, while the PIC16LF720/721 do not.

The lithography of the die allows a maximum operating voltage of 3.6V on the internal digital logic. In order to continue to support 5.0V designs, a LDO voltage regulator is integrated on the die. The LDO voltage regulator allows for the internal digital logic to operate at 3.2V, while the I/Os operate at 5.0V (VDD).

6.0 I/O PORTS

There are as many as 18 general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

6.1 PORTA and TRISA Registers

PORTA is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 6-2). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 6-1 shows how to initialize PORTA.

Reading the PORTA register (Register 6-1) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISA register (Register 6-2) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note: The ANSELA register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

EXAMPLE 6-1: INITIALIZING PORTA

BANKSEL PORTA	;
CLRF PORTA	;Init PORTA
BANKSEL ANSELA	;
CLRF ANSELA	digital I/O;
BANKSEL TRISA	;
MOVLW 0Ch	;Set RA<3:2> as inputs
MOVWF TRISA	;and set RA<5:4,1:0>
	;as outputs

6.1.1 WEAK PULL-UPS

Each of the PORTA pins has an individually configurable internal weak pull-up. Control bits WPUA<5:0> enable or disable each pull-up (see Register 6-5). Each weak pull-up is automatically turned off when the port pin is configured as an output. All pull-ups are disabled on a Power-on Reset by the RABPU bit of the OPTION_REG register.

6.1.2 INTERRUPT-ON-CHANGE

All of the PORTA pins are individually configurable as an interrupt-on-change pin. Control bits IOCA<5:0> enable or disable the interrupt function for each pin (see Register 6-6). The interrupt-on-change feature is disabled on a Power-on Reset.

For enable interrupt-on-change pins, the present value is compared with the old value latched on the last read of PORTA to determine which bits have changed or mismatched the old value. The 'mismatch' outputs of the last read are OR'd together to set the PORTA Change Interrupt Flag bit (RABIF) in the INTCON register. This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- Any read or write of PORTA. This will end the mismatch condition.
- 2. Clear the flag bit RABIF.

A mismatch condition will continue to set flag bit RABIF. Reading or writing PORTA will end the mismatch condition and allow flag bit RABIF to be cleared. The latch holding the last read value is not affected by a MCLR or Brown-out Reset. After these Resets, the RABIF flag will continue to be set if a mismatch is present.

Note:	When a pin change occurs at the same
	time as a read operation on PORTA, the
	RABIF flag will always be set. If multiple
	PORTA pins are configured for the inter-
	rupt-on-change, the user may not be able
	to identify which pin changed state.

REGISTER 6-1: PORTA: PORTA REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	_	RA5	RA4	RA3 ⁽¹⁾	RA2	RA1	RA0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'
bit 5-0 RA<5:0>: PORTA I/O Pin bit
1 = Port pin is > VIH

0 = Port pin is > VIL

Note 1: RA<3> is input only.

REGISTER 6-2: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1	R/W-1	U-1	R/W-1	R/W-1	R/W-1
_	_	TRISA5	TRISA4	(1)	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 TRISA<5:4>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

bit 3 **Unimplemented:** Read as '1'

bit 2-0 TRISA<2:0>: PORTA Tri-State Control bit

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

Note 1: TRISA<3> is unimplemented and read as 1.

REGISTER 6-3: WPUA: WEAK PULL-UP PORTA REGISTER

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	WPUA5	WPUA4	WPUA3 ⁽²⁾	WPUA2	WPUA1	WPUA0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 WPUA<5:0>: Weak Pull-up PORTA Control bits

1 = Weak pull-up enabled⁽¹⁾ 0 = Weak pull-up disabled

Note 1: Enabling weak pull-ups also requires that the RABPU bit of the OPTION_REG register be cleared.

2: If MCLREN = 1, WPUA3 is always enabled.

REGISTER 6-4: IOCA: INTERRUPT-ON-CHANGE PORTA REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IOCA<5:0>: Interrupt-on-Change PORTA Control bits

1 = Interrupt-on-change enabled⁽¹⁾ 0 = Interrupt-on-change disabled

Note 1: Interrupt-on-change also requires that the RABIE bit of the INTCON register be set.

6.1.3 ANSELA REGISTER

The ANSELA register (Register 6-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

REGISTER 6-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0 U-0 U-0 — —		R/W-1	R/W-1 U-0		R/W-1	R/W-1
_	_		ANSA4	_	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-5 **Unimplemented:** Read as '0'

bit 4 ANSA4: Analog Select between Analog or Digital Function on Pin RA<4>

0 = Digital I/O. Pin is assigned to port or digital special function.

 $1 = \text{Analog input. Pin is assigned as analog input. Digital input buffer is disabled}^{(1)}$.

bit 3 Unimplemented: Read as '0'

bit 2-0 ANSA<2:0>: Analog Select between Analog or Digital Function on Pins RA<2:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

 $1 = \text{Analog input. Pin is assigned as analog input. Digital input buffer is disabled}^{(1)}$.

Note 1: Setting a pin to an analog input automatically disables the digital input circuitry. Weak pull-ups, if available, are unaffected. The corresponding TRIS bit must be set to Input mode by the user in order to allow external control of the voltage on the pin.

6.1.4 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the A/D Converter (ADC), refer to the appropriate section in this data sheet.

6.1.4.1 RA0/AN0/ICSPDAT

Figure 6-1 shows the diagram for this pin. This pin is configurable to function as one of the following:

- · General purpose I/O
- · Analog input for the ADC
- ICSP[™] programming data (separate controls from TRISA)
- ICD Debugging data (separate controls from TRISA)

6.1.4.2 RA1/AN1/ICSPCLK

Figure 6-2 shows the diagram for this pin. This pin is configurable to function as one of the following:

- General purpose I/O
- · Analog input for the ADC
- ICSP programming clock (separate controls from TRISA)
- ICD Debugging clock (separate controls from TRISA)

6.1.4.3 RA2/AN2/T0CKI/INT

Figure 6-3 shows the diagram for this pin. This pin is configurable to function as one of the following:

- General purpose I/O
- · Analog input for the ADC
- · External interrupt
- · Clock input for Timer0

The Timer0 clock input function works independently of any TRIS register setting. Effectively, if TRISA2 = 0, the PORTA2 register bit will output to the pad and Clock Timer0 at the same time.

6.1.4.4 RA3/MCLR/VPP

Figure 6-4 shows the diagram for this pin. This pin is configurable to function as one of the following:

- General purpose I/O
- · Master Clear Reset with weak pull-up

6.1.4.5 RA4/AN3/T1G/CLKOUT

Figure 6-5 shows the diagram for this pin. This pin is configurable to function as one of the following:

- General purpose I/O
- Analog input for the ADC
- Timer1 gate input
- · Clock output

6.1.4.6 RA5/T1CKI/CLKIN

Figure 6-6 shows the diagram for this pin. This pin is configurable to function as one of the following:

- General purpose I/O
- · Timer1 Clock input
- · Clock input

FIGURE 6-1: BLOCK DIAGRAM OF RA0




FIGURE 6-2: **BLOCK DIAGRAM OF RA1** ICSP™ mode Analog⁽¹⁾ Input mode Data Bus DEBUG -V_{DD} WR WPUA Q Weak RABPU RD WPUA Q PORT_ICDCLK Q WR PORTA Q WR TRISA RD TRISA Analog⁽¹⁾ Input mode TRIS_ICDCLK RD PORTA Q D Q WR IOCA ΕN RD IOCA D Interrupt-on-Change ΕN RD PORTA -To A/D Converter **ICSPCLK** Note 1: ANSEL determines Analog Input mode.

FIGURE 6-3: BLOCK DIAGRAM OF RA2




FIGURE 6-4: BLOCK DIAGRAM OF RA3




FIGURE 6-5: BLOCK DIAGRAM OF RA4




FIGURE 6-6: BLOCK DIAGRAM OF RA5




TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	_	ANSA4	_	ANSA2	ANSA1	ANSA0	44
OPTION_REG	RABPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0	20
PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	43
TRISA	_	_	TRISA5	TRISA4	_	TRISA2	TRISA1	TRISA0	43

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

6.2 PORTB and TRISB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 6-7). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 6-2 shows how to initialize PORTB.

Reading the PORTB register (Register 6-6) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write-to-a-port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISB register (Register 6-7) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'. Example 6-2 shows how to initialize PORTB.

EXAMPLE 6-2: INITIALIZING PORTB

```
BANKSEL PORTB ;
CLRF PORTB ;Init PORTB
BANKSEL ANSELB
CLRF ANSELB ;Make RB<7:4> digital
BANKSEL TRISB ;
MOVLW B'11110000';Set RB<7:4> as inputs
MOVWF TRISB ;
```

Note: The ANSELB register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

6.2.1 ANSELB REGISTER

The ANSELB register (Register 6-10) is used to configure the Input mode of an I/O pin to analog input. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no affect on digital output functions. A pin with TRIS clear and ANSELB set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

6.2.2 WEAK PULL-UPS

Each of the PORTB pins has an individually configurable internal weak pull-up. Control bits WPUB<7:4> enable or disable each pull-up (see Register 6-8). Each weak pull-up is automatically turned off when the port pin is configured as an output. All pull-ups are disabled on a Power-on Reset by the RABPU bit of the OPTION_REG register.

6.2.3 INTERRUPT-ON-CHANGE

All of the PORTB pins are individually configurable as an interrupt-on-change pin. Control bits IOCB<7:4> enable or disable the interrupt function for each pin. Refer to Register 6-9. The interrupt-on-change feature is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the present value is compared with the old value latched on the last read of PORTB to determine which bits have changed or mismatched the old value. The 'mismatch' outputs of the last read are OR'd together to set the PORTB Change Interrupt Flag bit (RABIF) in the INTCON register.

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear the flag bit RABIF.

A mismatch condition will continue to set flag bit RABIF. Reading or writing PORTB will end the mismatch condition and allow flag bit RABIF to be cleared. The latch holding the last read value is not affected by a MCLR nor Brown-out Reset. After these Resets, the RABIF flag will continue to be set if a mismatch is present.

Note: When a pin change occurs at the same time as a read operation on PORTB, the RABIF flag will always be set. If multiple PORTB pins are configured for the interrupt-on-change, the user may not be able to identify which pin changed state.

REGISTER 6-6: PORTB: PORTB REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	U-0	U-0	U-0	U-0
RB7	RB6	RB5	RB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-4 **RB<7:4>**: PORTB I/O Pin bit

1 = Port pin is > VIH 0 = Port pin is < VIL

bit 3-0 **Unimplemented:** Read as '0'

REGISTER 6-7: TRISB: PORTB TRI-STATE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0
TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-4 TRISB<7:4>: PORTB Tri-State Control bit

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

bit 3-0 **Unimplemented:** Read as '0'

REGISTER 6-8: WPUB: WEAK PULL-UP PORTB REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0
WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-4 WPUB<7:4>: Weak Pull-up PORTB Control bits

1 = Weak pull-up enabled (1,2) 0 = Weak pull-up disabled

bit 3-0 **Unimplemented:** Read as '0'

Note 1: Global RABPU bit of the OPTION_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

REGISTER 6-9: IOCB: INTERRUPT-ON-CHANGE PORTB REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
IOCB7	IOCB6	IOCB5	IOCB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-4 **IOCB<7:4>:** Interrupt-on-Change PORTB Control bits

1 = Interrupt-on-change enabled⁽¹⁾0 = Interrupt-on-change disabled

bit 3-0 **Unimplemented:** Read as '0'

Note 1: Interrupt-on-change also requires that the RABIE bit of the INTCON register be set.

REGISTER 6-10: ANSELB: PORTB ANALOG SELECT REGISTER

U-0	U-0	R/W-1	R/W-1	U-0	U-0	U-0	U-0
_	_	ANSB5	ANSB4	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

bit 5-4 ANSB<5:4>: Analog Select between Analog or Digital Function on Pins RB<5:4>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

bit 3-0 **Unimplemented:** Read as '0'

Note 1: Setting a pin to an analog input automatically disables the digital input circuitry. Weak pull-ups, if available, are unaffected. The corresponding TRIS bit must be set to Input mode by the user, in order to allow external control of the voltage on the pin.

6.2.4 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTB pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the SSP, I²C or interrupts, refer to the appropriate section in this data sheet.

6.2.4.1 RB4/AN10/SDI/SDA

Figure 6-7 shows the diagram for this pin. The RB4 pin is configurable to function as one of the following:

- General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
- · Analog input for the A/D
- · Synchronous Serial Port Input (SPI)
- I²C data I/O

6.2.4.2 RB5/AN11/RX/DT

Figure 6-8 shows the diagram for this pin. The RB5 pin is configurable to function as one of the following:

- General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
- · Analog input for the A/D
- · USART asynchronous receive
- USART synchronous receive

6.2.4.3 RB6/SCK/SCL


Figure 6-9 shows the diagram for this pin. The RB6 pin is configurable to function as one of the following:


- General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
- Synchronous Serial Port clock for both SPI and I²C

6.2.4.4 RB7/TX/CK

Figure 6-10 shows the diagram for this pin. The RB7 pin is configurable to function as one of the following:

- General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
- · USART asynchronous transmit
- USART synchronous clock








FIGURE 6-10: **BLOCK DIAGRAM OF RB7** Data Bus Q Weak WPUB RABPU RD WPUB SPEN TXEN SYNC AUSART TX Q WR PORTB Q Q Q RD TRISB RD PORTB Q D WR Q IOCB ΕN Q3 RD IOCB D ΕN Interrupt-on-Change RD PORTB

TABLE 6-2:	SUMMA	RY OF RE	GISTERS	ASSOCI	ATED WI	TH PORT	В		
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	_	_	ANSB5	ANSB4	_	_		_	53
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
IOCB	IOCB7	IOCB6	IOCB5	IOCB4	_	_		_	53
OPTION_REG	RABPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	20
PORTB	RB7	RB6	RB5	RB4	_	_	_	_	52
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	52
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	_	_	_	_	52

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

6.3 PORTC and TRISC Registers

PORTC is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 6-12). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 6-3 shows how to initialize PORTC.

Reading the PORTC register (Register 6-11) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch.

The TRISC register (Register 6-12) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are set when using them as analog inputs. I/O pins configured as analog input always read '0'.

EXAMPLE 6-3: INITIALIZING PORTC

```
BANKSEL PORTC ;
CLRF PORTC ;Init PORTC
BANKSEL TRISC ;
MOVLW B'00001100' ;Set RC<3:2> as inputs
MOVWF TRISC ;and set RC<7:4,1:0>
;as outputs
```

6.3.1 ANSELC REGISTER

The ANSELC register (Register 6-13) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no effect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

REGISTER 6-11: PORTC: PORTC REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 RC<7:0>: PORTC General Purpose I/O Pin bits

1 = Port pin is > VIH 0 = Port pin is < VIL

REGISTER 6-12: TRISC: PORTC TRI-STATE REGISTER

| R/W-1 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 TRISC<7:0>: PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

REGISTER 6-13: ANSELC: ANALOG SELECT REGISTER FOR PORTC

R/W-1	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
ANSC7	ANSC6	_	_	ANSC3	ANSC2	ANSC1	ANSC0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 ANSC<7:6>: Analog Select between Analog or Digital Function on Pins RB<7:6>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

bit 5-4 **Unimplemented**: Read as '0'

bit 3-0 ANSC<3:0>: Analog Select between Analog or Digital Function on Pins RC<3:0>, respectively

0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

Note 1: Setting a pin to an analog input automatically disables the digital input circuitry. Weak pull-ups, if available, are unaffected. The corresponding TRIS bit must be set to Input mode by the user in order to allow external control of the voltage on the pin.

6.3.2 RC0/AN4

Figure 6-11 shows the diagram for this pin. The RC0 pin is configurable to function as one of the following:

- General purpose I/O
- · Analog input for the A/D

6.3.3 RC1/AN5

Figure 6-11 shows the diagram for this pin. The RC1 pin is configurable to function as one of the following:

- General purpose I/O
- · Analog input for the A/D

6.3.4 RC2/AN6

Figure 6-12 shows the diagram for this pin. The RC2 pin is configurable to function as one of the following:

- General purpose I/O
- · Analog input for the A/D

6.3.5 RC3/AN7

Figure 6-12 shows the diagram for this pin. The RC3 pin is configurable to function as one of the following:

- · General purpose I/O
- · Analog input for the A/D

6.3.6 RC4

Figure 6-13 shows the diagram for this pin. The RC4 pin functions as one of the following:

• General purpose I/O

6.3.7 RC5/CCP1

Figure 6-14 shows the diagram for this pin. The RC5 pin is configurable to function as one of the following:

- · General purpose I/O
- · Capture, Compare or PWM (one output)

6.3.8 RC6/AN8/SS

Figure 6-15 shows the diagram for this pin. The RC6 pin is configurable to function as one of the following:

- · General purpose I/O
- · Analog input for the A/D
- SS input to SSP

6.3.9 RC7/AN9/SDO

Figure 6-16 shows the diagram for this pin. The RC7 pin is configurable to function as one of the following:

- General purpose I/O
- · Analog input for the A/D
- SDO output of SSP

FIGURE 6-11: BLOCK DIAGRAM OF RC0 AND RC1




FIGURE 6-12: BLOCK DIAGRAM OF RC2 AND RC3




FIGURE 6-13: BLOCK DIAGRAM OF RC4




FIGURE 6-14: BLOCK DIAGRAM OF RC5




FIGURE 6-15: BLOCK DIAGRAM OF RC6




FIGURE 6-16: BLOCK DIAGRAM OF RC7




TABLE 6-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	ANSC7	ANSC6	_		ANSC3	ANSC2	ANSC1	ANSC0	58
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	58

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by

7.0 OSCILLATOR MODULE

7.1 Overview


The oscillator module has a variety of clock sources and selection features that allow it to be used in a range of applications while maximizing performance and minimizing power consumption. Figure 7-1 illustrates a block diagram of the oscillator module.

The system can be configured to use an internal calibrated high-frequency oscillator as clock source, with a choice of selectable speeds via software. In addition, the system can also be configured to use an external clock source via the CLKIN pin.

Clock source modes are configured by the FOSC bits in Configuration Word 1 (CONFIG1). The oscillator module can be configured for one of the following modes of operation.

- EC CLKOUT function on RA4/CLKOUT pin, CLKIN on RA5/CLKIN.
- EC I/O function on RA4/CLKOUT pin, CLKIN on RA5/CLKIN.
- 3. INTOSC CLKOUT function on RA4/CLKOUT pin, I/O function on RA5/CLKIN
- INTOSCIO I/O function on RA4/CLKOUT pin, I/O function on RA5/CLKIN

FIGURE 7-1: SIMPLIFIED PIC® MCU CLOCK SOURCE BLOCK DIAGRAM



7.2 Clock Source Modes

Clock source modes can be classified as external or internal.

- Internal clock source (INTOSC) is contained within the oscillator module and derived from a 500 kHz high-precision oscillator. The oscillator module has eight selectable output frequencies, with a maximum internal frequency of 16 MHz.
- The External Clock mode (EC) relies on an external signal for the clock source.

The system clock can be selected between external or internal clock sources via the FOSC bits of the Configuration Word 1.

7.3 Internal Clock Modes

The oscillator module has eight output frequencies derived from a 500 kHz high-precision oscillator. The IRCF bits of the OSCCON register select the postscaler applied to the clock source dividing the frequency by 1, 2, 4 or 8. Setting the PLLEN bit of the Configuration Word 1 locks the internal clock source to 16 MHz before the postscaler is selected by the IRCF bits. The PLLEN bit must be set or cleared at the time of programming; therefore, only the upper or low four clock source frequencies are selectable in software.

The internal oscillator block has one internal oscillator and a dedicated Phase-Locked Loop that are used to generate two internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC) and the 500 kHz (MFINTOSC). Both can be user-adjusted via software using the OSCTUNE register (Register 7-2).

7.3.1 INTOSC AND INTOSCIO MODES

The INTOSC and INTOSCIO modes configure the internal oscillators as system clock source when the device is programmed using the oscillator selection or the FOSC<1:0> bits in the CONFIG1 register. See Section 8.0 "Device Configuration" for more information.

In INTOSC mode, CLKIN is available for general purpose I/O. CLKOUT outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, Calibration, test or other application requirements.

In INTOSCIO mode, CLKIN and CLKOUT are available for general purpose I/O.

7.3.2 FREQUENCY SELECT BITS (IRCF)

The output of the 500 kHz MFINTOSC and 16 MHz HFINTOSC, with Phase-Locked Loop enabled, connect to a postscaler and multiplexer (see Figure 7-1). The Internal Oscillator Frequency Select bits (IRCF) of the OSCCON register select the frequency output of the internal oscillator. Depending upon the PLLEN bit, one of four frequencies of two frequency sets can be selected via software:

If PLLEN = 1, HFINTOSC frequency selection is as follows:

- 16 MHz
- 8 MHz (default after Reset)
- 4 MHz
- 2 MHz

If PLLEN = 0, MFINTOSC frequency selection is as follows:

- 500 kHz
- · 250 kHz (default after Reset)
- 125 kHz
- 62.5 kHz

Note:

Following any Reset, the IRCF<1:0> bits of the OSCCON register are set to '10' and the frequency selection is set to 8 MHz or 250 kHz. The user can modify the IRCF bits to select a different frequency.

There is no start-up delay before a new frequency selected in the IRCF bits takes effect. This is because the old and new frequencies are derived from INTOSC via the postscaler and multiplexer.

Start-up delay specifications are located in the Table 23-2 in Section 23.0 "Electrical Specifications".

7.3.3 INTERNAL OSCILLATOR STATUS BITS

The internal oscillator (500 kHz) is a factory-calibrated internal clock source. The frequency can be altered via software using the OSCTUNE register (Register 7-2).

The Internal Oscillator Status Locked bit (ICSL) of the OSCCON register indicates when the internal oscillator is running within 2% of its final value.

The Internal Oscillator Status Stable bit (ICSS) of the OSCCON register indicates when the internal oscillator is running within 0.5% of its final value.

7.4 Oscillator Control

The Oscillator Control (OSCCON) register (Figure 7-1) displays the status and allows frequency selection of the internal oscillator (INTOSC) system clock. The OSCCON register contains the following bits:

- Frequency selection bits (IRCF)
- · Status Locked bits (ICSL)
- Status Stable bits (ICSS)

REGISTER 7-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	U-0	R/W-1	R/W-0	R-q	R-q	U-0	U-0
_	_	IRCF1	IRCF0	ICSL	ICSS	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

q = Value depends on condition

bit 7-6 Unimplemented: Read as '0'

bit 5-4 IRCF<1:0>: Internal Oscillator Frequency Select bits

When PLLEN = 1 (16 MHz HFINTOSC)

11 = 16 MHz

10 = 8 MHz (default)

01 = 4 MHz

00 = 2 MHz

When PLLEN = 0 (500 kHz MFINTOSC)

11 = 500 kHz

10 = 250 kHz (default)

01 = 125 kHz

00 = 62.5 kHz

bit 3 ICSL: Internal Clock Oscillator Status Locked bit

1 = 16 MHz/500 kHz internal oscillator is at least 2% accurate

0 = 16 MHz/500 kHz internal oscillator not 2% accurate

bit 2 ICSS: Internal Clock Oscillator Status Stable bit

1 = 16 MHz/500 kHz internal oscillator is at least 0.5% accurate

0 = 16 MHz/500 kHz internal oscillator not 0.5% accurate

bit 1-0 **Unimplemented:** Read as '0'

7.5 Oscillator Tuning

The INTOSC is factory-calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 7-2).

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number.

When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

REGISTER 7-2: OSCTUNE: OSCILLATOR TUNING REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

```
bit 7-6
Unimplemented: Read as '0'
bit 5-0
TUN<5:0>: Frequency Tuning bits
01 1111 = Maximum frequency
01 1110 =

0 00001 =
00 0000 = Oscillator module is running at the factory-calibrated frequency.
11 1111 =
```

10 0000 = Minimum frequency

7.6 External Clock Modes

7.6.1 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the CLKIN input and the CLKOUT is available for general purpose I/O. Figure 7-2 shows the pin connections for EC mode.

FIGURE 7-2: EXTERNAL CLOCK (EC) MODE OPERATION




TABLE 7-1: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	_		IRCF1	IRCF0	ICSL	ICSS	_	_	64
OSCTUNE	_		TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	65

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by clock sources.

TABLE 7-2: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8	_	_	-	PLLEN		_	BOREN1	BOREN0	68
CONFIG	7:0		CP	MCLRE	PWRTE	WDTEN	_	FOSC1	FOSC0	00
CONFIG2	13:8		_	_	_	_	_	_	_	60
CONFIG2	7:0		_	_	_	_	_	WRT1	WRT0	69

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

8.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Word 1 and Configuration Word 2 registers, code protection and Device ID.

8.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 register at 2007h and Configuration Word 2 register at 2008h. These registers are only accessible during programming.

REGISTER 8-1: CONFIGURATION WORD 1

U-1	R/P-1	U-1	U-1	R/P-1	R/P-1
_	PLLEN	_	_	BOREN1	BOREN0
bit 13					bit 8

U-1	R/P-1	R/P-1	R/P-1	R/P-1	U-1	R/P-1	R/P-1
_	CP	MCLRE	PWRTE	WDTEN		FOSC1	FOSC0
bit 7							bit 0

Legend:	P = Programmable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 13 **Unimplemented:** Read as '1'

bit 12 PLLEN: INTOSC PLL Enable bit

0 = INTOSC frequency is up to 500 kHz (Max. MFINTOSC)1 = INTOSC frequency is up to 16 MHz (Max. HFINTOSC)

bit 11-10 Unimplemented: Read as '1'

bit 9-8 BOREN<1:0>: Brown-out Reset Enable bits⁽¹⁾

0x = Brown-out Reset disabled

10 = Brown-out Reset enabled during operation and disabled in Sleep

11 = Brown-out Reset enabled

bit 7 Unimplemented: Read as '1'

bit 6 **CP:** Flash Program Memory Code Protection bit

0 = Program Memory code protection is enabled1 = Program Memory code protection is disabled

bit 5 MCLRE: MCLR/VPP Pin Function Select bit

 $1 = \overline{MCLR}/VPP$ pin function is \overline{MCLR} ; Weak pull-up enabled.

0 = MCLR/VPP pin function is digital input; MCLR internally disabled; Weak pull-up disabled

bit 4 **PWRTE**: Power-up Timer Enable bit

0 = PWRT enabled1 = PWRT disabled

bit 3 WDTEN: Watchdog Timer Enable bit

0 = WDT disabled1 = WDT enabled

bit 2 Unimplemented: Read as '1'

bit 1-0 FOSC<1:0>: Oscillator Selection bits

11 = EC oscillator: CLKOUT function on CLKOUT pin, and CLKIN function on CLKIN pin

10 = EC oscillator: I/O function on CLKOUT pin, and CLKIN function on CLKIN pin

01 = INTOSC oscillator: CLKOUT function on CLKOUT pin, and I/O function on CLKIN pin

00 = INTOSCIO oscillator: I/O function on CLKOUT pin, and I/O function on CLKIN pin

Note 1: Fixed Voltage Reference is automatically enabled whenever the BOR is enabled.

REGISTER 8-2: CONFIGURATION WORD 2

U-1	U-1	U-1	U-1	U-1	U-1
_	_	_	_	_	_
bit 13					bit 8

U-1	U-1	U-1	Reserved	U-1	U-1	R/P-1	R/P-1
_	_	_	_	_	_	WRT1	WRT0
bit 7							bit 0

Legend:	P = Programmable bit	P = Programmable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 1-0 WRT<1:0>: Flash Memory Self-Write Protection bits

2 kW Flash memory: PIC16(L)F720:

11 = Write protection off

10 = 000h to 1FFh write-protected, 200h to 7FFh may be modified by PMCON1 control 01 = 000h to 3FFh write-protected, 400h to 7FFh may be modified by PMCON1 control 00 = 000h to 7FFh write-protected, no addresses may be modified by PMCON1 control

4 kW Flash memory: PIC16(L)F721:

11 = Write protection off

10 = 000h to 1FFh write-protected, 200h to FFFh may be modified by PMCON1 control 01 = 000h to 7FFh write-protected, 800h to FFFh may be modified by PMCON1 control

00 = 000h to FFFh write-protected, no addresses may be modified by PMCON1 control

8.2 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP $^{\text{TM}}$ for verification purposes.

Note: The entire Flash program memory will be erased when the code protection is turned off. See the "PIC16(L)F720/721 Flash Memory Programming Specification" (DS41409) for more information.

8.3 User ID

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify mode. Only the Least Significant 7 bits of the ID locations are reported when using MPLAB[®] X IDE. See the "PIC16(L)F720/721 Flash Memory Programming Specification" (DS41409) for more information.


9.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows the conversion of an analog input signal to a 8-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 8-bit binary result via successive approximation and stores the conversion result into the ADC result register (ADRES). Figure 9-1 shows the block diagram of the ADC.

The ADC voltage reference, FVREF, is an internally generated supply only.

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.

FIGURE 9-1: ADC BLOCK DIAGRAM



9.1 ADC Configuration

When configuring and using the ADC, the following functions must be considered:

- Port Configuration
- · Channel selection
- · ADC conversion clock source
- · Interrupt control

9.1.1 PORT CONFIGURATION

When converting analog signals, the I/O pin selected as the input channel should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to Section 6.0 "I/O Ports" for more information.

Note:

Analog voltages on any pin that is defined as a digital input may cause the input buffer to conduct excess current.

9.1.2 CHANNEL SELECTION

There are 14 channel selections available:

- AN<11:0> pins
- Temperature Indicator
- FVR (Fixed Voltage Reference) Output

Refer to Section 11.0 "Temperature Indicator Module" and Section 10.0 "Fixed Voltage Reference" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 9.2** "**ADC Operation**" for more information.

9.1.3 CONVERSION CLOCK

The source of the conversion clock is softwareselectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 8-bit conversion requires 10 TAD periods as shown in Figure 9-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in Section 23.0 "Electrical Specifications" for more information. Table 9-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.


TABLE 9-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock Period (TAD)		Device Frequency (Fosc)			
ADC Clock Source	ADCS<2:0>	16 MHz	8 MHz	4 MHz	1 MHz
Fosc/2	000	125 ns ⁽²⁾	250 ns ⁽²⁾	500 ns ⁽²⁾	2.0 μs
Fosc/4	100	250 ns ⁽²⁾	500 ns ⁽²⁾	1.0 μs	4.0 μs
Fosc/8	001	0.5 μs ⁽²⁾	1.0 μs	2.0 μs	8 μS ⁽⁵⁾
Fosc/16	101	1.0 μs	2.0 μs	4.0 μs	16.0 μs ⁽⁵⁾
Fosc/32	010	2.0 μs	4.0 μs	8 μS ⁽⁵⁾	32.0 μs ⁽³⁾
Fosc/64	110	4.0 μs	8 μS ⁽⁵⁾	16.0 μs ⁽⁵⁾	64.0 μs ⁽³⁾
FRC	x11	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)	1.0-6.0 μs ^(1,4)

Legend: Shaded cells are outside of the recommended range.

- **Note 1:** The FRC source has a typical TAD time of 1.6 μ s for VDD.
 - **2:** These values violate the minimum required TAD time.
 - 3: For faster conversion times, the selection of another clock source is recommended.
 - **4:** When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the conversion will be performed during Sleep.
 - 5: Recommended values for VDD \leq 2.0V and temperature -40°C to 85°C. The 16.0 μ s setting should be avoided for temperature > 85°C.

FIGURE 9-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



9.1.4 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

- **Note 1:** The ADIF bit is set at the completion of every conversion, regardless of whether or not the ADC interrupt is enabled.
 - **2:** The ADC operates during Sleep only when the FRC oscillator is selected.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

Please refer to **Section 9.1.4 "Interrupts"** for more information.

9.2 ADC Operation

9.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note: The GO/DONE bit should not be set in the same instruction that turns on the ADC. Refer to Section 9.2.6 "A/D Conversion Procedure".

9.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRES register with new conversion result

9.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRES register will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

9.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

9.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger of the CCP module allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to Section 15.0 "Capture/Compare/PWM (CCP) Module" for more information.

9.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
 - Disable pin output driver (Refer to the TRIS register)
 - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
 - Select ADC conversion clock
 - · Select ADC input channel
 - · Turn on ADC module
- 3. Configure ADC interrupt (optional):
 - Clear ADC interrupt flag
 - · Enable ADC interrupt
 - · Enable peripheral interrupt
 - Enable global interrupt⁽¹⁾

- 4. Wait the required acquisition time(2).
- 5. Start conversion by setting the GO/DONE bit.
- 6. Wait for ADC conversion to complete by one of the following:
 - Polling the GO/DONE bit
 - Waiting for the ADC interrupt (interrupts enabled)
- Read ADC Result.
- Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 9.3 "A/D Acquisition Requirements".

EXAMPLE 9-1: A/D CONVERSION

```
;This code block configures the ADC
;for polling, Vdd reference, Frc clock
; and ANO input.
; Conversion start & polling for completion
; are included.
BANKSEL
           ADCON1
MOVLW
           B'01110000'; ADC Frc clock,
                      ;VDD reference
MOVWF
           ADCON1
BANKSEL
           TRISA
           TRISA.0
BSF
                      ;Set RAO to input
BANKSEL
           ANSELA
BSF
           ANSELA.O
                      ;Set RAO to analog
BANKSEL
           ADCON0
M.TVOM
           B'00000001';AN0, On
MOVWF
           ADCON0
CALL
           SampleTime ; Acquisiton delay
           ADCON0,GO ;Start conversion
BSF
BTFSC
           ADCON0,GO ; Is conversion done?
COTO
           $-1
                      ;No, test again
BANKSEL
           ADRES
MOVE
           ADRES,W
                      ;Read result
MOVWF
           RESULT
                       ;store in GPR space
```

9.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

REGISTER 9-1: ADCONO: A/D CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared

x = Bit is unknown

bit 7-6 Unimplemented: Read as '0'

Legend:

bit 5-2 CHS<3:0>: Analog Channel Select bits

0000 = AN0

0001 = AN1

0010 = AN2

0011 = AN30100 = AN4

0101 = AN5

0110 = AN60111 = AN7

1000 = AN8

1001 = AN9

1010 = AN10

1011 = AN11

1110 = Temperature Indicator⁽¹⁾

1111 = Fixed Voltage Reference (FVREF)(2)

bit 1 GO/DONE: A/D Conversion Status bit

> 1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle. This bit is automatically cleared by hardware when the A/D conversion has completed.

0 = A/D conversion completed/not in progress

bit 0 ADON: ADC Enable bit

1 = ADC is enabled

0 = ADC is disabled and consumes no operating current

Note 1: See Section 11.0 "Temperature Indicator Module" for more information.

See Section 10.0 "Fixed Voltage Reference" for more information.

REGISTER 9-2: ADCON1: A/D CONTROL REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	ADCS2	ADCS1	ADCS0	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 Unimplemented: Read as '0'

bit 6-4 ADCS<2:0>: A/D Conversion Clock Select bits

000 = Fosc/2 001 = Fosc/8 010 = Fosc/32

011 = FRC (clock supplied from a dedicated RC oscillator)

100 = Fosc/4 101 = Fosc/16 110 = Fosc/64

111 = FRC (clock supplied from a dedicated RC oscillator)

bit 3-0 **Unimplemented:** Read as '0'

REGISTER 9-3: ADRES: ADC RESULT REGISTER

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 | ADRES1 | ADRES0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 ADRES<7:0>: ADC Result Register bits

8-bit conversion result.

9.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 9-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 9-3. The maximum recommended impedance for analog sources is 10 k Ω . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is

selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 9-1 may be used. This equation assumes that 1/2 LSb error is used (256 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution. It is noted that if the device is operated at or below 2.0V VDD with the FRC clock selected for the ADC and if the analog input changes by more than one or two LSBs from the previous conversion, then the use of at least 16 μs TACQ time is recommended.

EQUATION 9-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 50° C and external impedance of $10k\Omega 5.0V VDD$

$$TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$$

= $TAMP + TC + TCOFF$
= $2\mu s + TC + [(Temperature - 25°C)(0.05\mu s/°C)]$

Note: TCOFF is zero for temperatures below 25 degrees C.

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD}$$
 ;[1] VCHOLD charged to within 1/2 lsb

$$V_{APPLIED} \left(1 - e^{\frac{-Tc}{RC}} \right) = V_{CHOLD}$$
 ;[2] VCHOLD charge response to VAPPLIED

$$V_{APPLIED}\left(1-e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1-\frac{1}{(2^{n+1})-1}\right)$$
 ; combining [1] and [2]

Note: Where n = number of bits of the ADC.

Solving for TC:

$$TC = -C_{HOLD}(RIC + RSS + RS) \ln(1/511)$$

$$= -20pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.001957)$$

$$= 2.25\mu s$$

Therefore:

$$TACQ = 2\mu s + 2.25\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 5.5\mu s

- Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
 - 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
 - 3: The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.

FIGURE 9-3: ANALOG INPUT MODEL




FIGURE 9-4: ADC TRANSFER FUNCTION




TABLE 9-2: SUMMARY OF ASSOCIATED ADC REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/ DONE	ADON	75
ADCON1	_	ADCS2	ADCS1	ADCS0	_	_	_	_	76
ANSELA	_		ANSA5	ANSA4	1	ANSA2	ANSA1	ANSA0	44
ANSELB			ANSB5	ANSB4	1	_			53
ANSELC	ANSC7	ANSC6		_	ANSC3	ANSC2	ANSC1	ANSC0	58
ADRES				ADC Resu	lt Register				76
FVRCON	FVRRDY	FVREN	TSEN	TSRNG	_	_	ADFVR1	ADFVR0	81
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39
TRISA	_		TRISA5	TRISA4	_	TRISA2	TRISA1	TRISA0	43
TRISB	TRISB7	TRISB6	TRISB5	TRISB4		_		_	52
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

10.0 FIXED VOLTAGE REFERENCE

This device contains an internal voltage regulator. To provide a reference for the regulator, a fixed voltage reference is provided. This fixed voltage is also user accessible via an A/D converter channel.

User level fixed voltage functions are controlled by the FVRCON register, which is shown in Register 10-1.

FIGURE 10-1: VOLTAGE REFERENCE BLOCK DIAGRAM




TABLE 10-1: PERIPHERALS REQUIRING THE FIXED VOLTAGE REFERENCE (FVR)

Peripheral	Conditions	Description
HFINTOSC	FOSC = 1	EC on CLKIN pin.
	BOREN<1:0> = 11	BOR always enabled.
BOR	BOREN<1:0> = 10 and BORFS = 1	BOR disabled in Sleep mode, BOR Fast Start enabled.
	BOREN<1:0> = 01 and BORFS = 1	BOR under software control, BOR Fast Start enabled.
IVR	All PIC16F720/721 devices, when VREGPM1 = 1 and not in Sleep	The device runs off of the Power-Save mode regulator when in Sleep mode.

REGISTER 10-1: FVRCON: FIXED VOLTAGE REFERENCE REGISTER

R-q	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
FVRRDY	FVREN	TSEN	TSRNG	_	_	ADFVR1	ADFVR0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

q = Value depends on condition

bit 7 **FVRRDY**⁽¹⁾: Fixed Voltage Reference Ready Flag bit

0 = Fixed Voltage Reference output is not active or stable

1 = Fixed Voltage Reference output is ready for use

bit 6 **FVREN:** Fixed Voltage Reference Enable bit

0 = Fixed Voltage Reference is disabled

1 = Fixed Voltage Reference is enabled

bit 5 **TSEN:** Temperature Indicator Enable bit⁽³⁾

0 = Temperature indicator is disabled

1 = Temperature indicator is enabled

bit 4 **TSRNG:** Temperature Indicator Range Selection bit⁽³⁾

1 = Vout = VDD - 4VT (High Range)

0 = VOUT = VDD - 2VT (Low Range)

bit 3-2 Unimplemented: Read as '0'

bit 1-0 ADFVR<1:0>: A/D Converter Fixed Voltage Reference Selection bits

00 = A/D Converter Fixed Voltage Reference Peripheral output is off

01 = A/D Converter Fixed Voltage Reference Peripheral output is 1x (1.024V)

10 = A/D Converter Fixed Voltage Reference Peripheral output is 2x (2.048V)(2)

11 = A/D Converter Fixed Voltage Reference Peripheral output is 4x (4.096V)(2)

Note 1: FVRRDY is always '1' for the PIC16F720/721 devices.

2: Fixed Voltage Reference output cannot exceed VDD.

3: See Section 11.0 "Temperature Indicator Module" for additional information.

TABLE 10-2: SUMMARY OF ASSOCIATED FIXED VOLTAGE REFERENCE REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
FVRCON	FVRRDY	FVREN	TSEN	TSRNG	_	_	ADFVR1	ADFVR0	81

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for Fixed Voltage Reference.

11.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note *AN1333*, *Use and Calibration of the Internal Temperature Indicator* (DS00001333) for more details regarding the calibration process.

11.1 Circuit Operation

Figure 11-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 11-1 describes the output characteristics of the temperature indicator.

EQUATION 11-1: VOUT RANGES

High Range: VouT = VDD - 4VT

Low Range: Vout = VDD - 2VT


The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See Section 10.0 "Fixed Voltage Reference" for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for lowvoltage operation.

FIGURE 11-1: TEMPERATURE CIRCUIT DIAGRAM



11.2 Minimum Operating VDD vs. Minimum Sensing Temperature

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 11-1 shows the recommended minimum VDD vs. range setting.

TABLE 11-1: RECOMMENDED VDD VS. RANGE

	Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
Ī	3.6V	1.8V

11.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. Channel 14 is reserved for the temperature circuit output. Refer to Section 9.0 "Analog-to-Digital Converter (ADC) Module" for detailed information.

Note: Every time the ADC MUX is changed to the temperature indicator output selection (CHS bit in the ADCCON0 register), wait 500 us for the sampling capacitor to fully charge before sampling the temperature indicator output.

12.0 TIMERO MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (shared with Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- · Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 12-1 is a block diagram of the Timer0 module.

12.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

12.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-Bit Timer mode is selected by clearing the T0CS bit of the OPTION_REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

Note: The value written to the TMR0 register can be adjusted, in order to account for the two-instruction cycle delay when TMR0 is written.


12.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin.

8-Bit Counter mode using the T0CKI pin is selected by setting the T0CS bit in the OPTION_REG register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the T0SE bit in the OPTION_REG register.

FIGURE 12-1: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



12.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A single software programmable prescaler is available for use with either Timer0 or the Watchdog Timer (WDT), but not both simultaneously. The prescaler assignment is controlled by the PSA bit of the OPTION_REG register. To assign the prescaler to Timer0, the PSA bit must be cleared to a '0'.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be assigned to the WDT module.

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register will clear the prescaler.

Note:

When the prescaler is assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

12.1.4 TIMERO INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:

The Timer0 interrupt cannot wake the processor from Sleep since the timer is frozen during Sleep.

12.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in **Section 23.0 "Electrical Specifications"**.

12.2 Option Register

REGISTER 12-1: OPTION_REG: OPTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RABPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 RABPU: PORTA or PORTB Pull-up Enable bit

1 = PORTA or PORTB pull-ups are disabled

0 = PORTA or PORTB pull-ups are enabled by individual PORT latch values

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of INT pin0 = Interrupt on falling edge of INT pin

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on T0CKI pin

0 = Internal instruction cycle clock (Fosc/4)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin

bit 3 **PSA:** Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS<2:0>:** Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

TABLE 12-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMERO

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
OPTION_REG	RABPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	20
TMR0	Timer0 module Register						83		
TRISA	_	_	TRISA5	TRISA4	_	TRISA2	TRISA1	TRISA0	43

Legend: -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

13.0 TIMER1 MODULE WITH GATE **CONTROL**


The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- · Programmable internal or external clock source
- · 3-bit prescaler
- Synchronous or asynchronous operation
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- · Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with CCP)
- Selectable Gate Source Polarity

- · Gate Toggle Mode
- · Gate Single Pulse Mode
- · Gate Value Status
- · Gate Event Interrupt

Figure 13-1 is a block diagram of the Timer1 module.





13.1 **Timer1 Operation**

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 13-1 displays the Timer1 enable selections.

TABLE 13-1: TIMER1 ENABLE SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

13.2 **Clock Source Selection**

The TMR1CS<1:0> bits of the T1CON register are used to select the clock source for Timer1. Table 13-2 displays the clock source selections.

13.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

13.2.2 **EXTERNAL CLOCK SOURCE**

When the external clock source is selected, the Timer1 module may work as a timer or a counter. When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI.

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge after any one or
	more of the following conditions:
	•Timer1 enabled after POR Reset

- •Write to TMR1H or TMR1L
- •Timer1 is disabled
- •Timer1 is disabled (TMR1ON =0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is

TABLE 13-2: CLOCK SOURCE SELECTIONS

TMR1CS<1:0>	Clock Source
01	System Clock (Fosc)
00	Instruction Clock (Fosc/4)
10	External Clocking on T1CKI Pin
11	Reserved

13.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescaler counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

13.4 Timer1 Operation in Asynchronous Counter Mode

If the control bit \$\overline{T1SYNC}\$ of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 13.4.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

13.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

13.5 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 gate count enable.

Timer1 gate can also be driven by multiple selectable sources.

13.5.1 TIMER1 GATE COUNT ENABLE

The Timer1 gate is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 gate is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate $(\overline{T1G})$ input is active, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 gate input is inactive, no incrementing will occur and Timer1 will hold the current count. See Figure 13-3 for timing details.

TABLE 13-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
↑	0	0	Counts
1	0	1	Holds Count
1	1	0	Holds Count
↑	1	1	Counts

13.5.2 TIMER1 GATE SOURCE SELECTION

The Timer1 gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 13-4: TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source
0.0	Timer1 Gate Pin
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)
10	Timer2 match PR2 (TMR2 increments to match PR2)
11	Count Enabled by WDT Overflow (Watchdog Time-out interval expired)

13.5.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

13.5.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-tohigh pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

13.5.2.3 Timer2 Match Gate Operation

The TMR2 register will increment until it matches the value in the PR2 register. On the very next increment cycle, TMR2 will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

13.5.2.4 Watchdog Overflow Gate Operation

The Watchdog Timer oscillator, prescaler and counter will be automatically turned on when TMR1GE = 1 and T1GSS selects the WDT as a gate source for Timer1 (T1GSS = 11).

TMR1ON does not factor into the oscillator, prescaler and counter enable (see Table 13-5).

The PSA and PS bits of the OPTION_REG register still control what time-out interval is selected. Changing the prescaler during operation may result in a spurious capture.

Enabling the Watchdog Timer oscillator does not automatically enable a Watchdog Reset or Wake-up from Sleep upon counter overflow.

When using the WDT as a gate source for Timer1, operations that clear the Watchdog Timer (CLRWDT, SLEEP instructions) will affect the time interval being measured. This includes waking from Sleep. All other interrupts that might wake the device from Sleep should be disabled to prevent them from disturbing the measurement period.

As the gate signal coming from the WDT counter will generate different pulse widths depending on if the WDT is enabled, when the CLRWDT instruction is executed, and so on, Toggle mode must be used. A specific sequence is required to put the device into the correct state to capture the next WDT counter interval.

TABLE 13-5: WDT/TIMER1 GATE INTERACTION

WDTEN	TMR1GE = 1 and T1GSS = 11	WDT Oscillator Enable	WDT Reset	Wake-up	WDT Available for T1G Source
1	N	Y	Y	Y	N
1	Y	Y	Y	Y	Y
0	Y	Y	N	N	Y
0	N	N	N	N	N

13.5.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 13-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time							
	as changing the gate polarity may result in							
	indeterminate operation.							

13.5.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single-pulse gate event. Timer1 Gate Single Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software.

Clearing the T1GSPM bit of the T1GCON register will also clear the T1GGO/DONE bit. See Figure 13-5 for timing details.

Enabling the Toggle mode and the Single Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 13-6 for timing details.

13.5.5 TIMER1 GATE VALUE STATUS

When Timer1 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (the TMR1GE bit is cleared).

13.5.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

13.6 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, these bits must be set:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

13.7 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, the clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- · PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- TMR1GE bit of the T1GCON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine (0004h).

13.8 CCP Capture/Compare Time Base

The CCP module uses the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 15.0 "Capture/Compare/PWM (CCP) Module".

13.9 CCP Special Event Trigger

When the CCP is configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.


In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.

Timer1 should be synchronized to the Fosc/4 to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see **Section 9.2.5 "Special Event Trigger**".

FIGURE 13-2: TIMER1 INCREMENTING EDGE



Note 1: Arrows indicate counter increments.

2: In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock.

FIGURE 13-3: TIMER1 GATE COUNT ENABLE MODE







FIGURE 13-4: TIMER1 GATE TOGGLE MODE







13.10 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 13-1, is used to control Timer1 and select the various features of the Timer1 module.

REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	
TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	_	T1SYNC	_	TMR10N	
bit 7 bit 0								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 TMR1CS<1:0>: Timer1 Clock Source Select bits

11 = Reserved

10 = Timer1 clock source is pin or oscillator. External clock from T1CKI pin (on the rising edge)

01 = Timer1 clock source is system clock (Fosc)

00 = Timer1 clock source is instruction clock (Fosc/4)

bit 5-4 T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits

11 = 1:8 Prescale value

10 = 1:4 Prescale value

01 = 1:2 Prescale value

00 = 1:1 Prescale value

bit 3 **Unimplemented:** Read as '0'

bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit

TMR1CS<1:0> = 1X

1 = Do not synchronize external clock input

0 = Synchronize external clock input with system clock (Fosc)

 $\underline{\mathsf{TMR1CS}} < 1:0 > = \underline{\mathsf{0X}}$

This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = 1x.

bit 1 **Unimplemented:** Read as '0'

bit 0 TMR1ON: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1

Clears Timer1 gate flip-flop

13.11 Timer1 Gate Control Register

The Timer1 Gate Control register (T1GCON), shown in Register 13-2, is used to control Timer1 gate.

REGISTER 13-2: T1GCON: TIMER1 GATE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-x	R/W-0	R/W-0
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 TMR1GE: Timer1 Gate Enable bit

 $\frac{\text{If TMR1ON} = 0}{\text{This bit is ignored}}$ $\frac{\text{If TMR1ON} = 1}{\text{If TMR1ON}}$

1 = Timer1 counting is controlled by the Timer1 gate function

0 = Timer1 counts regardless of Timer1 gate function

bit 6 T1GPOL: Timer1 Gate Polarity bit

1 = Timer1 gate is active-high (Timer1 counts when gate is high)

0 = Timer1 gate is active-low (Timer1 counts when gate is low)

bit 5 **T1GTM:** Timer1 Gate Toggle mode bit

1 = Timer1 Gate Toggle mode is enabled.

0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared

Timer1 gate flip-flop toggles on every rising edge.

bit 4 T1GSPM: Timer1 Gate Single Pulse mode bit

1 = Timer1 Gate Single Pulse mode is enabled and is controlling Timer1 gate

0 = Timer1 Gate Single Pulse mode is disabled

bit 3 T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit

1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge

0 = Timer1 gate single-pulse acquisition has completed or has not been started

This bit is automatically cleared when T1GSPM is cleared.

bit 2 T1GVAL: Timer1 Gate Current State bit

Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L.

Unaffected by Timer1 Gate Enable (TMR1GE).

bit 1-0 T1GSS<1:0>: Timer1 Gate Source Select bits

00 = Timer1 gate pin

01 = Timer0 overflow output

10 = TMR2 match PR2 output

11 = Watchdog Timer scaler overflow

Watchdog Timer oscillator is turned on if TMR1GE = 1, regardless of the state of TMR1ON

TABLE 13-6: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	_	_	ANSB5	ANSB4	_	_	_	_	53
CCP1CON	1	_	DC1	B1	CCP1M3	CCP1M2	CCP1M1	CCP1M0	100
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39
PORTB	RB7	RB6	RB5	RB4	_	_	_	_	52
TMR1H	Ho	olding Regist	er for the Mo	st Significar	nt Byte of th	ne 16-bit TN	/IR1 Registo	er	91
TMR1L	Но	Iding Registe	er for the Lea	ast Significa	nt Byte of tl	ne 16-bit TI	√R1 Regist	er	91
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_		_	52
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	_	T1SYNC	_	TMR10N	95
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0	96

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

14.0 TIMER2 MODULE

The Timer2 module is an 8-bit timer with the following features:

- 8-bit timer register (TMR2)
- 8-bit period register (PR2)
- Interrupt on TMR2 match with PR2
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)

See Figure 14-1 for a block diagram of Timer2.

14.1 Timer2 Operation

The clock input to the Timer2 module is the system instruction clock (Fosc/4). The clock is fed into the Timer2 prescaler, which has prescale options of 1:1, 1:4 or 1:16. The output of the prescaler is then used to increment the TMR2 register.

The values of TMR2 and PR2 are constantly compared to determine when they match. TMR2 will increment from 00h until it matches the value in PR2. When a match occurs, two things happen:

- TMR2 is reset to 00h on the next increment cycle.
- The Timer2 postscaler is incremented.

The match output of the Timer2/PR2 comparator is then fed into the Timer2 postscaler. The postscaler has postscale options of 1:1 to 1:16 inclusive. The output of the Timer2 postscaler is used to set the TMR2IF interrupt flag bit in the PIR1 register.

The TMR2 and PR2 registers are both fully readable and writable. On any Reset, the TMR2 register is set to 00h and the PR2 register is set to FFh.


Timer2 is turned on by setting the TMR2ON bit in the T2CON register to '1'. Timer2 is turned off by clearing the TMR2ON bit to '0'.

The Timer2 prescaler is controlled by the T2CKPS bits in the T2CON register. The Timer2 postscaler is controlled by the TOUTPS bits in the T2CON register. The prescaler and postscaler counters are cleared when:

- A write to TMR2 occurs.
- · A write to T2CON occurs.
- Any device Reset occurs (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset).

Note: TMR2 is not cleared when T2CON is written.

FIGURE 14-1: TIMER2 BLOCK DIAGRAM



14.2 Timer2 Control Register

REGISTER 14-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 **Unimplemented:** Read as '0'

bit 6-3 TOUTPS<3:0>: Timer2 Output Postscaler Select bits

0000 = 1:1 Postscaler

0001 = 1:2 Postscaler

0010 = 1:3 Postscaler

0011 = 1:4 Postscaler

0100 = 1:5 Postscaler

0101 = 1:6 Postscaler

0110 = 1:7 Postscaler

0111 = 1:8 Postscaler 1000 = 1:9 Postscaler

1000 = 1:01 00:000:01

1001 = 1:10 Postscaler

1010 = 1:11 Postscaler

1011 = 1:12 Postscaler 1100 = 1:13 Postscaler

1101 = 1:14 Postscaler

1110 = 1:15 Postscaler

1111 = 1:16 Postscaler

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is On

0 = Timer2 is Off

bit 1-0 T2CKPS<1:0>: Timer2 Clock Prescale Select bits

00 = Prescaler is 1

01 = Prescaler is 4

1x = Prescaler is 16

TABLE 14-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39
PR2	Timer2 module Period Register								98
TMR2	Timer2 module Register								98
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	99

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for Timer2 module.

15.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate a Pulse-Width Modulated signal of varying frequency and duty cycle.

The timer resources used by the module are shown in Table 15-1.

Additional information on CCP modules is available in the Application Note AN594, "Using the CCP Modules" (DS00594).

TABLE 15-1: CCP MODE – TIMER RESOURCES REQUIRED

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

REGISTER 15-1: CCP1CON: CCP1 CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	DC1	B1	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 DC1:B1: PWM Duty Cycle Least Significant bits

Capture mode:

Unused

Compare mode:

Unused PWM mode:

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.

bit 3-0 CCP1M<3:0>: CCP mode Select bits

0000 = Capture/Compare/PWM off (resets CCP module)

0001 = Unused (reserved)

0010 = Compare mode, toggle output on match (CCP1IF bit of the PIRx register is set)

0011 = Unused (reserved)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCP1IF bit of the PIR1 register is set)

L001 = Compare mode, clear output on match (CCP1IF bit of the PIR1 register is set)

1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set of the PIRx register, CCP1 pin is unaffected)

1011 = Compare mode, trigger special event (CCP1IF bit of the PIR1register is set, TMR1 is reset and A/D conversion is started if the ADC module is enabled. CCP1 pin is unaffected.)

11xx = PWM mode.

15.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin CCP1. An event is defined as one of the following and is configured by the CCP1M<3:0> bits of the CCP1CON register:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge


When a capture is made, the Interrupt Request Flag bit CCP1IF of the PIR1 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPR1H, CCPR1L register pair is read, the old captured value is overwritten by the new captured value (refer to Figure 15-1).

15.1.1 CCP1 PIN CONFIGURATION

In Capture mode, the CCP1 pin should be configured as an input by setting the associated TRIS control bit.

Note: If the CCP1 pin is configured as an output, a write to the port can cause a CAPTURE condition.

FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



15.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode or when Timer1 is clocked at Fosc, the capture operation may not work.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Capture mode. In order for Capture mode to recognize the trigger event on the CCP1 pin, Timer1 must be clocked from the Instruction Clock (Fosc/4) or from an external clock source.

15.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP1IE interrupt enable bit of the PIE1 register clear to avoid false interrupts. Additionally, the user should clear the CCP1IF interrupt flag bit of the PIR1 register following any change in Operating mode.

15.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCP1M<3:0> bits of the CCP1CON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCP1CON register before changing the prescaler (refer to Example 15-1).

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCP1CON	;Set Bank bits to point
		;to CCP1CON
CLRF	CCP1CON	Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		; the new prescaler
		; move value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		; value

15.1.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (Fosc/4), or by an external clock source.

If Timer1 is clocked by Fosc/4, then Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

If Timer1 is clocked by an external clock source, then Capture mode will operate as defined in **Section 15.1** "Capture Mode".

TABLE 15-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	_	_	ANSB5	ANSB4	_	_	_	_	53
CCP1CON	_	_	DC1	B1	CCP1M3	CCP1M2	CCP1M1	CCP1M0	100
CCPR1L	Capture/Compare/PWM Register Low Byte								
CCPR1H		Capture/Compare/PWM Register High Byte							_
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	_	T1SYNC	_	TMR10N	95
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0	96
TMR1L	Н	olding Registe	er for the Lea	ast Significar	nt Byte of th	ne 16-bit TN	/IR1 Regist	er	91
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								
TRISB	TRISB7	TRISB6	TRISB5	TRISB4					52
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the capture.

15.2 Compare Mode


In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the CCP1 module may:

- Toggle the CCP1 output
- · Set the CCP1 output
- · Clear the CCP1 output
- Generate a Special Event Trigger
- · Generate a Software Interrupt

The action on the pin is based on the value of the CCP1M<3:0> control bits of the CCP1CON register.

All Compare modes can generate an interrupt.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



15.2.1 CCP1 PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the associated TRIS bit.

Note: Clearing the CCP1CON register will force the CCP1 compare output latch to the default low level. This is not the PORT I/O data latch.

15.2.2 TIMER1 MODE SELECTION

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. For the Compare operation of the TMR1 register to the CCPR1 register to occur, Timer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

15.2.3 SOFTWARE INTERRUPT MODE

When Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the CCP1IF bit in the PIR1 register is set and the CCP1 module does not assert control of the CCP1 pin (refer to the CCP1CON register).

15.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCP1M<3:0> = 1011), the CCP1 module does the following:

Resets Timer1

Note:

Starts an ADC conversion if ADC is enabled

The CCP1 module does not assert control of the CCP1 pin in this mode (refer to the CCP1CON register).

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPR1H, CCPR1L register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. This allows the CCPR1H, CCPR1L register pair to effectively provide a 16-bit programmable period register for Timer1.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
 - 2: Removing the match condition by changing the contents of the CCPR1H and CCPR1L register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

15.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

TABLE 15-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/ DONE	ADON	75	
ANSELB	_	_	ANSB5	ANSB4	_	_	_	_	53	
CCP1CON	_	_	DC1	B1	CCP1M3	CCP1M2	CCP1M1	CCP1M0	100	
CCPR1L		Capture/Compare/PWM Register Low Byte								
CCPR1H	Capture/Compare/PWM Register High Byte								_	
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39	
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	_	T1SYNC	_	TMR10N	95	
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0	96	
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register									
TMR1H	Но	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								
TRISB	TRISB7	TRISB6	TRISB5	TRISB4		_	_	_	52	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58	

Legend: - = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the compare.

15.3 PWM Mode

The PWM mode generates a Pulse-Width Modulated signal on the CCP1 pin. The duty cycle, period and resolution are determined by the following registers:

- PR2
- T2CON
- CCPR1L
- CCP1CON


In Pulse-Width Modulation (PWM) mode, the CCP module produces up to a 10-bit resolution PWM output on the CCP1 pin.

Figure 15-3 shows a simplified block diagram of PWM operation.

Figure 15-4 shows a typical waveform of the PWM signal.


For a step-by-step procedure on how to set up the CCP module for PWM operation, refer to **Section 15.3.8** "**Setup for PWM Operation**".

FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



The PWM output (Figure 15-4) has a time base (period) and a time that the output stays high (duty cycle).

FIGURE 15-4: CCP PWM OUTPUT



15.3.1 CCPx PIN CONFIGURATION

In PWM mode, the CCP1 pin is multiplexed with the PORT data latch. The user must configure the CCP1 pin as an output by clearing the associated TRIS bit.

Note: Clearing the CCP1CON register will relinquish CCP1 control of the CCP1 pin.

15.3.2 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 15-1.

EQUATION 15-1: PWM PERIOD

$$PWM \ Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$$

$$(TMR2 \ Prescale \ Value)$$

Note: Tosc = 1/Fosc

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The CCP1 pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPR1L into CCPR1H.

Note: The Timer2 postscaler (refer to Section 14.1 "Timer2 Operation") is not used in the determination of the PWM frequency.

15.3.3 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPR1L register and DC1 and B1 bits of the CCP1CON register. The CCPR1L contains the eight MSbs and the DC1 and B1 bits of the CCP1CON register contain the two LSbs. CCPR1L and DC1 and B1 bits of the CCP1CON register can be written to at any time. The duty cycle value is not latched into CCPR1H until after the period completes (i.e., a match between PR2 and TMR2 registers occurs). While using the PWM, the CCPR1H register is read-only.

Equation 15-2 is used to calculate the PWM pulse width.

Equation 15-3 is used to calculate the PWM duty cycle ratio.

EQUATION 15-2: PULSE WIDTH

$$\label{eq:pulse Width} \textit{Pulse Width} \; = \; (\textit{CCPR1L:CCP1CON} {<} 5{:} 4{>}) \; \bullet \\ \textit{TOSC} \; \; \bullet \; \; (\textit{TMR2 Prescale Value})$$

Note: Tosc = 1/Fosc

EQUATION 15-3: DUTY CYCLE RATIO

$$Duty\ Cycle\ Ratio\ =\ \frac{(CCPR1L:CCP1CON<5:4>)}{4(PR2+I)}$$

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (Fosc), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPR1H and 2-bit latch, then the CCP1 pin is cleared (refer to Figure 15-3).

15.3.4 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 15-4.

EQUATION 15-4: PWM RESOLUTION

Resolution =
$$\frac{log[4(PR2 + 1)]}{log(2)}$$
 bits

Note: If the pulse-width value is greater than the period the assigned PWM pin(s) will remain unchanged.

TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 16 MHz)

PWM Frequency	977 Hz	3.91 kHz	15.625 kHz	62.50 kHz	125.0 kHz	250.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x0F
Maximum Resolution (bits)	10	10	10	8	7	6

TABLE 15-5: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz 4.90 kHz 19		19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

15.3.5 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the CCP1 pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

15.3.6 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency (Fosc). Any changes in the system clock frequency will result in changes to the PWM frequency. Refer to Section 7.0 "Oscillator Module" for additional details.

15.3.7 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

15.3.8 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Disable the PWM pin (CCP1) output driver(s) by setting the associated TRIS bit(s).
- 2. Load the PR2 register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCP1CON register with the appropriate values.

- Load the CCPR1L register and the DCxBx bits of the CCP1CON register, with the PWM duty cycle value.
- 5. Configure and start Timer2:
 - Clear the TMR2IF interrupt flag bit of the PIR1 register. See Note below.
 - Configure the T2CKPS bits of the T2CON register with the Timer2 prescale value.
 - Enable Timer2 by setting the TMR2ON bit of the T2CON register.
- 6. Enable PWM output pin:
 - Wait until Timer2 overflows, TMR2IF bit of the PIR1 register is set. See Note below.
 - Enable the PWM pin (CCP1) output driver(s) by clearing the associated TRIS bit(s).

Note: In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

TABLE 15-6: SUMMARY OF REGISTERS ASSOCIATED WITH PWM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	_	_	ANSB5	ANSB4	_	_	_	_	53
CCP1CON	_	1	DC1	B1	CCP1M3	CCP1M2	CCP1M1	CCP1M0	100
CCPR1L	Capture/Compare/PWM Register Low Byte								_
CCPR1H	Capture/Compare/PWM Register High Byte								_
PR2	Timer2 module Period Register								98
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	99
TMR2	Timer2 module Register								98
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	52
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58

Legend: – = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the PWM.

16.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (AUSART)

The Addressable Universal Synchronous Asynchronous Receiver Transmitter (AUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The AUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The AUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- · One-character output buffer
- · Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- · Half-duplex synchronous master
- · Half-duplex synchronous slave
- · Sleep operation

Block diagrams of the AUSART transmitter and receiver are shown in Figure 16-1 and Figure 16-2.

FIGURE 16-1: AUSART TRANSMIT BLOCK DIAGRAM





FIGURE 16-2: AUSART RECEIVE BLOCK DIAGRAM



The operation of the AUSART module is controlled through two registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)

These registers are detailed in Register 16-1 and Register 16-2, respectively.

16.1 AUSART Asynchronous Mode

The AUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH Mark state which represents a '1' data bit, and a Vol Space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the Mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(baud rate). An on-chip dedicated 8-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. Refer to Table 16-5 for examples of baud rate Configurations.

The AUSART transmits and receives the LSb first. The AUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

16.1.1 AUSART ASYNCHRONOUS TRANSMITTER

The AUSART transmitter block diagram is shown in Figure 16-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

16.1.1.1 Enabling the Transmitter

The AUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other AUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the AUSART. Clearing the SYNC bit of the TXSTA register configures the AUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the AUSART and automatically configures the TX/CK I/O pin as an output.

- Note 1: When the SPEN bit is set the RX/DT I/O pin is automatically configured as an input, regardless of the state of the corresponding TRIS bit and whether or not the AUSART receiver is enabled. The RX/DT pin data can be read via a normal PORT read but PORT latch data output is precluded.
 - 2: The TXIF transmitter interrupt flag is set when the TXEN enable bit is set.

16.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one Tcy immediately following the Stop bit transmission. The transmission of the Start bit, data bits and Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

16.1.1.3 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the AUSART transmitter is enabled and no character is being held for transmission in TXREG. In other words, the TXIF bit is only clear when TSR is busy with a character and a new character has been queued for transmission in TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever TXREG is empty, regardless of the state of the TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to TXREG.

16.1.1.4 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note: The TSR register is not mapped in data memory, so it is not available to the user.

16.1.1.5 Transmitting 9-bit Characters


The AUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the AUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. Refer to **Section 16.1.2.7 "Address Detection"** for more information on the Address mode.

16.1.1.6 Asynchronous Transmission Setup:

- Initialize the SPBRG register and the BRGH bit to achieve the desired baud rate (Refer to Section 16.2 "AUSART Baud Rate Generator (BRG)").
- Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- Load 8-bit data into the TXREG register. This will start the transmission.








TABLE 16-1: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	118
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	119
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58
TXREG			_						
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	117

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for asynchronous transmission.

16.1.2 AUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 16-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the AUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

16.1.2.1 Enabling the Receiver

The AUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other AUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the AUSART. Clearing the SYNC bit of the TXSTA register configures the AUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the AUSART and automatically configures the RX/DT I/O pin as an input.

Note: When the SPEN bit is set, the TX/CK I/O pin is automatically configured as an output, regardless of the state of the corresponding TRIS bit and whether or not the AUSART transmitter is enabled. The PORT latch is disconnected from the output driver so it is not possible to use the TX/CK pin as a general purpose output.

16.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero, then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full-bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always '1'. If the data recovery circuit samples a '0' in the Stop bit position, then a framing error is set for this character, otherwise the framing error is cleared for this character. Refer to Section 16.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the AUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:

If the receive FIFO is overrun, no additional characters will be received until the overrun condition is cleared. Refer to Section 16.1.2.5 "Receive Overrun Error" for more information on overrun errors.

16.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the AUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE interrupt enable bit of the PIE1 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCIF interrupt flag bit of the PIR1 register will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

16.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the AUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:

If all receive characters in the receive FIFO have framing errors, repeated reads of the RCREG will not clear the FERR bit.

16.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by setting the AUSART by clearing the SPEN bit of the RCSTA register.

16.1.2.6 Receiving 9-bit Characters

The AUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set, the AUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCRFG.

16.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit of the PIR1 register. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

16.1.2.8 Asynchronous Reception Setup:

- Initialize the SPBRG register and the BRGH bit to achieve the desired baud rate (refer to Section 16.2 "AUSART Baud Rate Generator (BRG)").
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit of the PIR1 register will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE bit of the PIE1 register was also set.
- Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 8. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

16.1.2.9 9-bit Address Detection Mode Setup

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRG register and the BRGH bit to achieve the desired baud rate (refer to Section 16.2 "AUSART Baud Rate Generator (BRG)").
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. Enable 9-bit reception by setting the RX9 bit.
- Enable address detection by setting the ADDEN bit
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit of the PIR1 register will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit of the PIE1 register was also set.
- 8. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.

FIGURE 16-5: ASYNCHRONOUS RECEPTION




TABLE 16-2: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39
RCREG			AUSA	ART Receiv	e Data Reg	ister			115
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	118
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	119
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	117

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for asynchronous reception.

REGISTER 16-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	_	BRGH	TRMT	TX9D
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Don't care

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6 **TX9:** 9-bit Transmit Enable bit

1 = Selects 9-bit transmission0 = Selects 8-bit transmission

bit 5 **TXEN:** Transmit Enable bit⁽¹⁾

1 = Transmit enabled0 = Transmit disabled

bit 4 SYNC: AUSART mode Select bit

1 = Synchronous mode0 = Asynchronous mode

bit 3 **Unimplemented:** Read as '0'

bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode:

1 = High speed 0 = Low speed Synchronous mode: Unused in this mode

bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty 0 = TSR full

bit 0 **TX9D:** Ninth bit of Transmit Data

Can be address/data bit or a parity bit.

Note 1: SREN/CREN overrides TXEN in Synchronous mode.

REGISTER 16-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 SPEN: Serial Port Enable bit⁽¹⁾

1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)

0 = Serial port disabled (held in Reset)

bit 6 **RX9:** 9-bit Receive Enable bit

1 = Selects 9-bit reception0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode:

Don't care

Synchronous mode – Master:

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave:

Don't care

bit 4 CREN: Continuous Receive Enable bit

Asynchronous mode:

1 = Enables receiver

0 = Disables receiver

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 ADDEN: Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set

0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit

Asynchronous mode 8-bit (RX9 = 0):

Don't care

Synchronous mode:

Must be set to '0'

bit 2 **FERR:** Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1 **OERR:** Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 RX9D: Ninth bit of Received Data

This can be address/data bit or a parity bit and must be calculated by user firmware.

Note 1: The AUSART module automatically changes the pin from tri-state to drive as needed. Configure TRISx = 1.

16.2 AUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit timer that is dedicated to the support of both the asynchronous and synchronous AUSART operation.

The SPBRG register determines the period of the free running baud rate timer. In Asynchronous mode, the multiplier of the baud rate period is determined by the BRGH bit of the TXSTA register. In Synchronous mode, the BRGH bit is ignored.

Table 16-3 contains the formulas for determining the baud rate. Example 16-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various Asynchronous modes have been computed for your convenience and are shown in Table 16-5. It may be advantageous to use the high baud rate (BRGH = 1), to reduce the baud rate error.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

EXAMPLE 16-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, and Asynchronous mode with SYNC = 0 and BRGH = 0 (as seen in Table 16-5):

Desired Baud Rate =
$$\frac{FOSC}{64(SPBRG + 1)}$$

Solving for SPBRG:

$$SPBRG = \left(\frac{Fosc}{64(Desired\ Baud\ Rate)}\right) - I$$
$$= \left(\frac{16000000}{64(9600)}\right) - I$$

$$= [25.042] = 25$$

$$Actual Baud Rate = \frac{16000000}{64(25+1)}$$

%
$$Error = \left(\frac{Actual\ Baud\ Rate - Desired\ Baud\ Rate}{Desired\ Baud\ Rate}\right)100$$

$$= \left(\frac{9615 - 9600}{9600}\right)100 = 0.16\%$$

TABLE 16-3: BAUD RATE FORMULAS

Configu	ration Bits	AUGART Mada	Baud Rate Formula		
SYNC	BRGH	AUSART Mode	Daud Nate Formula		
0	0	Asynchronous	Fosc/[64 (n+1)]		
0	1	Asynchronous	Fosc/[16 (n+1)]		
1	х	Synchronous	Fosc/[4 (n+1)]		

Legend: x = Don't care, n = value of SPBRG register

TABLE 16-4: REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	118
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	119
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	117

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for the Baud Rate Generator.

TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODES

						SYNC = 0,	BRGH = 0)				
BAUD	Fosc	= 16.000	00 MHz	Fosc	= 11.059	92 MHz	Fos	c = 8.000) MHz	Fosc = 4.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	_	_	_	_	_	_	300	0.16	207
1200	1201	0.08	207	1200	0.00	143	1202	0.16	103	1202	0.16	51
2400	2403	0.16	103	2400	0.00	71	2404	0.16	51	2404	0.16	25
9600	9615	0.16	25	9600	0.00	17	9615	0.16	12	_	_	_
10417	10416	-0.01	23	10165	-2.42	16	10417	0.00	11	10417	0.00	5
19.2k	19.23k	0.16	12	19.20k	0.00	8	_	_	_	_	_	_
57.6k	_	_	_	57.60k	0.00	2	_	_	_	_	_	_
115.2k	_	_	_	_	_	_	_	_	_	_	_	_

			SYNC = 0,	BRGH =	0	
BAUD	Fosc	= 3.686	4 MHz	Fos	c = 1.000) MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300	0.00	191	300	0.16	51
1200	1200	0.00	47	1202	0.16	12
2400	2400	0.00	23	_	_	_
9600	9600	0.00	5	_	_	_
10417	_	_	_	_	_	_
19.2k	19.20k	0.00	2	_	_	_
57.6k	57.60k	0.00	0	_	_	_
115.2k	_	_	_	_	_	_

TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

						SYNC = 0,	BRGH = 1	L					
BAUD	Fosc	= 16.000	00 MHz	Fosc = 11.0592 MHz			Fos	c = 8.000) MHz	Fos	Fosc = 4.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	_	_	_	_	_	_	_	_	_	_	_	_	
1200	_	_	_	_	_	_	_	_	_	1202	0.16	207	
2400	_	_	_	_	_	_	2404	0.16	207	2404	0.16	103	
9600	9615	0.16	103	9600	0.00	71	9615	0.16	51	9615	0.16	25	
10417	10417	0.00	95	10473	0.53	65	10417	0.00	47	10417	0.00	23	
19.2k	19.23k	0.16	51	19.20k	0.00	35	19231	0.16	25	19.23k	0.16	12	
57.6k	58.8k	2.12	16	57.60k	0.00	11	55556	-3.55	8	_		_	
115.2k	_	_	_	115.2k	0.00	5	_	_	_	_	_	_	

			SYNC = 0,	BRGH = :	1	
BAUD	Fosc	= 3.686	4 MHz	Fos	c = 1.000) MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	300	0.16	207
1200	1200	0.00	191	1202	0.16	51
2400	2400	0.00	95	2404	0.16	25
9600	9600	0.00	23	_	_	_
10417	10473	0.53	21	10417	0.00	5
19.2k	19.2k	0.00	11	_	_	_
57.6k	57.60k	0.00	3	_	_	_
115.2k	115.2k	0.00	1	_	_	_

16.3 AUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The AUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

16.3.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the AUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the AUSART.

16.3.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the AUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

16.3.1.2 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the AUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character, the new character data is held in TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note: The TSR register is not mapped in data memory, so it is not available to the user.

16.3.1.3 Synchronous Master Transmission Setup:

- Initialize the SPBRG register and the BRGH bit to achieve the desired baud rate (refer to Section 16.2 "AUSART Baud Rate Generator (BRG)").
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- Start transmission by loading data to the TXREG register.

FIGURE 16-6: SYNCHRONOUS TRANSMISSION




FIGURE 16-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)




TABLE 16-6: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	118
SPBRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	119
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58
TXREG			_						
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	117

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous master transmission.

16.3.1.4 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the AUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit of the PIR1 register is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

16.3.1.5 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

16.3.1.6 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register.

16.3.1.7 Receiving 9-bit Characters

The AUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set, the AUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

Address detection in Synchronous modes is not supported, therefore the ADDEN bit of the RCSTA register must be cleared.

16.3.1.8 Synchronous Master Reception Setup

- Initialize the SPBRG register for the appropriate baud rate. Set or clear the BRGH bit, as required, to achieve the desired baud rate.
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. Verify address detection is disabled by clearing the ADDEN bit of the RCSTA register.
- Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- Interrupt flag bit RCIF of the PIR1 register will be set when reception of a character is complete.
 An interrupt will be generated if the RCIE interrupt enable bit of the PIE1 register was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit, which resets the AUSART.






TABLE 16-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39
RCREG			AUSA	RT Receiv	e Data Reg	ister			115
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	118
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	117

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous master reception.

16.3.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the AUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the AUSART.

16.3.2.1 AUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (refer to Section 16.3.1.2 "Synchronous Master Transmission"), except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.

16.3.2.2 Synchronous Slave Transmission Setup

- Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the CREN and SREN bits.
- If using interrupts, ensure that the GIE and PEIE bits of the INTCON register are set and set the TXIE bit.
- 4. If 9-bit transmission is desired, set the TX9 bit.
- 5. Enable transmission by setting the TXEN bit.
- 6. Verify address detection is disabled by clearing the ADDEN bit of the RCSTA register.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREG register.

TABLE 16-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	118
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58
TXREG	AUSART Transmit Data Register								_
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	117

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous slave transmission

16.3.2.3 AUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 16.3.1.4 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE interrupt enable bit of the PIE1 register is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

16.3.2.4 Synchronous Slave Reception Setup

- Set the SYNC and SPEN bits and clear the CSRC bit.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 3. If 9-bit reception is desired, set the RX9 bit.
- 4. Verify address detection is disabled by clearing the ADDEN bit of the RCSTA register.
- 5. Set the CREN bit to enable reception.
- The RCIF bit of the PIR1 register will be set when reception is complete. An interrupt will be generated if the RCIE bit of the PIE1 register was set.
- If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register.

TABLE 16-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39
RCREG	AUSART Receive Data Register							115	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	118
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	117

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for synchronous slave reception.

16.4 AUSART Operation During Sleep

The AUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

16.4.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for synchronous slave reception (refer to Section 16.3.2.4 "Synchronous Slave Reception Setup").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the GIE, Global Interrupt Enable bit of the INTCON register is also set, then the Interrupt Service Routine at address 0004h will be called.

16.4.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for synchronous slave transmission (refer to Section 16.3.2.2 "Synchronous Slave Transmission Setup").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.

Upon entering Sleep mode, the device will be ready to accept clocks on the TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the GIE, Global Interrupt Enable bit is also set then the Interrupt Service Routine at address 0004h will be called.

17.0 SSP MODULE OVERVIEW

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripherals or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- · Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

17.1 SPI Mode

The SPI mode allows eight bits of data to be synchronously transmitted and received, simultaneously. The SSP module can be operated in one of two SPI modes:

- · Master mode
- · Slave mode

SPI is a full-duplex protocol, with all communication being bidirectional and initiated by a master device. All clocking is provided by the master device and all bits are transmitted, MSb first. Care must be taken to ensure that all devices on the SPI bus are setup to allow all controllers to send and receive data at the same time.

A typical SPI connection between microcontroller devices is shown in Figure 17-1. Addressing of more than one slave device is accomplished via multiple hardware slave select lines. External hardware and additional I/O pins must be used to support multiple slave select addressing. This prevents extra overhead in software for communication.

For SPI communication, typically three pins are used:

- Serial Data Out (SDO)
- · Serial Data In (SDI)
- · Serial Clock (SCK)

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS)

FIGURE 17-1: TYPICAL SPI MASTER/SLAVE CONNECTION





FIGURE 17-2: SPI MODE BLOCK DIAGRAM



17.1.1 MASTER MODE

In Master mode, data transfer can be initiated at any time because the master controls the SCK line. Master mode determines when the slave (Figure 17-1, Processor 2) transmits data via control of the SCK line.

17.1.1.1 Master Mode Operation

The SSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR register shifts the data in and out of the device, MSb first. The SSPBUF register holds the data that is written out of the master until the received data is ready. Once the eight bits of data have been received, the byte is moved to the SSPBUF register. The Buffer Full Status bit, BF of the SSPSTAT register, and the SSP Interrupt Flag bit, SSPIF of the PIR1 register, are then set.

Any write to the SSPBUF register during transmission/ reception of data will be ignored and the Write Collision Detect bit, WCOL of the SSPCON register, will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data is written to the SSPBUF. The BF bit of the SSPSTAT register is set when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. The SSP interrupt may be used to determine when the transmission/reception is complete and the SSPBUF must be read and/or written. If interrupts are not used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

Note: The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register.

17.1.1.2 Enabling Master I/O

To enable the serial port, the SSPEN bit of the SSPCON register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON register and then set the SSPEN bit. If a Master mode of operation is selected in the SSPM bits of the SSPCON register, the SDI, SDO and SCK pins will be assigned as serial port pins.

For these pins to function as serial port pins, they must have their corresponding data direction bits set or cleared in the associated TRIS register as follows:

- · SDI configured as input
- · SDO configured as output
- · SCK configured as output

17.1.1.3 Master Mode Setup

In Master mode, the data is transmitted/received as soon as the SSPBUF register is loaded with a byte value. If the master is only going to receive, SDO output could be disabled (programmed and used as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate.

When initializing SPI Master mode operation, several options need to be specified. This is accomplished by programming the appropriate control bits in the SSPCON and SSPSTAT registers. These control bits allow the following to be specified:

- · SCK as clock output
- Idle state of SCK (CKP bit)
- · Data input sample phase (SMP bit)
- Output data on rising/falling edge of SCK (CKE bit)
- · Clock bit rate

In Master mode, the SPI clock rate (bit rate) is user selectable to be one of the following:

- Fosc/4 (or TCY)
- Fosc/16 (or 4 TCY)
- Fosc/64 (or 16 TCY)
- (Timer2 output)/2


This allows a maximum data rate of 5 Mbps (at Fosc = 16 MHz).

Figure 17-3 shows the waveforms for Master mode. The clock polarity is selected by appropriately programming the CKP bit of the SSPCON register. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The sample time of the input data is shown based on the state of the SMP bit and can occur at the middle or end of the data output time. The time when the SSPBUF is loaded with the received data is shown.

17.1.1.4 Sleep in Master Mode

In Master mode, all module clocks are halted and the transmission/reception will remain in their current state, paused, until the device wakes from Sleep. After the device wakes up from Sleep, the module will continue to transmit/receive data.





EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

			· · · · · · · · · · · · · · · · · · ·
	BANKSEL	SSPSTAT	;
LOOP	BTFSS	SSPSTAT, BF	;Has data been received(transmit complete)?
	GOTO	LOOP	; No
	BANKSEL	SSPBUF	i
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

17.1.2 SLAVE MODE

For any SPI device acting as a slave, the data is transmitted and received as external clock pulses appear on SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

17.1.2.1 Slave Mode Operation

The SSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready.

The slave has no control as to when data will be clocked in or out of the device. All data that is to be transmitted, to a master or another slave, must be loaded into the SSPBUF register before the first clock pulse is received.

Once eight bits of data have been received:

- · Received byte is moved to the SSPBUF register
- BF bit of the SSPSTAT register is set
- · SSPIF bit of the PIR1 register is set

Any write to the SSPBUF register during transmission/ reception of data will be ignored and the Write Collision Detect bit, WCOL of the SSPCON register, will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

The user's firmware must read SSPBUF, clearing the BF flag, or the SSPOV bit of the SSPCON register will be set with the reception of the next byte and communication will be disabled.

A SPI module transmits and receives at the same time, occasionally causing dummy data to be transmitted/received. It is up to the user to determine which data is to be used and what can be discarded.

17.1.2.2 Enabling Slave I/O

To enable the serial port, the SSPEN bit of the SSPCON register must be set. If a Slave mode of operation is selected in the SSPM bits of the SSPCON register, the SDI, SDO and SCK pins will be assigned as serial port pins.

For these pins to function as serial port pins, they must have their corresponding data direction bits set or cleared in the associated TRIS register as follows:

- · SDI configured as input
- · SDO configured as output
- · SCK configured as input

Optionally, a fourth pin, Slave Select (\overline{SS}) may be used in Slave mode. Slave Select may be configured to operate on the RC6/ \overline{SS} pin via the SSSEL bit in the APFCON register.

Upon selection of a Slave Select pin, the appropriate bits must be set in the ANSELA and TRISA registers. Slave Select must be set as an input by setting the corresponding bit in TRISA, and digital I/O must be enabled on the SS pin by clearing the corresponding bit of the ANSELA register.

17.1.2.3 Slave Mode Setup

When initializing the SSP module to SPI Slave mode, compatibility must be ensured with the master device. This is done by programming the appropriate control bits of the SSPCON and SSPSTAT registers. These control bits allow the following to be specified:

- · SCK as clock input
- Idle state of SCK (CKP bit)
- Data input sample phase (SMP bit)
- Output data on rising/falling edge of SCK (CKE bit)

Figure 17-4 and Figure 17-5 show example waveforms of Slave mode operation.

FIGURE 17-4: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)





FIGURE 17-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



17.1.2.4 Slave Select Operation

The \overline{SS} pin allows Synchronous Slave mode operation. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPM<3:0> = 0100). The associated TRIS bit for the \overline{SS} pin must be set, making \overline{SS} an input.

In Slave Select mode, when:

- $\overline{SS} = 0$, The device operates as specified in Section 17.1.2 "Slave Mode".
- SS = 1, The SPI module is held in Reset and the SDO pin will be tri-stated.
 - Note 1: When the SPI is in Slave mode with SS pin control enabled (SSPM<3:0> = 0100), the SPI module will reset if the SS pin is driven high.
 - 2: If the SPI is used in Slave mode with CKE set, the SS pin control must be enabled.

When the SPI module resets, the bit counter is cleared to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit. Figure 17-6 shows the timing waveform for such a synchronization event.


Note:

SSPSR must be reinitialized by writing to the SSPBUF register before the data can be clocked out of the slave again.

17.1.2.5 Sleep in Slave Mode

While in Sleep mode, the slave can transmit/receive data. The SPI Transmit/Receive Shift register operates asynchronously to the device on the externally supplied clock source. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the SSP Interrupt Flag bit will be set and, if enabled, will wake the device from Sleep.

FIGURE 17-6: SLAVE SELECT SYNCHRONIZATION WAVEFORM



REGISTER 17-1: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (SPI MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 WCOL: Write Collision Detect bit

1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

bit 6 SSPOV: Receive Overflow Indicator bit

1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.

0 = No overflow

bit 5 SSPEN: Synchronous Serial Port Enable bit

1 = Enables serial port and configures SCK, SDO and SDI as serial port pins (1)

0 = Disables serial port and configures these pins as I/O port pins

bit 4 CKP: Clock Polarity Select bit

1 = Idle state for clock is a high level

0 = Idle state for clock is a low level

bit 3-0 SSPM<3:0>: Synchronous Serial Port mode Select bits

0000 = SPI Master mode, clock = Fosc/4

0001 = SPI Master mode, clock = Fosc/16

0010 = SPI Master mode, clock = Fosc/64

0011 = SPI Master mode, clock = TMR2 output/2

0100 = SPI Slave mode, clock = SCK pin. SS pin control enabled.

0101 = SPI Slave mode, clock = SCK pin. \overline{SS} pin control disabled. \overline{SS} can be used as I/O pin.

Note 1: When enabled, these pins must be properly configured as input or output.

REGISTER 17-2: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 SMP: SPI Data Input Sample Phase bit

SPI Master mode:

1 = Input data sampled at end of data output time0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode

bit 6 CKE: SPI Clock Edge Select bit

SPI mode, CKP = 0:

1 = Data stable on rising edge of SCK 0 = Data stable on falling edge of SCK

SPI mode, CKP = 1:

1 = Data stable on falling edge of SCK 0 = Data stable on rising edge of SCK

bit 5 **D/A:** Data/Address bit

Used in I²C mode only.

bit 4 P: Stop bit

Used in I²C mode only.

bit 3 S: Start bit

Used in I²C mode only.

bit 2 R/W: Read/Write Information bit

Used in I²C mode only.

bit 1 **UA:** Update Address bit

Used in I²C mode only.

bit 0 **BF**: Buffer Full Status bit

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

TABLE 17-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	ANSC7	ANSC6	_	_	ANSC3	ANSC2	ANSC1	ANSC0	58
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39
PR2	Timer2 module Period Register								98
SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register							131	
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	136
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	137
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	52
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	58
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	99

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.

17.2 I²C Mode

The SSP module, in I^2C mode, implements all slave functions except general call support. It provides interrupts on Start and Stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the I^2C Standard mode specifications:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- Start and Stop bit interrupts enabled to support firmware Master mode
- · Address masking

Two pins are used for data transfer; the SCL pin (clock line) and the SDA pin (data line). The user must configure the two pin's data direction bits as inputs in the appropriate TRIS register. Upon enabling I^2C mode, the I^2C slew rate limiters in the I/O pads are controlled by the SMP bit of SSPSTAT register. The SSP module functions are enabled by setting the SSPEN bit of SSPCON register.

Data is sampled on the rising edge and shifted out on the falling edge of the clock. This ensures that the SDA signal is valid during the SCL high time. The SCL clock input must have minimum high and low times for proper operation. Refer to Section 23.0 "Electrical Specifications".

FIGURE 17-7: I²C MODE BLOCK DIAGRAM





FIGURE 17-8: TYPICAL I²C CONNECTIONS



The SSP module has six registers for I^2C operation. They are:

- SSP Control (SSPCON) register
- SSP Status (SSPSTAT) register
- Serial Receive/Transmit Buffer (SSPBUF) register
- SSP Shift Register (SSPSR), not directly accessible
- SSP Address (SSPADD) register
- · SSP Address Mask (SSPMSK) register

17.2.1 HARDWARE SETUP

Selection of I²C mode, with the SSPEN bit of the SSPCON register set, forces the SCL and SDA pins to be open drain, provided these pins are programmed as inputs by setting the appropriate TRISC bits. The SSP module will override the input state with the output data, when required, such as for Acknowledge and slave-transmitter sequences.


Note: Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I²C module.

17.2.2 START AND STOP CONDITIONS

During times of no data transfer (Idle time), both the clock line (SCL) and the data line (SDA) are pulled high through external pull-up resistors. The Start and Stop conditions determine the start and stop of data transmission. The Start condition is defined as a high-to-low transition of the SDA line while SCL is high. The Stop condition is defined as a low-to-high transition of the SDA line while SCL is high.

Figure 17-9 shows the Start and Stop conditions. A master device generates these conditions for starting and terminating data transfer. Due to the definition of the Start and Stop conditions, when data is being transmitted, the SDA line can only change state when the SCL line is low.

FIGURE 17-9: START AND STOP CONDITIONS



17.2.3 ACKNOWLEDGE

After the valid reception of an address or data byte, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register. There are certain conditions that will cause the SSP module not to generate this \overline{ACK} pulse. They include any or all of the following:

- The Buffer Full bit, BF of the SSPSTAT register, was set before the transfer was received.
- The SSP Overflow bit, SSPOV of the SSPCON register, was set before the transfer was received.
- The SSP module is being operated in Firmware Master mode.

In such a case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF of the PIR1 register is set. Table 17-2 shows the results of when a data transfer byte is received, given the status of bits BF and SSPOV. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

TABLE 17-2: DATA TRANSFER RECEIVED BYTE ACTIONS

Status Bits as Data Transfer is Received		SSPSR → SSPBUF	Generate ACK Pulse	Set bit SSPIF (SSP Interrupt occurs		
BF	SSPOV		ruise	if enabled)		
0	0	Yes	Yes	Yes		
1	0	No	No	Yes		
1	1	No	No	Yes		
0	1	No	No	Yes		

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

17.2.4 ADDRESSING

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock line (SCL).

17.2.4.1 7-bit Addressing

In 7-bit Addressing mode (Figure 17-10), the value of register SSPSR<7:1> is compared to the value of register SSPADD<7:1>. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- The BF bit is set.
- · An ACK pulse is generated.
- SSP Interrupt Flag bit, SSPIF of the PIR1 register, is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

17.2.4.2 10-bit Addressing

In 10-bit Address mode, two address bytes need to be received by the slave (Figure 17-11). The five Most Significant bits (MSbs) of the first address byte specify if it is a 10-bit address. The R/\overline{W} bit of the SSPSTAT register must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows for reception:

- 1. Load SSPADD register with high byte of address.
- Receive first (high) byte of address (bits SSPIF, BF and UA of the SSPSTAT register are set).
- Read the SSPBUF register (clears bit BF).
- 4. Clear the SSPIF flag bit.
- 5. Update the SSPADD register with second (low) byte of address (clears UA bit and releases the SCL line).
- Receive low byte of address (bits SSPIF, BF and UA are set).
- Update the SSPADD register with the high byte of address. If match releases SCL line, this will clear bit UA.
- 8. Read the SSPBUF register (clears bit BF).
- 9. Clear flag bit SSPIF.

If data is requested by the master, once the slave has been addressed:

- 1. Receive repeated Start condition.
- Receive repeat of high byte address with R/W = 1, indicating a read.
- 3. BF bit is set and the CKP bit is cleared, stopping SCL and indicating a read request.
- 4. SSPBUF is written, setting BF, with the data to send to the master device.
- 5. CKP is set in software, releasing the SCL line.

17.2.4.3 Address Masking


The Address Masking register (SSPMSK) is only accessible while the SSPM bits of the SSPCON register are set to '1001'. In this register, the user can select which bits of a received address the hardware will compare when determining an address match. Any bit that is set to a zero in the SSPMSK register, the corresponding bit in the received address byte and SSPADD register are ignored when determining an address match. By default, the register is set to all ones, requiring a complete match of a 7-bit address or the lower eight bits of a 10-bit address.


17.2.5 RECEPTION

When the R/\overline{W} bit of the received address byte is clear, the master will write data to the slave. If an address match occurs, the received address is loaded into the SSPBUF register. An address byte overflow will occur if that loaded address is not read from the SSPBUF before the next complete byte is received.

An SSP interrupt is generated for each data transfer byte. The BF, R/\overline{W} and D/\overline{A} bits of the SSPSTAT register are used to determine the status of the last received byte.

FIGURE 17-10: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)






17.2.6 TRANSMISSION


When the R/\overline{W} bit of the received address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set and the slave will respond to the master by reading out data. After the address match, an \overline{ACK} pulse is generated by the slave hardware and the SCL pin is held low (clock is automatically stretched) until the slave is ready to respond. See **Section 17.2.7** "Clock Stretching". The data the slave will transmit must be loaded into the SSPBUF register, which sets the BF bit. The SCL line is released by setting the CKP bit of the SSPCON register.

An SSP interrupt is generated for each transferred data byte. The SSPIF flag bit of the PIR1 register initiates an SSP interrupt, and must be cleared by software before the next byte is transmitted. The BF bit of the SSPSTAT register is cleared on the falling edge of the eighth received clock pulse. The SSPIF flag bit is set on the falling edge of the ninth clock pulse.

Following the eighth falling clock edge, control of the SDA line is released back to the master so that the master can acknowledge or not acknowledge the response. If the master sends a not acknowledge, the slave's transmission is complete and the slave must monitor for the next Start condition. If the master acknowledges, control of the bus is returned to the slave to transmit another byte of data. Just as with the previous byte, the clock is stretched by the slave, data must be loaded into the SSPBUF and CKP must be set to release the clock line (SCL).

FIGURE 17-12: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)





17.2.7 CLOCK STRETCHING

During any SCL low phase, any device on the I^2C bus may hold the SCL line low and delay, or pause, the transmission of data. This "stretching" of a transmission allows devices to slow down communication on the bus. The SCL line must be constantly sampled by the master to ensure that all devices on the bus have released SCL for more data.

Stretching usually occurs after an \overline{ACK} bit of a transmission, delaying the first bit of the next byte. The SSP module hardware automatically stretches for two conditions:

- After a 10-bit address byte is received (update SSPADD register)
- Anytime the CKP bit of the SSPCON register is cleared by hardware

The module will hold SCL low until the CKP bit is set. This allows the user slave software to update SSPBUF with data that may not be readily available. In 10-bit addressing modes, the SSPADD register must be updated after receiving the first and second address bytes. The SSP module will hold the SCL line low until the SSPADD has a byte written to it. The UA bit of the SSPSTAT register will be set, along with SSPIF, indicating an address update is needed.

17.2.8 FIRMWARE MASTER MODE

Master mode of operation is supported in firmware using interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits of the SSPSTAT register are cleared from a Reset or when the SSP module is disabled (SSPEN cleared). The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I²C bus may be taken when the P bit is set or the bus is Idle and both the S and P bits are clear.

In Firmware Master mode, the SCL and SDA lines are manipulated by setting/clearing the corresponding TRIS bit(s). The output level is always low, irrespective of the value(s) in the corresponding PORT register bit(s). When transmitting a '1', the TRIS bit must be set (input) and a '0', the TRIS bit must be clear (output).

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt will occur if enabled):

- · Start condition
- · Stop condition
- Data transfer byte transmitted/received

Firmware Master mode of operation can be done with either the Slave mode Idle (SSPM<3:0> = 1011), or with either of the Slave modes in which interrupts are enabled. When both master and slave functionality is enabled, the software needs to differentiate the source(s) of the interrupt.

Refer to Application Note AN554, Software Implementation of $\hat{F}C^{TM}$ Bus Master (DS00554) for more information.

17.2.9 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allow the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I²C bus may be taken when the P bit of the SSPSTAT register is set or when the bus is Idle, and both the S and P bits are clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the Stop condition occurs.

In Multi-Master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRIS bits). There are two stages where this arbitration of the bus can be lost. They are the Address Transfer and Data Transfer stages.

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

Refer to Application Note AN578, Use of the SSP Module in the l^2C^{7M} Multi-Master Environment (DS00578) for more information.


17.2.10 CLOCK SYNCHRONIZATION

When the CKP bit is cleared, the SCL output is held low once it is sampled low. Therefore, the CKP bit will not stretch the SCL line until an external I²C master device has already asserted the SCL line low. The SCL output will remain low until the CKP bit is set and all other devices on the I²C bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (Figure 17-14).

17.2.11 SLEEP OPERATION

While in Sleep mode, the I²C module can receive addresses of data, and when an address match or complete byte transfer occurs, wake the processor from Sleep (if SSP interrupt is enabled).

FIGURE 17-14: CLOCK SYNCHRONIZATION TIMING



REGISTER 17-3: SSPCON: SYNCHRONOUS SERIAL PORT CONTROL REGISTER (I²C MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 WCOL: Write Collision Detect bit

1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

bit 6 SSPOV: Receive Overflow Indicator bit

1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't

care" in Transmit mode. SSPOV must be cleared in software in either mode

0 = No overflow

bit 5 SSPEN: Synchronous Serial Port Enable bit

1 = Enables the serial port and configures the SDA and SCL pins as serial port pins(2)

0 = Disables serial port and configures these pins as I/O port pins

bit 4 CKP: Clock Polarity Select bit

1 = Release control of SCL

0 = Holds clock low (clock stretch). (Used to ensure data setup time.)

bit 3-0 SSPM<3:0>: Synchronous Serial Port mode Select bits

 $0110 = I^2C$ Slave mode, 7-bit address

 $0111 = I^2C$ Slave mode, 10-bit address

1000 = Reserved

1001 = Load SSPMSK register at SSPADD SFR Address⁽¹⁾

1010 = Reserved

1011 = I²C Firmware Controlled Master mode (Slave Idle)

1100 = Reserved

1101 = Reserved

 $1110 = I^2C$ Slave mode, 7-bit address with Start and Stop bit interrupts enabled

 $1111 = I^2C$ Slave mode, 10-bit address with Start and Stop bit interrupts enabled

Note 1: When this mode is selected, any reads or writes to the SSPADD SFR address accesses the SSPMSK register.

2: When enabled, these pins must be properly configured as input or output using the associated TRIS bit.

REGISTER 17-4: SSPSTAT: SYNCHRONOUS SERIAL PORT STATUS REGISTER (I²C MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7							bit 0

Legend:

W = Writable bit R = Readable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7 **SMP**: SPI Data Input Sample Phase bit

1 = Slew Rate Control (limiting) disabled. Operating in I²C Standard mode (100 kHz and 1 MHz).

0 = Slew Rate Control (limiting) enabled. Operating in I²C Fast mode (400 kHz).

bit 6 CKE: SPI Clock Edge Select bit

This bit must be maintained clear. Used in SPI mode only.

D/A: DATA/ADDRESS bit (I²C mode only) bit 5

1 = Indicates that the last byte received or transmitted was data

0 = Indicates that the last byte received or transmitted was address

bit 4

This bit is cleared when the SSP module is disabled, or when the Start bit is detected last.

1 = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)

0 = Stop bit was not detected last

bit 3 S: Start bit

This bit is cleared when the SSP module is disabled, or when the Stop bit is detected last.

1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset)

0 = Start bit was not detected last

R/W: READ/WRITE bit Information bit 2

This bit holds the R/\overline{W} bit information following the last address match. This bit is only valid from the

address match to the next Start bit, Stop bit or ACK bit.

1 = Read

0 = Write

UA: Update Address bit (10-bit I²C mode only) bit 1

1 = Indicates that the user needs to update the address in the SSPADD register

0 = Address does not need to be updated

BF: Buffer Full Status bit bit 0

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

Transmit:

1 = Transmit in progress, SSPBUF is full

0 = Transmit complete, SSPBUF is empty

REGISTER 17-5: SSPMSK: SSP MASK REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| MSK7 | MSK6 | MSK5 | MSK4 | MSK3 | MSK2 | MSK1 | MSK0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-1 **MSK<7:1>:** Mask bits

1 = The received address bit n is compared to SSPADD<n> to detect I²C address match

0 = The received address bit n is not used to detect I²C address match

bit 0 MSK<0>: Mask bit for I²C Slave Mode, 10-bit Address

 I^2C Slave mode, 10-bit Address (SSPM<3:0> = 0111):

1 = The received address bit '0' is compared to SSPADD<0> to detect I²C address match

0 = The received address bit '0' is not used to detect I^2C address match

All other SSP modes: this bit has no effect.

REGISTER 17-6: SSPADD: SSP I2C ADDRESS REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADD7 | ADD6 | ADD5 | ADD4 | ADD3 | ADD2 | ADD1 | ADD0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 **ADD<7:0>:** Address bits

Received address

TABLE 17-3: REGISTERS ASSOCIATED WITH I²C OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39	
PIE1	TMR1GIE	TMR1GIE ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE								
SSPBUF		Synchro	nous Serial	Port Rece	ive Buffer/	Transmit R	egister		131	
SSPADD				ADD<	7:0>				150	
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	148	
SSPMSK ⁽²⁾				MSK<	7:0>				150	
SSPSTAT	SMP ⁽¹⁾	$SMP^{(1)}$ $CKE^{(1)}$ D/\overline{A} P S R/\overline{W} UA BF								
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	_	_	_	_	52	

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in I²C mode.

Note 1: Maintain these bits clear in I²C mode.

2: Accessible only when SSPM<3:0> = 1001.

18.0 FLASH PROGRAM MEMORY SELF-READ/SELF-WRITE CONTROL

The Flash Program Memory is readable and writable during normal operation of the device. This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are six SFRs used to read/write this memory:

- PMCON1
- PMCON2
- PMDATL
- PMDATH
- PMADRL
- PMADRH

When interfacing the program memory block, the PMDATL and PMDATH registers form a two-byte word which holds the 14-bit program data for reading, and the PMADRL and PMADRH registers form a two-byte word which holds the 13-bit address of the Program Flash location being accessed. These devices have 2K to 4K words of program memory with an address range from 0000h to 0FFFh.

Devices without a full map of memory will shadow accesses to unused blocks back to the implemented memory.

18.1 Program Memory Read Operation

To read a program memory location, the user must write two bytes of the address to the PMADRH and PMADRL registers, then set control bit RD (PMCON1<0>). Once the read control bit is set, the Program Memory Read (PMR) controller uses the two-instruction cycles to read the data. This causes the two instructions immediately, following the 'BSF PMCON1, RD' instruction to be ignored.


The data is available in the third cycle, following the set of the RD bit, in the PMDATH and PMDATL registers. PMDATL and PMDATH registers will hold this value until another read is executed. See Example 18-1 and Figure 18-1 for more information.

Note:

Interrupts must be disabled during the time from setting PMCON1<0> (RD) to the third instruction thereafter.

EXAMPLE 18-1: FLASH PROGRAM MEMORY READ

```
This code block will read 1 word of program
memory at the memory address:
  PROG_ADDR_HI: PROG_ADDR_LO
  data will be returned in the variables;
  PROG_DATA_HI, PROG_DATA_LO
  BANKSEL PMADRL
                            ; Select Bank 2
  MOVLW
           PROG_ADDR_LO
  MOVWF
           PMADRL
                           ; Store LSB of address
           PROG ADDR HI
  MOVLW
  MOVWL
           PMADRH
                            ; Store MSB of address
  BANKSEL PMCON1
                            ; Select Bank 3
  BCF
           INTCON.GIE
                            ; Disable interrupts
           PMCON1,RD
                            ; Initiate read
  BSF
  NOP
                            ; Ignored (Figure 18-1)
  NOP
                            ; Ignored (Figure 18-1)
  BSF
           INTCON, GIE
                            ; Restore interrupts
  BANKSEL PMDATL
                            ; Select Bank 2
           PMDATL,W
                            ; Get LSB of word
  MOVWF
                            ; Store in user location
           PROG_DATA_LO
  MOVE
           PMDATH,W
                            ; Get MSB of word
  MOVWE
           PROG_DATA_HI
                            ; Store in user location
```



18.2 Code Protection

When the device is code-protected, the CPU may continue to read and write the Flash program memory. Depending on the settings of the Flash program memory enable (WRT<1:0>) bits, the device may or may not be able to write certain blocks of the program memory. However, reads of the program memory are allowed.

When the Flash program memory Code Protection (CP) bit in the Configuration Word register is enabled, the program memory is code-protected, and the device programmer (ICSPTM) cannot access data or program memory.

Note:

Code-protect does not affect the CPU from performing a read operation on the program memory. For more information, refer to Section 8.2 "Code Protection".

18.3 PMADRH and PMADRL Registers

The PMADRH:PMADRL register pair can address up to a maximum of 4K words of program Flash. The Most Significant Byte (MSB) of the address is written to the PMADRH register and the Least Significant Byte (LSB) is written to the PMADRL register.

18.4 PMCON1 and PMCON2 Registers

PMCON1 is the control register for the data program memory accesses.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, but only set in software. They are cleared in hardware at the completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental premature termination of a write operation. Setting the control bit WR initiates a write operation. For program memory writes, WR initiates a write cycle if FREE = 0 and an erase cycle if FREE = 1.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. PMCON2 is not a physical register. Reading PMCON2 will read all '0's. The PMCON2 register is used exclusively in the Flash memory write sequence.

18.5 Writing to Flash Program Memory

A word of the Flash program memory may only be written to if the word is in an unprotected segment of memory.

Flash program memory may only be written to if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of the Configuration Word Register 2. Flash program memory must be written in 32-word rows. See Figure 18-2 for more details. A row consists of 32 words with sequential addresses, with a lower boundary defined by an address, where PMADR<4:0>= 00000. All row writes to program memory are done as 32-word erase and one to 32-word write operations. The write operation is edge-aligned. Crossing boundaries is not recommended, as the operation will only affect the new boundary, wrapping the data values at the same time. Once the write control bit is set, the Program Memory (PM) controller will immediately write the data. Program execution is stalled while the write is in progress.

To erase a program memory row, the address of the row to erase must be loaded into the PMADRH:PMADRL register pair. A row consists of 32 words so, when selecting a row, PMADR<4:0> are ignored. After the Address has been set up, then the following sequence of events must be executed:

- Set the WREN and FREE control bits of the PMCON1 register.
- 2. Write 55h, then AAh, to PMCON2 (Flash programming sequence).
- 3. Set the WR control bit of the PMCON1 register.

To write program data, it must first be loaded into the buffer latches (see Figure 18-2). This is accomplished by first writing the destination address to PMADRL and PMADRH and then writing the data to PMDATA and PMDATH. After the address and data have been set up, then the following sequence of events must be executed:

- Set the WREN control bit of the PMCON1 register.
- 2. Write 55h, then AAh, to PMCON2 (Flash programming sequence).
- 3. Set the WR control bit of the PMCON1 register.

All 32 buffer register locations should be written to with correct data. If less than 32 words are being written to in the block of 32 words, then a read from the program memory location(s) not being written to must be performed. This takes the data from the program location(s) not being written and loads it into the PMDATL and PMDATH registers. Then, the sequence of events to transfer data to the buffer registers must be executed.

When the LWLO bit is '1', the write sequence will only load the buffer register and will not actually initiate the write to program Flash:

- Set the WREN and LWLO bits of the PMCON1 register.
- 2. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- Set control bit WR of the PMCON1 register to begin the write operation.

Note: Self-write execution to Flash memory cannot be done while running in low power PFM and Voltage Regulator modes. Therefore, executing a self-write will put the PFM and voltage regulator into High Power mode for the duration of the

To transfer data from the buffer registers to the program memory, the last word to be written should be written to the PMDATH:PMDATL register pair. Then, the following sequence of events must be executed:

- 1. Clear the LWLO bit of the PMCON1 Register.
- 2. Write 55h, then AAh, to PMCON2 (Flash programming sequence).
- 3. Set control bit WR of the PMCON1 register to begin the write operation.
- Two NOP instructions must follow the setting of the WR bit.

This is necessary to provide time for the address and to be provided to the Program Flash Memory to be put in the write latches.

Note:

An ICD break that occurs during the 55h - AAh – Set WR bit sequence will interrupt the timing of the sequence and prevent the unlock sequence from occurring. In this case, no write will be initiated, as there was no operation to complete.


No automatic erase occurs upon the initiation of the write; if the program Flash needs to be erased before writing, the row (32 words) must be previously erased.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase/write operation.

The user must place two NOP instructions after the WR bit is set. These two instructions will also be forced in hardware to NOP, but if an ICD break occurs at this point, the forcing to NOP will be lost.

Since data is being written to buffer registers, the writing of the first 31 words of the block appears to occur immediately. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the erase takes place (i.e., the last word of the 32-word block erase). This is not Sleep mode as the clocks and peripherals will continue to run. After the 32-word write cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

FIGURE 18-2: BLOCK OF 32 WRITES TO FLASH PROGRAM MEMORY



18.6 Protection Against Spurious Write

There are conditions when the device should not write to the program memory. To protect against spurious writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents program memory writes.

The write initiates sequence and the WREN bit helps prevent an accidental write during brown-out, power glitch or software malfunction.

18.7 Operation During Code-Protect

When the device is code-protected, the CPU is able to read and write unscrambled data to the program memory.

18.8 Operation During Write-Protect

When the program memory is write-protected, the CPU can read and execute from the program memory.

The portions of program memory that are write-protected can be modified by the CPU using the PMCON registers, but the protected program memory cannot be modified using ICSP mode.

REGISTER 18-1: PMCON1: PROGRAM MEMORY CONTROL 1 REGISTER

U-1	R/W-0/0	R/W-0/0	R/W/HC-0/0	U-0	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0
_	CFGS	LWLO	FREE	-	WREN	WR	RD
bit 7							bit 0

Legend:		S = Setable bit, cleared	S = Setable bit, cleared in hardware			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7	Unimpl	amant	~d·	$D \sim \sim A$	20	٠, ,
1)11 /	UHHHIDI	emeni	eu.	reau	a5	- 1

bit 6 CFGS: Flash Program/Configuration Select bit

1 = Accesses Configuration, user ID and device ID registers

0 = Accesses Flash program

bit 5 LWLO: Load Write Latches Only bit

1 = The next WR command does not initiate a write to the PFM; only the program memory latches are updated.

0 = The next WR command writes a value from PMDATH:PMDATL into program memory latches and initiates a write to the PFM of all the data stored in the program memory latches.

bit 4 FREE: Program Flash Erase Enable bit

1 = Perform an program Flash erase operation on the next WR command (cleared by hardware after completion of erase).

0 = Perform a program Flash write operation on the next WR command

bit 3 **Unimplemented:** Read as '0'

bit 2 WREN: Program/Erase Enable bit

1 = Allows program/erase cycles

0 = Inhibits programming/erasing of Program Flash

bit 1 WR: Write Control bit

1 = Initiates a program Flash program/erase operation.

The operation is self-timed and the bit is cleared by hardware once operation is complete. The WR bit can only be set (not cleared) in software.

0 = Program/erase operation to the Flash is complete and inactive

bit 0 RD: Read Control bit

1 = Initiates an program memory read (The RD is cleared in hardware; the RD bit can only be set (not cleared) in software).

0 = Does not initiate a program memory read

REGISTER 18-2: PMDATH: PROGRAM MEMORY DATA HIGH REGISTER

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	PMD13	PMD12	PMD11	PMD10	PMD9	PMD8
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 PMD<13:8>: The value of the program memory word pointed to by PMADRH and PMADRL after a

program memory read command.

REGISTER 18-3: PMDATL: PROGRAM MEMORY DATA LOW REGISTER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PMD7 | PMD6 | PMD5 | PMD4 | PMD3 | PMD2 | PMD1 | PMD0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 **PMD<7:0>:** The value of the program memory word pointed to by PMADRH and PMADRL after a program memory read command.

REGISTER 18-4: PMADRH: PROGRAM MEMORY ADDRESS HIGH REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_	PMA12	PMA11	PMA10	PMA9	PMA8
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-5 Unimplemented: Read as '0'

bit 4-0 PMA<12:8>: Program Memory Read Address bits

REGISTER 18-5: PMADRL: PROGRAM MEMORY ADDRESS LOW REGISTER

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PMA7 | PMA6 | PMA5 | PMA4 | PMA3 | PMA2 | PMA1 | PMA0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 7-0 PMA<7:0>: Program Memory Read Address bits

TABLE 18-1: SUMMARY OF REGISTERS ASSOCIATED WITH PROGRAM MEMORY READ

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PMCON1	_	CFGS	LWLO	FREE	_	WREN	WR	RD	155
PMCON2	Program Memory Control Register 2 (not a physical register)					_			
PMADRH	_	Program Memory Read Address Register High Byte		156					
PMADRL	Program Memory Read Address Register Low Byte					157			
PMDATH	_	Program Memory Read Data Register High Byte		156					
PMDATL	Program Memory Read Data Register Low Byte					156			

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the program memory read.

19.0 POWER-DOWN MODE (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If the Watchdog Timer is enabled:

- WDT will be cleared but keeps running.
- PD bit of the STATUS register is cleared.
- TO bit of the STATUS register is set.
- · Oscillator driver is turned off.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or Vss, with no external circuitry drawing current from the I/O pin. I/O pins that are high-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level when external MCLR is enabled.

Note: A Reset generated by a WDT time out does not drive MCLR pin low.

19.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on $\overline{\text{MCLR}}$ pin.
- Watchdog Timer wake-up (if WDT was enabled).
- Interrupt from RA2/INT pin, PORTB change or a peripheral interrupt.

The first event will cause a device Reset. The two latter events are considered a continuation of the program execution. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of a device Reset. The $\overline{\text{PD}}$ bit, which is set on Power-up, is cleared when Sleep is invoked. $\overline{\text{TO}}$ bit is cleared if WDT wake-up occurred.

The following peripheral interrupts can wake the device from Sleep:

- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- USART Receive Interrupt (Synchronous Slave mode only)
- 3. A/D conversion (when A/D clock source is RC)
- 4. Interrupt-on-change
- 5. External interrupt from INT pin
- 6. Capture event on CCP1
- 7. SSP interrupt in SPI or I²C Slave mode

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from Sleep. The SLEEP instruction is completely executed.

The WDT is cleared when the device wakes-up from Sleep, regardless of the source of wake-up.

19.2 **Wake-up Using Interrupts**

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the $\overline{\text{TO}}$ bit will not be set and the $\overline{\text{PD}}$ bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction was executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.






TABLE 19-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
IOCB	IOCB7	IOCB6	IOCB5	IOCB4		_	_	_	53
INTCON	GIE	PEIE	TMR0IE	INTE	RABIE	TMR0IF	INTF	RABIF	37
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	38
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	39

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used in Power-Down mode.


20.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)

ICSPTM programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSPTM programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

The device is placed into Program/Verify mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP from 0V to VPP. In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ISCPCLK pin is the clock input. For more information on ICSPTM refer to the "PIC16(L)F720/721 Flash Memory Programming Specification" (DS41409).

FIGURE 20-1: TYPICAL CONNECTION FOR ICSP™ PROGRAMMING



21.0 INSTRUCTION SET SUMMARY

The PIC16(L)F720/721 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 21-1, while the various opcode fields are summarized in Table 21-1.

Table 21-2 lists the instructions recognized by the MPASM TM assembler.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution time of 1 $\mu s.$ All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

21.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a CLRF PORTB instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended consequence of clearing the condition that set the RABIF flag.

TABLE 21-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1). The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

FIGURE 21-1: GENERAL FORMAT FOR INSTRUCTIONS




TABLE 21-2: PIC16(L)F720/721 INSTRUCTION SET

Mnemonic, Operands		Description	Cycles		14-Bit (Opcode	Status	Notes	
		Description		MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE REGIS	TER OPE	RATIO	NS				
ADDWF	f, d	Add W and f	1	0.0	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	_	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2
		BIT-ORIENTED FILE REGIST	ER OPER	ATION	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTROL	OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	$\overline{TO}, \overline{PD}$	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	\overline{TO} , \overline{PD}	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTA, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

^{3:} If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

21.2 Instruction Descriptions

ADDLW	Add literal and W			
Syntax:	[label] ADDLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	$(W) + k \rightarrow (W)$			
Status Affected:	C, DC, Z			
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.			

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f				
Syntax:	[label] ADDWF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	$(W) + (f) \rightarrow (destination)$				
Status Affected:	C, DC, Z				
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.				

BSF	Bit Set f
Syntax:	[label] BSF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$1 \rightarrow (f {<} b {>})$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND literal with W			
Syntax:	[label] ANDLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	(W) .AND. $(k) \rightarrow (W)$			
Status Affected:	Z			
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.			

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if $(f < b >) = 0$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b' in register 'f' is '0' the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

ANDWF	AND W with f			
Syntax:	[label] ANDWF f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	(W) .AND. (f) \rightarrow (destination)			
Status Affected:	Z			
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.			

BTFSS	Bit Test f, Skip if Set
Syntax:	[label] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if $(f < b >) = 1$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	00h → WDT 0 → WDT prescaler, 1 → $\overline{10}$ 1 → \overline{PD}
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALL	Call Subroutine
Syntax:	[label] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<4:3>) \rightarrow PC<12:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruction.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(\bar{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$00h \to (f)$ $1 \to Z$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[label] DECF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$00h \to (W)$ $1 \to Z$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECFSZ	Decrement f, Skip if 0
Syntax:	[label] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 \rightarrow (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[label] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[label] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f
Syntax:	[label] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

MOVF	Move f		
Syntax:	[label] MOVF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	$(f) \rightarrow (dest)$		
Status Affected:	Z		
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d=0$, destination is W register. If $d=1$, the destination is file register f itself. $d=1$ is useful to test a file register since status flag Z is affected.		
Words:	1		
Cycles:	1		
Example:	MOVF FSR, 0		
	After Instruction W = value in FSR register Z = 1		

MOVWF	Move W to f		
Syntax:	[label] MOVWF f		
Operands:	$0 \leq f \leq 127$		
Operation:	$(W) \rightarrow (f)$		
Status Affected:	None		
Description:	Move data from W register to register 'f'.		
Words:	1		
Cycles:	1		
Example:	MOVW OPTION F		
	Before Instruction		
	OPTION = 0xFF		
	W = 0x4F		
	After Instruction		
	OPTION = 0x4F		
	W = 0x4F		

MOVLW	Move literal to W		
Syntax:	[label] MOVLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	$k \rightarrow (W)$		
Status Affected:	None		
Description:	The 8-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.		
Words:	1		
Cycles:	1		
Example:	MOVLW 0x5A		
	After Instruction W = 0x5A		

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

RETFIE	Return from Interrupt		
Syntax:	[label] RETFIE		
Operands:	None		
Operation:	$TOS \rightarrow PC$, 1 \rightarrow GIE		
Status Affected:	None		
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INT-CON<7>). This is a 2-cycle instruction.		
Words:	1		
Cycles:	2		
Example:	RETFIE		
	After Interrupt PC = TOS GIE = 1		

RETLW	Return with literal in W		
Syntax:	[label] RETLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC		
Status Affected:	None		
Description:	The W register is loaded with the 8-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.		
Words:	1		
Cycles:	2		
Example:	CALL TABLE;W contains table ;offset value		
TABLE	• ;W now has table value •		
	ADDWF PC ;W = offset		
	RETLW k1 ;Begin table RETLW k2 ;		
	•		
	• RETLW kn ; End of table		
	Before Instruction $W = 0x07$		
	After Instruction W = value of k8		

RETURN	Return from Subroutine		
Syntax:	[label] RETURN		
Operands:	None		
Operation:	$TOS \rightarrow PC$		
Status Affected:	None		
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruction.		

RLF	Rotate Left f through Carry		
Syntax:	[label] RLF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	See description below		
Status Affected:	С		
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.		
Words:	1		
Cycles:	1		
Example:	RLF REG1,0		
	Before Instruction REG1 = 1110 0110 C = 0 After Instruction REG1 = 1110 0110 W = 1100 1100 C = 1		

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$00h \rightarrow WDT,$ $0 \rightarrow \underline{WDT} \text{ prescaler,}$ $1 \rightarrow \underline{TO},$ $0 \rightarrow \overline{PD}$
Status Affected:	TO, PD
Description:	The power-down Status bit, \overline{PD} is cleared. Time-out Status bit, \overline{TO} is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

RRF	Rotate Right f through Carry		
Syntax:	[label] RRF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	See description below		
Status Affected:	С		
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.		
	C → Register f		

SUBLW	Subtract W from literal		
Syntax:	[label] S	UBLW k	
Operands:	$0 \le k \le 255$	$0 \leq k \leq 255$	
Operation:	$k - (W) \rightarrow (W)$		
Status Affected:	C, DC, Z		
Description:	The W register is subtracted (2's complement method) from the 8-bit literal 'k'. The result is placed in the W register.		
	C = 0	W > k	
	C = 1	$W \le k$	
	DC = 0	W<3:0> > k<3:0>	
	DC = 1	W<3:0> ≤ k<3:0>	

SUBWF	Subtract W from f		
Syntax:	[label] St	JBWF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$		
Operation:	(f) - (W) \rightarrow (destination)		
Status Affected:	C, DC, Z		
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.		
	C = 0	W > f	
	C = 1	$W \leq f$	
	DC = 0	W<3:0> > f<3:0>	
	DC = 1	W<3:0> ≤ f<3:0>	

XORLW	Exclusive OR literal with W					
Syntax:	[label] XORLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	(W) .XOR. $k \rightarrow (W)$					
Status Affected:	Z					
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.					

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

XORWF	Exclusive OR W with f						
Syntax:	[label] XORWF f,d						
Operands:	$0 \le f \le 127$ $d \in [0,1]$						
Operation:	(W) .XOR. (f) \rightarrow (destination)						
Status Affected:	Z						
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.						

22.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
 - MPLAB® X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASMTM Assembler
 - MPLINKTM Object Linker/ MPLIBTM Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

22.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- · Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window

Project-Based Workspaces:

- · Multiple projects
- · Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- · Built-in support for Bugzilla issue tracker

22.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

22.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

22.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

22.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB X IDE compatibility

22.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

22.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

22.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

22.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a full-speed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial ProgrammingTM (ICSPTM).

22.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

22.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEMTM and dsPICDEMTM demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELoq[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

22.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

23.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss, PIC16F720/721	0.3V to +6.5V
Voltage on VDD with respect to Vss, PIC16LF720/721	0.3V to +4.0V
Voltage on MCLR with respect to Vss	0.3V to +9.0V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation ⁽¹⁾	800 mW
Maximum current out of Vss pin	95 mA
Maximum current into VDD pin	70 mA
Clamp current, IK (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports, -40°C ≤ TA ≤ +85°C for industrial	200 mA
Maximum current sunk by all ports, $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended	90 mA
Maximum current sourced by all ports, 40°C ≤ TA ≤ +85°C for industrial	140 mA
Maximum current sourced by all ports, $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended	65 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD $- \sum IOH$ } + $\sum \{(VIDD)\}$ {IOL).	$DD - VOH) \times IOH$ + $\sum (VOI \times IOH)$

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.

23.1 DC Characteristics: PIC16(L)F720/721-I/E (Industrial, Extended)


PIC16LF	F720/721		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended							
PIC16F7	720/721		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended							
Param. Sym. Characteristic No.				Тур†	Max.	Units	Conditions			
D001	VDD	Supply Voltage								
		PIC16LF720/721	1.8	_	3.6	V	Fosc ≤ 16 MHz: HFINTOSC, EC			
D001		PIC16F720/721	1.8	_	5.5	V	Fosc ≤ 16 MHz: HFINTOSC, EC			
D002*	VDR	RAM Data Retention Voltage ⁽¹⁾								
		PIC16LF720/721	1.5	_	_	V	Device in Sleep mode			
D002*		PIC16F720/721	1.7	_	_	V	Device in Sleep mode			
	VPOR*	Power-on Reset Release Voltage	_	1.6	_	V				
	VPORR*	Power-on Reset Rearm Voltage								
		PIC16LF720/721	_	0.9	_	V				
		PIC16F720/721	_	1.5	_	V				
D003	VFVR	Fixed Voltage Reference Voltage, Initial Accuracy	-8	_	6	%	$VFVR = 1.024V, VDD \ge 2.5V \\ VFVR = 2.048V, VDD \ge 2.5V \\ VFVR = 4.096V, VDD \ge 4.75V;$			
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	_	V/ms	See Section 3.2 "Power-on Reset (POR)" for details.			

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.





23.2 DC Characteristics: PIC16(L)F720/721-I/E (Industrial, Extended)

PIC16LF	720/721		d Operati g tempera	ature	-40°C ≤ T	less otherwise stated) A ≤ +85°C for industrial A ≤ +125°C for extended	
PIC16F720/721			' ' '				less otherwise stated) A ≤ +85°C for industrial A ≤ +125°C for extended
Param.	Device	Min	Timt	May	Unito		Conditions
No.	Characteristics	Min.	Тур†	Max.	Units	VDD	Note
	Supply Current (IDD) ^{(1,}	2)					
D013		_	100	180	μΑ	1.8	Fosc = 1 MHz
		_	210	270	μΑ	3.0	EC mode
D013		_	120	205	μΑ	1.8	Fosc = 1 MHz
		_	220	320	μΑ	3.0	EC mode
		_	250	410	μΑ	5.0	
D014		_	220	330	μΑ	1.8	Fosc = 4 MHz
		_	420	500	μΑ	3.0	EC mode
D014		_	250	430	μΑ	1.8	Fosc = 4 MHz
		_	450	655	μΑ	3.0	EC mode
		_	500	730	μА	5.0	
D015		_	105	203	μΑ	1.8	Fosc = 500 kHz
		_	130	235	μА	3.0	MFINTOSC mode
D015		_	120	219	μΑ	1.8	Fosc = 500 kHz
			145	284	μΑ	3.0	MFINTOSC mode
		_	160	348	μΑ	5.0	
D016		_	600	800	μΑ	1.8	FOSC = 8 MHz
			1000	1200	μΑ	3.0	HFINTOSC mode
D016			610	850	μΑ	1.8	FOSC = 8 MHz
		_	1010	1200	μΑ	3.0	HFINTOSC mode
		_	1150	1500	μΑ	5.0	
D017			900	1200	μΑ	1.8	FOSC = 16 MHz
		_	1450	1850	μΑ	3.0	HFINTOSC mode
D017		_	910	1200	μΑ	1.8	FOSC = 16 MHz
		_	1460	1900	μΑ	3.0	HFINTOSC mode
		_	1700	2100	μΑ	5.0	

Note 1: The test conditions for all IDD measurements in active EC Mode are: CLKIN = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

^{2:} The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

23.3 DC Characteristics: PIC16(L)F720/721-I/E (Power-Down)

PIC16LF720/721				Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended					
PIC16F720	0/721	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended							
Param.	Device Characteristics	Min.	Typ†	Max.	Max.	Units		Conditions	
No.			1,761	+85°C	+125°C	Onno	VDD	Note	
Power-down Base Current (IPD) ⁽²⁾									
D020			0.04	1	8	μΑ	1.8	Base IPD	
		_	0.05	2	9	μΑ	3.0		
D020		_	18	47	55	μΑ	1.8	Base IPD	
		_	20	58	72	μΑ	3.0		
		_	23	60	84	μΑ	5.0		
D021			0.5	4	9	μΑ	1.8	IPD LPWDT on (Note 1)	
		_	0.8	5	11	μΑ	3.0		
D021		_	20	49	57	μΑ	1.8	IPD LPWDT on (Note 1)	
		_	22	60	74	μΑ	3.0		
		_	25	63	86	μΑ	5.0		
D021A			14	29	35	μΑ	1.8	IPD FVR on (Note 1)	
		_	15	31	38	μА	3.0		
D021A		_	39	77	90	μΑ	1.8	IPD FVR on (Note 1)	
		_	46	98	108	μΑ	3.0		
		_	91	160	170	μΑ	5.0		
D022		_	_	_	_	μΑ	1.8	IPD BOR on (Note 1)	
		_	7	15	26	μΑ	3.0	1	
D022		_	_	_	_	μΑ	1.8	IPD BOR on (Note 1)	
		_	26	64	78	μΑ	3.0		
			29	67	91	μΑ	5.0		
D027			1.5	4	10	μΑ	1.8	IPD ADC on (Note 1, Note 3)	
			2	5	11	μΑ	3.0	non-convert	
D027			19	48	57	μΑ	1.8	IPD ADC on (Note 1, Note 3)	
		_	21	59	74	μΑ	3.0	non-convert	
		_	24	62	87	μΑ	5.0		
D027A		_	250	400	410	μΑ	1.8	IPD ADC on (Note 1, Note 3)	
		_	260	420	430	μΑ	3.0	convert	
D027A		_	280	430	440	μΑ	1.8	IPD ADC on (Note 1, Note 3)	
		_	300	450	460	μΑ	3.0	convert	
		_	320	470	480	μА	5.0		

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral Δ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

^{2:} The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

^{3:} A/D oscillator source is FRC.

23.4 DC Characteristics: PIC16(L)F720/721-I/E

23.4		HARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C \leq TA \leq +85°C for industrial						
Param.	1				-40°C ≤ TA	≤ +125°	C for extended		
No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions		
	VIL	Input Low Voltage							
		I/O PORT:							
D030		with TTL buffer	_	_	0.8	V	$4.5V \le VDD \le 5.5V$		
D030A			_	_	0.15 VDD	V	$1.8V \le VDD \le 4.5V$		
D031		with Schmitt Trigger buffer	_	_	0.2 VDD	V	$2.0V \le VDD \le 5.5V$		
		with I ² C levels	_	_	0.3 VDD	V			
	VIH	Input High Voltage							
		I/O ports:		_	_				
D040		with TTL buffer	2.0	_	_	V	4.5V ≤ VDD ≤ 5.5V		
D040A			0.25 VDD+ 0.8	_	_	V	$1.8V \le VDD \le 4.5V$		
D041		with Schmitt Trigger buffer	0.8 VDD	_	_	V	2.0V ≤ VDD ≤ 5.5V		
		with I ² C levels	0.7 VDD	_	_	V			
D042		MCLR	0.8 VDD	_	_	V			
	lı∟	Input Leakage Current ⁽¹⁾					l		
D060		I/O ports	_	± 5	± 125	nA	Vss ≤ VPIN ≤ VDD, Pin at high- impedance, 85°C		
				± 5	± 1000	nA	125°C		
D061		MCLR ⁽²⁾	_	± 50	± 200	nA	VSS ≤ VPIN ≤ VDD, 85°C		
	IPUR	PORTB Weak Pull-up Current			· I				
D070*		-	25	100	200		VDD = 3.3V, VPIN = VSS		
			25	140	300	μΑ	VDD = 5.0V, VPIN = VSS		
	VOL	Output Low Voltage							
D080		I/O ports	_	_	0.6	V	IOL = 8mA, VDD = 5V IOL = 6mA, VDD = 3.3V IOL = 1.8mA, VDD = 1.8V		
	Voн	Output High Voltage				•			
D090		I/O ports	VDD - 0.7	_	_	V	IOH = 3.5mA, VDD = 5V IOH = 3mA, VDD = 3.3V IOH = 1mA, VDD = 1.8V		
	Сю	Capacitive Loading Specs on	Output Pins	1					
D101A*		All I/O pins	_	_	50	pF			
	ЕР	Program Flash Memory							
D130		Cell Endurance	1k	10k	_	E/W	Temperature during programming: 10°C ≤ TA ≤ 40°C		
D131	VPR	VDD for Read	VMIN	_	_	V			
	VIHH	Voltage on MCLR/VPP during Erase/Program	8.0	_	9.0	V	Temperature during programming: 10°C ≤ TA ≤ 40°C		
D132	VPEW	VDD for Write or Row Erase	1.8 1.8	_	5.5 3.6	V	PIC16F720/721 PIC16LF720/721		
	IPPPGM*	Current on MCLR/VPP during Erase/Write	_	1.0	_	mA	Temperature during programming: 10°C ≤ TA ≤ 40°C		
	IDDPGM*	Current on VDD during Erase/ Write	_	5.0	_	mA	Temperature during programming: 10°C ≤ TA ≤ 40°C		

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined as current sourced by the pin.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

23.4 DC Characteristics: PIC16(L)F720/721-I/E (Continued)

	DC CH	HARACTERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended				
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
D133	TPEW	Erase/Write cycle time	_		2.8	ms	Temperature during programming: 10°C ≤ TA ≤ 40°C
D134*	TRETD	Characteristic Retention	_	40	_	Year	Provided no other specifications are violated
D135	EHEFC	High-Endurance Flash Cell	100K	_	_	E/W	0°C to +60°C Lower byte, Last 128 Addresses in Flash memory

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Negative current is defined as current sourced by the pin.

^{2:} The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

PDER = PDMAX (TJ - TA)/ θ JA⁽²⁾

W

23.5 Thermal Considerations

TH07

PDER

Standard Operating Conditions (unless otherwise stated) Operating temperature-40°C ≤ TA ≤ +125°C Param. Units **Conditions** Sym. Characteristic Typ. No. TH01 Thermal Resistance Junction to °C/W 20-pin PDIP package 62.2 $\theta \mathsf{J} \mathsf{A}$ Ambient 75.0 °C/W 20-pin SOIC package 89.3 °C/W 20-pin SSOP package 43.0 °C/W 20-pin QFN 4x4mm package TH02 Thermal Resistance Junction to °C/W 20-pin PDIP package θ JC 27.5 Case 23.1 °C/W 20-pin SOIC package °C/W 20-pin SSOP package 31.1 5.3 °C/W 20-pin QFN 4x4mm package TH03 ТЈМАХ Maximum Junction Temperature 150 ٥С TH04 PD = PINTERNAL + PI/O PD Power Dissipation W $PINTERNAL = IDD \times VDD^{(1)}$ TH05 **PINTERNAL Internal Power Dissipation** W $PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD -$ TH06 Pı/o I/O Power Dissipation W VOH))

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

Derated Power

^{2:} TA = Ambient Temperature; TJ = Junction Temperature

23.6 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. TppS


2. TPPO			
Т			
F	Frequency	Т	Time
Lowerca	ase letters (pp) and their meanings:		
рр			
СС	CCP1	osc	CLKIN
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	t0	TOCKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upperca	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (High-impedance)	V	Valid

Ζ

High-impedance


FIGURE 23-2: LOAD CONDITIONS

Low




23.7 AC Characteristics: PIC16F720/721-I/E

FIGURE 23-3: PIC16F720/721 VOLTAGE FREQUENCY GRAPH, -40°C ≤ TA ≤+125°C












FIGURE 23-6: CLOCK TIMING




TABLE 23-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

	Standard Operating Conditions (unless otherwise stated) Operating temperature -40 °C \leq TA \leq +125 °C										
Param. No.	Sym Characteristic Min Typt Max Units Conditions										
OS01	Fosc	External CLKIN Frequency ⁽¹⁾	DC	_	16	MHz	EC Oscillator mode				
OS02	Tosc	External CLKIN Period ⁽¹⁾	63	_	∞	ns	EC Oscillator mode				
OS03	TCY	Instruction Cycle Time ⁽¹⁾	250	Tcy	DC	ns	Tcy = 4/Fosc				

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to CLKIN pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

TABLE 23-2: OSCILLATOR PARAMETERS⁽¹⁾

Standard Operating Conditions (unless otherwise stated)

Operating Temperature -40°C ≤ TA ≤ +125°C

Param. No.	Sym	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions
OS08	HFosc	Internal Calibrated HFINTOSC Frequency ^(2, 3)	± 2%	_	16.0	_	MHz	$0^{\circ}C \le TA \le +60^{\circ}C$, $VDD \ge 2.5V$
			± 3%	_	16.0	_	MHz	$+60^{\circ}C \leq T_A \leq +85^{\circ}C, \\ V_{DD} \geq 2.5V$
			± 5%	_	16.0	_	MHz	-40 °C \leq TA \leq +125°C
OS08	MFosc	Internal Calibrated MFINTOSC Frequency ^(2, 3)	± 2%	_	500	_	kHz	$0^{\circ}C \le TA \le +60^{\circ}C$, $VDD \ge 2.5V$
			± 3%	_	500	_	kHz	$+60^{\circ}C \leq TA \leq +85^{\circ}C, \\ VDD \geq 2.5V$
			± 5%	_	500	_	kHz	-40 °C \leq TA \leq +125°C
OS10*	Tiosc st	HFINTOSC 16 MHz and MFINTOSC 500 kHz Oscillator Wake-up from Sleep Start-up Time	_	_	5	8	μS	

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the CLKIN pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.
 - 2: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.
 - 3: The frequency tolerance of the internal oscillator is ±2% from 0-60°C and ±3% from 60-85°C (see Figure 23-5).

FIGURE 23-7: CLKOUT AND I/O TIMING




TABLE 23-3: CLKOUT AND I/O TIMING PARAMETERS

		Conditions (unless otherwise stated) e -40°C \leq TA \leq +125°C					
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS11*	TosH2ckL	Fosc↑ to CLKOUT↓ (1)	_	_	70	ns	VDD = 3.3-5.0V
OS12*	TosH2ckH	Fosc↑ to CLKOUT↑ (1)	_	_	72	ns	VDD = 3.3-5.0V
OS13*	TCKL2IOV	CLKOUT↓ to Port out valid ⁽¹⁾	_	_	20	ns	
OS14*	TioV2ckH	Port input valid before CLKOUT ⁽¹⁾	Tosc + 200 ns	_	_	ns	
OS15*	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	_	50	70*	ns	VDD = 3.3-5.0V
OS16*	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50	_	_	ns	VDD = 3.3-5.0V
OS17*	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	_	_	ns	
OS18*	TioR	Port output rise time	_	15 40	32 72	ns	VDD = 2.0V VDD = 3.3-5.0V
OS19*	TioF	Port output fall time		28 15	55 30	ns	VDD = 2.0V VDD = 3.3-5.0V
OS20*	TINP	INT pin input high or low time	25	_	_	ns	
OS21*	TRBP	PORTB interrupt-on-change new input level time	Tcy	_	_	ns	

^{*} These parameters are characterized but not tested.

Note 1: Measurements are taken in EC mode where CLKOUT output is 4 x Tosc.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

FIGURE 23-8: BROWN-OUT RESET TIMING AND CHARACTERISTICS




TABLE 23-4: RESET, WATCHDOG TIME, POWER-UP TIMER, AND BROWN-OUT RESET PARAMETERS

Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
30*	ТмсL	MCLR Pulse Width (low)	2 5			μS μS	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$ $VDD = 5V^{(1)}$
31	TWDT	Standard Watchdog Timer Time-out Period (No Prescaler) ⁽²⁾	10 10	18 18	27 33	ms ms	$VDD = 3.3V-5V, -40^{\circ}C \text{ to } +85^{\circ}C$ $VDD = 3.3V-5V^{(1)}$
33*	TPWRT	Power-up Timer Period, $\overline{PWRTE} = 0$	40	65	140	ms	
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset	_	_	2.0	μS	
35	VBOR	Brown-out Reset Voltage	1.80	1.9	2.1	V	
36*	VHYST	Brown-out Reset Hysteresis	0	25	50	mV	
37*	TBORDC	Brown-out Reset DC Response	1	3	5 10	μS	VDD ≤ VBOR, -40°C to +85°C VDD ≤ VBOR

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** Voltages above 3.6V require that the regulator be enabled.
 - 2: Design Target. If unable to meet this target, the maximum can be increased, but the minimum cannot be changed.

FIGURE 23-9: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS





TABLE 23-5: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C ≤ TA ≤ +125°C Param. Sym. Characteristic Min. Units **Conditions** Typ† Max. No. 40* Тт0Н T0CKI High Pulse No 0.5 Tcy + 20ns Width Prescaler With 10 ns Prescaler 41* TTOL T0CKI Low Pulse No 0.5 Tcy + 20ns Width Prescaler With 10 ns Prescaler 42* TT0P T0CKI Period Greater of: N = prescale value ns (2, 4, ..., 256) 20 or TCY + 40 Ν 45* TT1H Synchronous, No T1CKI 0.5 Tcy + 20ns High Prescaler Time Synchronous, with 15 ns Prescaler Asynchronous 30 ns 46* T_T1L T1CKI Synchronous, No 0.5 Tcy + 20ns Low Time Prescaler Synchronous, with 15 ns Prescaler Asynchronous 30 ns 47* T_T1P T1CKI Synchronous Greater of: N = prescale value ns Input 30 or Tcy + 40 (1, 2, 4, 8)Period Asynchronous 60 ns 49* TCKEZ Delay from External Clock Edge to 2 Tosc 7 Tosc Timers in Sync

Timer Increment

TMR1

FIGURE 23-10: CAPTURE/COMPARE/PWM TIMINGS (CCP)



mode

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 23-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

	Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C ≤ TA ≤ +125°C											
Param. No.	Sym.	Characteris	stic	Min.	Тур†	Max.	Units	Conditions				
CC01*	TccL	CCP Input Low Time	No Prescaler	0.5Tcy + 20	_	_	ns					
			With Prescaler	20	_	_	ns					
CC02*	TccH	CCP Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns					
			With Prescaler	20	_	_	ns					
CC03*	TccP	CCP Input Period		3Tcy + 40 N	_	_	ns	N = prescale value (1, 4 or 16)				

^{*} These parameters are characterized but not tested.

TABLE 23-7: PIC16F720/721 A/D CONVERTER (ADC) CHARACTERISTICS

•	Operating Conditions (unless otherwise stated) /DD = 3.0V, TA = 25°C											
Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions					
AD01	NR	Resolution	_		8	bit						
AD02	EIL	Integral Error	_	_	±1.7	LSb	VDD = 3.0V					
AD03	EDL	Differential Error	_	_	±1	LSb	No missing codes VDD = 3.0V					
AD07	Egn	Gain Error	_	_	±1.5	LSb	VDD = 3.0V					
AD07	VAIN	Full-Scale Range	Vss	_	VDD	V						
AD08*	ZAIN	Recommended Impedance of Analog Voltage Source	_	ı	10	kΩ						

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 23-8: PIC16F720/721 A/D CONVERSION REQUIREMENTS

	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ Ta ≤ +125°C											
Param. No.	Sym.	Characteristic	Min.	Typ†	Max.	Units	Conditions					
AD130*	TAD	A/D Clock Period	1.0 4.0		9.0 16.0	μS μS	$V_{DD} > 2.0V^{(2)}$ $V_{DD} \le 2.0V^{(2)}$					
		A/D Internal RC Oscillator Period	1.0	2.0	6.0	μS	(ADRC mode)					
AD131	TCNV	Conversion Time (not including Acquisition Time) ⁽¹⁾	_	10.5	_	TAD	Set GO/DONE bit to new data in A/D Result register					
AD132*	TACQ	Acquisition Time		2	_	μS	VDD = 3.0V, EC or INTOSC Clock mode ⁽³⁾					


- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: The ADRES register may be read on the following TCY cycle.
 - 2: Setting of 16.0 μ s TAD not recommended for temperature > 85°C.
 - 3: If ADRC mode is selected for use with VDD ≤ 2.0V, longer acquisition times will be required (see Section 9.3 "A/D Acquisition Requirements")

FIGURE 23-11: PIC16F720/721 A/D CONVERSION TIMING (NORMAL MODE)



Note 1: If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

FIGURE 23-12: PIC16F720/721 A/D CONVERSION TIMING (SLEEP MODE)



Note 1: If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

FIGURE 23-13: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 23-9: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

	Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$										
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions				
US120*	TCKH2DTV		3.0-5.5V	_	80	ns					
		Clock high to data-out valid	1.8-5.5V	_	100	ns					
US121*	TCKRF	Clock out rise time and fall time	3.0-5.5V	_	45	ns					
		(Master mode)	1.8-5.5V	_	50	ns					
US122*	TDTRF	Data-out rise time and fall time	3.0-5.5V	_	45	ns					
			1.8-5.5V	_	50	ns					

^{*} These parameters are characterized but not tested.

FIGURE 23-14: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 23-10: USART SYNCHRONOUS RECEIVE REQUIREMENTS

	Standard Operating Conditions (unless otherwise stated) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$								
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions			
US125*	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK ↓ (DT hold time)	10	_	ns				
US126*	TCKL2DTL	Data-hold after CK ↓ (DT hold time)	15	_	ns				

^{*} These parameters are characterized but not tested.

FIGURE 23-15: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)




FIGURE 23-16: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)




FIGURE 23-17: SPI SLAVE MODE TIMING (CKE = 0)




FIGURE 23-18: SPI SLAVE MODE TIMING (CKE = 1)




TABLE 23-11: SPI MODE REQUIREMENTS

Param. No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TSSL2SCH, TSSL2SCL	SS↓ to SCK↓ or SCK↑ input		Tcy		_	ns	
SP71*	TscH	SCK input high time (Slave mode)		Tcy + 20	_	_	ns	
SP72*	TscL	SCK input low time (Slave mode)		Tcy + 20	_	_	ns	
SP73*	TDIV2SCH, TDIV2SCL	Setup time of SDI data input to SCF	Cedge	100	_	_	ns	
SP74*	TSCH2DIL, TSCL2DIL	Hold time of SDI data input to SCK	edge	100	_	_	ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V	_	10	25	ns	
			1.8-5.5V	_	25	50	ns	
SP76*	TDOF	SDO data output fall time		_	10	25	ns	
SP77*	TssH2DoZ	SS↑ to SDO output high-impedance	•	10	_	50	ns	
SP78*	TscR	SCK output rise time	3.0-5.5V	_	10	25	ns	
		(Master mode)	1.8-5.5V	_	25	50	ns	
SP79*	TscF	SCK output fall time (Master mode)		_	10	25	ns	
SP80*	TscH2doV,	SDO data output valid after SCK	3.0-5.5V	_	_	50	ns	
	TscL2doV	edge	1.8-5.5V	_	_	145	ns	
SP81*	TDOV2SCH, TDOV2SCL	SDO data output setup to SCK edge		Tcy	_	_	ns	
SP82*	TssL2DoV	SDO data output valid after SS ↓ edge		_	_	50	ns	
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5TcY + 40		_	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 23-19: I²C BUS START/STOP BITS TIMING




TABLE 23-12: I²C BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Charact	eristic	Min.	Тур	Max.	Units	Conditions
SP90*	Tsu:sta	Start condition	100 kHz mode	4700	_	_	ns	Only relevant for Repeated
		Setup time	400 kHz mode	600	_	_		Start condition
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	_	ns	After this period, the first
		Hold time	400 kHz mode	600	_	_		clock pulse is generated
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600	_	_		
SP93	THD:STO	Stop condition	100 kHz mode	4000	_	_	ns	
		Hold time	400 kHz mode	600	_	_		

^{*} These parameters are characterized but not tested.

FIGURE 23-20: I²C BUS DATA TIMING




TABLE 23-13: I²C BUS DATA REQUIREMENTS

Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions
100*	THIGH	Clock high time	100 kHz mode	4.0	_	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5TcY	_		
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μS	Device must operate at a minimum of 10 MHz
			SSP module	1.5TcY	_		
102*	TR	SDA and SCL rise time	100 kHz mode	_	1000	ns	
			400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	_	250	ns	
			400 kHz mode	20 + 0.1Св	250	ns	CB is specified to be from 10-400 pF
90*	Tsu:sta	Start condition setup time	100 kHz mode	4.7	_	μS	Only relevant for Repeated Start condition
			400 kHz mode	0.6	_	μS	
91*	THD:STA	Start condition hold time	100 kHz mode	4.0	_	μS	After this period the first clock pulse is generated
			400 kHz mode	0.6	_	μS	
106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μS	
107*	Tsu:dat	Data input setup time	100 kHz mode	250	_	ns	(Note 2)
			400 kHz mode	100	_	ns	
92*	Tsu:sto	Stop condition setup time	100 kHz mode	4.7	_	μS	
			400 kHz mode	0.6	_	μS	
109*	ТАА	Output valid from clock	100 kHz mode	_	3500	ns	(Note 1)
			400 kHz mode	_	_	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free before a new transmission can start
			400 kHz mode	1.3	_	μS	
	Св	Bus capacitive loadi	ng	_	400	pF	

^{*} These parameters are characterized but not tested.

- **Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
 - 2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

24.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

FIGURE 24-1: PIC16F720/721 MAX IDD vs. Fosc OVER VDD, EC MODE




FIGURE 24-2: PIC16F720/721 TYPICAL IDD vs. FOSC OVER VDD, EC MODE




FIGURE 24-3: PIC16LF720/721 MAX. IDD vs. FOSC OVER VDD, EC MODE




FIGURE 24-4: PIC16LF720/721 TYPICAL IDD vs. Fosc OVER VDD, EC MODE




FIGURE 24-5: PIC16F720/721 MAX. IDD vs. Fosc OVER VDD, MFINTOSC




FIGURE 24-6: PIC16F720/721 TYPICAL IDD vs. Fosc OVER VDD, MFINTOSC




FIGURE 24-7: PIC16LF720/721 MAX. IDD vs. Fosc OVER VDD, MFINTOSC




FIGURE 24-8: PIC16LF720/721 TYPICAL IDD vs. Fosc OVER VDD, MFINTOSC




FIGURE 24-9: PIC16F720/721 MAX. IDD vs. Fosc OVER VDD, HFINTOSC




FIGURE 24-10: PIC16F720/721 TYPICAL IDD vs. Fosc OVER VDD, HFINTOSC




FIGURE 24-11: PIC16LF720/721 MAX. IDD vs. Fosc OVER VDD, HFINTOSC




FIGURE 24-12: PIC16LF720/721 TYPICAL IDD vs. Fosc OVER VDD, HFINTOSC




FIGURE 24-13: PIC16F720/721 BASE IPD vs. VDD




FIGURE 24-14: PIC16LF720/721 MAXIMUM BASE IPD vs. VDD




FIGURE 24-15: PIC16LF720/721 TYPICAL BASE IPD vs. VDD




FIGURE 24-16: PIC16F720/721 WDT IPD vs. VDD




FIGURE 24-17: PIC16LF720/721 WDT IPD vs. VDD




FIGURE 24-18: PIC16F720/721 FIXED VOLTAGE REFERENCE IPD vs. VDD




FIGURE 24-19: PIC16LF720/721 FIXED VOLTAGE REFERENCE IPD vs. VDD




FIGURE 24-20: PIC16F720/721 BOR IPD vs. VDD





FIGURE 24-21: PIC16LF720/721 BOR IPD vs. VDD








FIGURE 24-23: SCHMITT TRIGGER INPUT THRESHOLD VIN vs. VDD OVER TEMPERATURE




FIGURE 24-24: SCHMITT TRIGGER INPUT THRESHOLD VIN vs. VDD OVER TEMPERATURE






FIGURE 24-25: Voh vs. Ioh OVER TEMPERATURE, VDD = 5.5V








FIGURE 24-28: Vol vs. Iol OVER TEMPERATURE, VDD = 5.5V





FIGURE 24-29: Vol vs. Iol OVER TEMPERATURE, VDD = 3.6








FIGURE 24-31: PIC16F720/721 PWRT PERIOD




FIGURE 24-32: PIC16F720/721 WDT TIME-OUT PERIOD





FIGURE 24-33: PIC16F720/721 HFINTOSC WAKE-UP FROM SLEEP START-UP TIME










FIGURE 24-35: TYPICAL FVR (X1 AND X2) VS. SUPPLY VOLTAGE (V) NORMALIZED AT 3.0V



PIC16(L)F720/721

FIGURE 24-36: TYPICAL FVR CHANGE VS. TEMPERATURE NORMALIZED AT 25°C



P	IC1	6(L)F	72	0/	72	1
---	-----	----	-----	----	----	----	---


	_	_	_	_	
N	n	т	ᆮ	c	•
ľ	v		ᆫ	J	


25.0 PACKAGING INFORMATION

25.1 Package Marking Information

20-Lead PDIP (300 mil)


Example





20-Lead QFN (4x4x0.9 mm)

PIN 1- XXXXXX XXXXXXX XXXXXXX YWWNNN Example



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

e3 Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC® designator (@3)


can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


* Standard PICmicro[®] device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

25.1 **Package Marking Information**


20-Lead SOIC (7.50 mm)




20-Lead SSOP (5.30 mm)



Example



Example



Legend: XX...X Customer-specific information Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') NNN Alphanumeric traceability code (e3) Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3)

In the event the full Microchip part number cannot be marked on one line, it will

can be found on the outer packaging for this package.

be carried over to the next line, thus limiting the number of available characters for customer-specific information.


Standard PICmicro® device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

25.2 Package Details

The following sections give the technical details of the packages.

20-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	N		20		
Pitch	е		.100 BSC		
Top to Seating Plane	Α	_	_	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	_	
Shoulder to Shoulder Width	Е	.300	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.980	1.030	1.060	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.045	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eB	-	_	.430	

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е		4.00 BSC	
Exposed Pad Width	E2	2.60	2.70	2.80
Overall Length	D		4.00 BSC	
Exposed Pad Length	D2	2.60	2.70	2.80
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	_	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126B

20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.50 BSC	
Optional Center Pad Width	W2			2.50
Optional Center Pad Length	T2			2.50
Contact Pad Spacing	C1		3.93	
Contact Pad Spacing	C2		3.93	
Contact Pad Width	X1			0.30
Contact Pad Length	Y1			0.73
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2126A

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-094C Sheet 1 of 2

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension Lim	nits	MIN	NOM	MAX	
Number of Pins	N		20		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	2.65	
Molded Package Thickness	A2	2.05	-	ı	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	12.80 BSC			
Chamfer (Optional)	h	0.25 - 0.75		0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0° - 8°		8°	
Lead Thickness	С	0.20 - 0.33		0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	N	IILLIMETER	S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Contact Pitch E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X20)	Х			0.60
Contact Pad Length (X20)	Υ			1.95
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.45		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		20	
Pitch	е		0.65 BSC	
Overall Height	Α	_	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	_
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1		1.25 REF	
Lead Thickness	С	0.09	_	0.25
Foot Angle	ф	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

PIC16(L)F720/721

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (September 2010)

Original release of this document.

Revision B (March 2011)

Updated the Electrical Specifications section.

Revision C (September 2011)

Reviewed title; Updated Table 1 and Table 1-1; Reviewed the Memory Organization section; Updated Section 3.6, Figures 3-4 and 3-5, Register 4-1 and Figure 4-2; Updated Registers 8-1 and 8-2; Reviewed the Oscillator Module section; Updated Table 10-1, Figures 11-1, 12-1 and Register 18-1; Updated the Summary of Registers Tables; Updated the Electrical Specifications section; Updated the DC and AC Characteristics Graphs and Charts section; Updated the Packaging Information section; Updated the Product Identification System section.

Revision D (February 2013)

Updated Table 1-1, Table 15-4 and Table 16-5; Updated the Electrical Specifications section; Updated the DC and AC Characteristics Graphs and Charts section; Other minor corrections.

Revision E (August 2013)

Deleted Example 18-2; Revised Table 23-7.

Revision F (December 2015)

Updated Table 2-1 and Table 23-7; Updated Register 7-1; Added 7.3.3 Section; Other corrections.

APPENDIX B: MIGRATING FROM OTHER PIC® DEVICES

This shows a comparison of features in the migration from another PIC® device, the PIC16F720, to the PIC16F721 device.

B.1 PIC16F690 to PIC16F721

TABLE B-1: FEATURE COMPARISON

Feature	PIC16F690	PIC16F721
Max. Operating Speed	20 MHz	16 MHz
Max. Program Memory (Words)	4K	4K
Max. SRAM (Bytes)	256	256
A/D Resolution	10-bit	8-bit
Timers (8/16-bit)	2/1	2/1
Oscillator Modes	8	4
Brown-out Reset	Υ	Υ
Internal Pull-ups	RA<5:0>, RB<7:4>	RA<5:0>, RB<7:4>
Interrupt-on-change	RA<5:0>, RB<7:4>	RA<5:0>, RB<7:4>
Comparator	2	0
EUSART	Y	Υ
Extended WDT	Y	N
Software Control Option of WDT/BOR	Y	Ν
INTOSC Frequencies	31 kHz - 8 MHz	500 kHz - 16 MHz
Pin Count	20	20

Note:

This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.

Note:

The user should verify that the device oscillator starts and performs as expected. Adjusting the loading capacitor values and/or the oscillator mode may be required.

THE MICROCHIP WEBSITE

Microchip provides online support via our website at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://www.microchip.com/support

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	Tape and Reel Temperature Option Range	/XX Package	XXX Pattern	Examples: a) PIC16F720-E/P 301 = Extended Temp., PDIP package, QTP pattern #301 b) PIC16F721T-I/SO = Tape and Reel, Industrial Temp., SOIC package
Device:	PIC16F720, PIC16LF720, PIC16F721,	PIC16LF721		Tompi, collo pastago
Temperature Range:	I = -40°C to +85°C E = -40°C to +125°C			
Package:	ML = Micro Lead Frame (QFN) P = Plastic DIP SO = SOIC SS = SSOP			
Pattern:	3-Digit Pattern Code for QTP (blank oth	nerwise)		Note 1: T= Available in tape and reel for all industrial devices except PDIP
				2: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2010-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0041-7

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614

Fax: 678-957-9614

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588

Fax: 86-23-8980-9500 **China - Dongguan** Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 **China - Qingdao**

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829

Fax: 86-24-2334-2393
China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300

Fax: 86-27-5980-5118
China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444

Fax: 91-80-3090-4424

India - New Delhi Tel: 91-11-4160-8631

Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200

Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828 **Taiwan - Taipei**

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0

Fax: 49-89-627-144-44 Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Microchip manufacturer:

Other Similar products are found below:

CY8C20524-12PVXIT MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F398KPMC-G-SNE2 MB95F478KPMC2-G-SNE2 MB95F696KPMC-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC-G-SNE2 MB95F354EPF-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 LC87F0G08AUJA-AH CP8361BT CG8421AF MB95F202KPF-G-SNE2 DF36014FPV 5962-8768407MUA MB95F318EPMC-G-SNE2 MB94F601APMC1-GSE1 MB95F656EPF-G-SNE2 LC78615E-01US-H LC87F5WC8AVU-QIP-H MB95F108AJSPMC-G-JNE1 73S1210F-68M/F/PJ MB89F538-101PMC-GE1 LC87F7DC8AVU-QIP-H MB95F876KPMC-G-SNE2 MB88386PMC-GS-BNDE1 LC87FBK08AU-SSOP-H LC87F2C64AU-QFP-H MB95F636KNWQN-G-118-SNE1 MB95F136NBSTPFV-GS-N2E1 LC87F5NC8AVU-QIP-E LC87F76C8AU-TQFP-E LC87F2G08AU-SSOP-E CP8085AT MB95F564KPF-G-UNE2 MC9S08PA4VWJ MC9S08QG8CDTE MC9S08SH4CWJR