

18/20-Pin Enhanced Flash Microcontrollers with nanoWatt Technology

Low-Power Features:

- Power-Managed modes:
 - Primary Run: XT, RC oscillator, 87 μA, 1 MHz, 2V
 - INTRC: 7 μA, 31.25 kHz, 2V
 - Sleep: 0.2 μA, 2V
- Timer1 oscillator: 1.8 μA, 32 kHz, 2V
- Watchdog Timer: 0.7 μA, 2V
- Wide operating voltage range:
 - Industrial: 2.0V to 5.5V

Oscillators:


- Three Crystal modes:
 - LP, XT, HS: up to 20 MHz
- Two External RC modes
- One External Clock mode:
- ECIO: up to 20 MHz
- Internal oscillator block:
- 8 user selectable frequencies: 31 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz, 8 MHz

Peripheral Features:

- 16 I/O pins with individual direction control
- High sink/source current: 25 mA
- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during Sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM (CCP) module:
 - Capture is 16-bit, max. resolution is 12.5 ns
 - Compare is 16-bit, max. resolution is 200 ns
 - PWM max. resolution is 10-bit
- 10-bit, 5-channel Analog-to-Digital converter
- Synchronous Serial Port (SSP) with SPI (Master/Slave) and I²C[™] (Slave)

Pin Diagram

18-Pin PDIP, SOIC



Special Microcontroller Features:

- 100,000 erase/write cycles Enhanced Flash program memory typical
- 1,000,000 typical erase/write cycles EEPROM data memory typical
- EEPROM Data Retention: > 40 years
- In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- Processor read/write access to program memory
- Low-Voltage Programming
- In-Circuit Debugging via two pins

	Program	n Memory	Data Memory			10-bit	ССР	SSP		Timers	
Device	Flash (Bytes)	# Single-Word Instructions	SRAM (Bytes)	EEPROM (Bytes)	I/O Pins	A/D (ch)	(PWM)	SPI	Slave I ² C™	8/16-bit	
PIC16F818	1792	1024	128	128	16	5	1	Y	Y	2/1	
PIC16F819	3584	2048	256	256	16	5	1	Y	Y	2/1	

Pin Diagrams




Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	9
3.0	Data EEPROM and Flash Program Memory	. 25
4.0	Oscillator Configurations	. 33
5.0	I/O Ports	39
6.0	Timer0 Module	. 53
7.0	Timer1 Module	. 57
8.0	Timer2 Module	. 63
9.0	Capture/Compare/PWM (CCP) Module	. 65
10.0	Synchronous Serial Port (SSP) Module	. 71
11.0	Analog-to-Digital Converter (A/D) Module	. 81
12.0	Special Features of the CPU	. 89
13.0	Instruction Set Summary	103
14.0	Development Support	111
15.0	Electrical Characteristics	115
16.0	DC and AC Characteristics Graphs and Tables	141
17.0	Packaging Information	155
Appe	ndix A: Revision History	165
Appe	ndix B: Device Differences	165
INDE	X	167
The I	/icrochip Web Site	173
Custo	mer Change Notification Service	173
Custo	mer Support	173
Read	er Response	174
PIC1	6F818/819 Product Identification System	175

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

· Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the operation of the PIC16F818/819 devices. Additional information may be found in the "PIC[®] Mid-Range MCU Family Reference Manual" (DS33023) which may be downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16F818/819 belongs to the Mid-Range family of the PIC[®] devices. The devices differ from each other in the amount of Flash program memory, data memory and data EEPROM (see Table 1-1). A block diagram of the devices is shown in Figure 1-1. These devices contain features that are new to the PIC16 product line:

- Internal RC oscillator with eight selectable frequencies, including 31.25 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz and 8 MHz. The INTRC can be configured as the system clock via the configuration bits. Refer to Section 4.5 "Internal Oscillator Block" and Section 12.1 "Configuration Bits" for further details.
- The Timer1 module current consumption has been greatly reduced from 20 μA (previous PIC16 devices) to 1.8 μA typical (32 kHz at 2V), which is ideal for real-time clock applications. Refer to Section 6.0 "Timer0 Module" for further details.
- The amount of oscillator selections has increased. The RC and INTRC modes can be selected with an I/O pin configured as an I/O or a clock output (Fosc/4). An external clock can be configured with an I/O pin. Refer to **Section 4.0 "Oscillator Configurations"** for further details.

TABLE 1-1:AVAILABLE MEMORY INPIC16F818/819 DEVICES

Device	Program	Data	Data
	Flash	Memory	EEPROM
PIC16F818	1K x 14	128 x 8	128 x 8


Device	Program	Data	Data
	Flash	Memory	EEPROM
PIC16F819	2K x14	256 x 8	256 x 8

There are 16 I/O pins that are user configurable on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- External Interrupt
- Change on PORTB Interrupt
- Timer0 Clock Input
- Low-Power Timer1 Clock/Oscillator
- Capture/Compare/PWM
- 10-bit, 5-channel Analog-to-Digital Converter
- SPI/I²C
- MCLR (RA5) can be configured as an Input

Table 1-2 details the pinout of the devices with descriptions and details for each pin.





Pin Name	PDIP/ SOIC Pin#	SSOP Pin#	QFN Pin#	l/O/P Type	Buffer Type	Description
						PORTA is a bidirectional I/O port.
RA0/AN0	17	19	23			
RA0				I/O	TTL	Bidirectional I/O pin.
AN0				I	Analog	Analog input channel 0.
RA1/AN1	18	20	24			
RA1				I/O	TTL	Bidirectional I/O pin.
AN1				I	Analog	Analog input channel 1.
RA2/AN2/VREF-	1	1	26			
RA2				I/O	TTL	Bidirectional I/O pin.
AN2				I	Analog	Analog input channel 2.
VREF-				I	Analog	A/D reference voltage (low) input.
RA3/AN3/VREF+	2	2	27			
RA3				I/O	TTL	Bidirectional I/O pin.
AN3				I	Analog	Analog input channel 3.
VREF+				I	Analog	A/D reference voltage (high) input.
RA4/AN4/T0CKI	3	3	28			
RA4				I/O	ST	Bidirectional I/O pin.
AN4				I	Analog	Analog input channel 4.
TOCKI				I	ST	Clock input to the TMR0 timer/counter.
RA5/MCLR/Vpp	4	4	1			
RA5				I	ST	Input pin.
MCLR				I	ST	Master Clear (Reset). Input/programming
						voltage input. This pin is an active-low Reset
Vpp				Р		to the device.
		. –		Р	_	Programming threshold voltage.
RA6/OSC2/CLKO	15	17	20		07	
RA6				I/O	ST	Bidirectional I/O pin.
OSC2				0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0		In RC mode, this pin outputs CLKO signal
OLINO				0		which has 1/4 the frequency of OSC1 and
						denotes the instruction cycle rate.
RA7/OSC1/CLKI	16	18	21			······································
RA7	10	10	21	I/O	ST	Bidirectional I/O pin.
OSC1				1/0	ST/CMOS(3)	Oscillator crystal input.
CLKI				I	_	External clock source input.
Legend: I = Input		0 =	= Outp	but	I/O =	Input/Output P = Power
- = Not us	sed		= TTL			Schmitt Trigger Input

TABLE 1-2:PIC16F818/819 PINOUT DESCRIPTIONS

 $\label{eq:Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.$

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

Pin Name	PDIP/ SOIC Pin#	SSOP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up or all inputs.
RB0/INT RB0 INT	6	7	7	I/O I	TTL ST ⁽¹⁾	Bidirectional I/O pin. External interrupt pin.
RB1/SDI/SDA RB1 SDI SDA	7	8	8	I/O I I/O	TTL ST ST	Bidirectional I/O pin. SPI data in. I ² C™ data.
RB2/SDO/CCP1 RB2 SDO CCP1	8	9	9	I/O O I/O	TTL ST ST	Bidirectional I/O pin. SPI data out. Capture input, Compare output, PWM output.
RB3/CCP1/PGM RB3 CCP1 PGM	9	10	10	I/O I/O I	TTL ST ST	Bidirectional I/O pin. Capture input, Compare output, PWM output. Low-Voltage ICSP™ Programming enable pir
RB4/SCK/SCL RB4 SCK SCL	10	11	12	I/O I/O I	TTL ST ST	Bidirectional I/O pin. Interrupt-on-change pin. Synchronous serial clock input/output for SPI Synchronous serial clock input for I ² C.
RB5/SS RB5 SS	11	12	13	I/O I	TTL TTL	Bidirectional I/O pin. Interrupt-on-change pin. Slave select for SPI in Slave mode.
RB6/T1OSO/T1CKI/PGC RB6 T1OSO T1CKI PGC	12	13	15	I/O O I I	TTL ST ST ST ⁽²⁾	Interrupt-on-change pin. Timer1 Oscillator output. Timer1 clock input. In-circuit debugger and ICSP programming clock pin.
RB7/T1OSI/PGD RB7 T1OSI PGD	13	14	16	I/O I I	TTL ST ST ⁽²⁾	Interrupt-on-change pin. Timer1 oscillator input. In-circuit debugger and ICSP programming data pin.
Vss	5	5, 6	3, 5	Р	_	Ground reference for logic and I/O pins.
Vdd	14	15, 16	17, 19	Р	-	Positive supply for logic and I/O pins.

TABLE 1-2: PIC16F818/819 PINOUT DESCRIPTIONS (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.


2.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC16F818/819. These are the program memory and the data memory. Each block has its own bus, so access to each block can occur during the same oscillator cycle.

The data memory can be further broken down into the general purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

The data memory area also contains the data EEPROM memory. This memory is not directly mapped into the data memory but is indirectly mapped. That is, an indirect address pointer specifies the address of the data EEPROM memory to read/write. The PIC16F818 device's 128 bytes of data EEPROM memory have the address range of 00h-7Fh and the PIC16F819 device's 256 bytes of data EEPROM memory have the address range of 00h-FFh. More details on the EEPROM memory can be found in Section 3.0 "Data EEPROM and Flash Program Memory".

Additional information on device memory may be found in the *"PIC[®] Mid-Range Reference Manual"* (DS33023).




2.1 **Program Memory Organization**

The PIC16F818/819 devices have a 13-bit program counter capable of addressing an 8K x 14 program memory space. For the PIC16F818, the first 1K x 14 (0000h-03FFh) is physically implemented (see Figure 2-1). For the PIC16F819, the first 2K x 14 is located at 0000h-07FFh (see Figure 2-2). Accessing a location above the physically implemented address will cause a wraparound. For example, the same instruction will be accessed at locations 020h, 420h, 820h, C20h, 1020h, 1420h, 1820h and 1C20h.

The Reset vector is at 0000h and the interrupt vector is at 0004h.





2.2 Data Memory Organization

The data memory is partitioned into multiple banks that contain the General Purpose Registers and the Special Function Registers. Bits RP1 (Status<6>) and RP0 (Status<5>) are the bank select bits.

RP1:RP0	Bank
00	0
01	1
10	2
11	3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are the General Purpose Registers, implemented as static RAM. All implemented banks contain SFRs. Some "high use" SFRs from one bank may be mirrored in another bank for code reduction and quicker access (e.g., the Status register is in Banks 0-3).

Note:	EEPROM data memory description can be found in Section 3.0 "Data EEPROM and
	Flash Program Memory" of this data sheet.

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly through the File Select Register, FSR.

```
FIGURE 2-3:
```

PIC16F818 REGISTER FILE MAP

	ddress		Address	[Address	Addres		
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180	
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181	
PCL	02h	PCL	82h	PCL	102h	PCL	182	
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183	
FSR	04h	FSR	84h	FSR	104h	FSR	184	
PORTA	05h	TRISA	85h		105h		185	
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186	
	07h		87h		107h		187	
	08h		88h		108h 109h		188	
	09h 0Ah		89h	PCLATH	1091 10Ah		189	
PCLATH	0An 0Bh	PCLATH	8Ah	INTCON	10An 10Bh	PCLATH	18/	
	0Бh 0Ch		8Bh		10Dh		18E	
PIR1		PIE1 PIE2	8Ch	EEDATA EEADR	10Ch 10Dh	EECON1	180	
PIR2 TMR1L	0Dh 0Eh		8Dh		10Dh 10Eh	EECON2 Reserved ⁽¹⁾	18[
TMR1L TMR1H	0En 0Fh	PCON OSCCON	8Eh 8Fh	EEDATH EEADRH	10En 10Fh	Reserved ⁽¹⁾	18E 18F	
TICON	10h	OSCTUNE		EEADKI	110h	Reserved	186	
TMR2	1011 11h	USCIDINE	90h 91h		11011		190	
T2CON	12h	PR2	91h 92h					
SSPBUF	13h	SSPADD	9211 93h					
SSPCON	14h	SSPSTAT	931 94h					
CCPR1L	15h		9411 95h					
CCPR1H	16h		96h					
CCP1CON	17h		97h					
	18h		98h					
	19h		99h					
	1Ah		9Ah					
	1Bh		9Bh					
	1Ch		9Ch					
	1Dh		9Dh					
ADRESH	1Eh	ADRESL	9Eh					
ADCON0	1Fh	ADCON1	9Fh		11Fh		19F	
	20h	General Purpose Register	A0h		120h		1A	
General		32 Bytes	BFh					
Purpose Register 96 Bytes		Accesses 40h-7Fh	C0h	Accesses 20h-7Fh		Accesses 20h-7Fh		
Bank 0	7Fh	Bank 1	FFh	Bank 2	17Fh	Bank 3	1FF	
Unimple * Not a ph	nysical reg	ata memory locati		as '0'.				

FIGURE 2-4: PIC16F819 REGISTER FILE MAP

Д	File ddress	ŀ	File Address		File Address	File Address		
ndirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h	
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	181h	
PCL	02h	PCL	82h	PCL	102h	PCL	182h	
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h	
FSR	04h	FSR	84h	FSR	104h	FSR	184h	
PORTA	05h	TRISA	85h		105h		185h	
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h	
	07h		87h		107h		187h	
	08h		88h		108h		188h	
	09h		89h		109h		189h	
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah	
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh	
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18Ch	
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18Dh	
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved ⁽¹⁾	18Eh	
TMR1H	0Fh	OSCCON	8Fh	EEADRH	10Fh	Reserved ⁽¹⁾	18Fh	
T1CON	10h	OSCTUNE	90h		110h		190h	
TMR2	11h		91h					
T2CON	12h	PR2	92h					
SSPBUF	13h	SSPADD	93h					
SSPCON	14h	SSPSTAT	94h					
CCPR1L	15h		95h					
CCPR1H	16h		96h					
CCP1CON	17h		97h					
	18h		98h					
	19h		99h					
	1Ah		9Ah					
	1Bh		9Bh					
	1Ch		9Ch					
4005011	1Dh 1Eb	ADRESL	9Dh					
ADRESH	1Eh 1Fh		9Eh		11Fh		19Fh	
ADCON0		ADCON1	9Fh		120h		1A0ł	
	20h		A0h		12011		17101	
		General		General				
General Purpose		Purpose Register		Purpose		Accesses		
Register		80 Bytes		Register		20h-7Fh		
96 Bytes				80 Bytes				
,			EFh		16Fh			
		Accesses	F0h	Accesses	170h			
	7Fh	70h-7Fh	FFh	70h-7Fh	17Fh		1FFh	
Bank 0		Bank 1		Bank 2		Bank 3		
		ata memory locati	ons, read	as '0'.				
* Not a pł	nysical reg	jister.						

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1:SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 0											
00h ⁽¹⁾	INDF	Addressir	ng this locati	on uses cont	ents of FSR to	o address dat	a memory (n	ot a physical	register)	0000 0000	23
01h	TMR0	Timer0 M	odule Regis	ter						XXXX XXXX	53, 17
02h ⁽¹⁾	PCL	Program	Counter's (F	PC) Least Sig	nificant Byte					0000 0000	23
03h ⁽¹⁾	STATUS	IRP	RP1	RP0	то	PD	Z	DC	С	0001 1xxx	16
04h ⁽¹⁾	FSR	Indirect D	ata Memory	Address Poi	nter					xxxx xxxx	23
05h	PORTA	PORTA D	Data Latch w	hen written; F	PORTA pins w	hen read				xxx0 0000	39
06h	PORTB	PORTB D	Data Latch w	hen written; I	PORTB pins v	when read				xxxx xxxx	43
07h	—	Unimplen	nented							_	_
08h	—	Unimplen	nented							—	—
09h	—	Unimplen	nented							—	—
0Ah ^(1,2)	PCLATH	_	_		Write Buffer	for the upper	5 bits of the	Program Cou	unter	0 0000	23
0Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
0Ch	PIR1	_	ADIF		_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	20
0Dh	PIR2	_	_	_	EEIF	_	_	_	_	0	21
0Eh	TMR1L	Holding R	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								57
0Fh	TMR1H	Holding R	Register for tl	he Most Sign	ificant Byte of	f the 16-bit TM	/IR1 Register	r		xxxx xxxx	57
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	57
11h	TMR2	Timer2 M	odule Regis	ter						0000 0000	63
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	64
13h	SSPBUF	Synchron	ous Serial P	ort Receive I	Buffer/Transm	it Register				XXXX XXXX	71, 76
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	73
15h	CCPR1L	Capture/0	Compare/PW	/M Register (LSB)					XXXX XXXX	66, 67, 68
16h	CCPR1H	Capture/0	Compare/PW	/M Register (MSB)					XXXX XXXX	66, 67, 68
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	65
18h	—	Unimplen	nented							_	_
19h	—	Unimplen	nented							_	_
1Ah	—	Unimplen	nented							_	_
1Bh	_	Unimplen	nented							—	_
1Ch	—	Unimplen	nented							—	_
1Dh	_	Unimplen	nented							—	_
1Eh	ADRESH	A/D Resu	ılt Register ⊦	ligh Byte						XXXX XXXX	81
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	81

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

3: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:	
Bank 1												
80h ⁽¹⁾	INDF	Addressir	ng this locati	on uses conte	ents of FSR to	o address dat	ta memory (n	ot a physical	register)	0000 0000	23	
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	17, 54	
82h ⁽¹⁾	PCL	Program	Counter's (F	PC) Least Sig	nificant Byte			•	•	0000 0000	23	
83h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	16	
84h ⁽¹⁾	FSR	Indirect D	ect Data Memory Address Pointer xxxx xxxx									
85h	TRISA	TRISA7	TRISA6	TRISA5 ⁽³⁾	PORTA Data	a Direction Re	egister (TRIS	A<4:0>		1111 1111	39	
86h	TRISB	PORTB D	Data Directio	n Register						1111 1111	43	
87h	—	Unimplen	nented							—	—	
88h	—	Unimplen	nented							—	-	
89h	—	Unimplen	nented							—	—	
8Ah ^(1,2)	PCLATH	—	—	_	Write Buffer	for the upper	5 bits of the	PC		0 0000	23	
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18	
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	19	
8Dh	PIE2		_	_	EEIE			_	_	0	21	
8Eh	PCON	—	—	_	—	—	—	POR	BOR	dd	22	
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	—	IOFS	_	_	-000 -0	38	
90h ⁽¹⁾	OSCTUNE	—	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	36	
91h	—	Unimplen	nented							—	—	
92h	PR2		eriod Regist							1111 1111	68	
93h	SSPADD	Synchron	ous Serial P	ort (I ² C™ mo	de) Address	Register	T	r	r	0000 0000	71, 76	
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	72	
95h	_	Unimplen	nented							_		
96h	_	Unimplen	nented							_		
97h		Unimplen	nented							_	—	
98h	—	Unimplen	nented							—	—	
99h	—	Unimplen	nented							—	—	
9Ah	_	Unimplen	nented							—	—	
9Bh	—	Unimplen	nented							—	—	
9Ch	—	Unimplen	nented							—	—	
9Dh	—	Unimplen	nented							—	—	
9Eh	ADRESL	A/D Resu	It Register L	ow Byte		1	1	n	n	XXXX XXXX	81	
9Fh	ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	82	

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 $\label{eq:Legend: Legend: Legend: u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.$

Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

3: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 2											
100h ⁽¹⁾	INDF	Addressin	ng this locatio	on uses conte	ents of FSR to	address data	memory (not	t a physical re	egister)	0000 0000	23
101h	TMR0	Timer0 M	lodule Regist	ter						xxxx xxxx	53
102h ⁽¹	PCL	Program	Counter's (P	C) Least Sigr	ificant Byte					0000 0000	23
103h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	16
104h ⁽¹⁾	FSR	Indirect D	irect Data Memory Address Pointer							xxxx xxxx	23
105h	—	Unimpler	nplemented —							—	
106h	PORTB	PORTB [Data Latch w	hen written; P	ORTB pins w	hen read				XXXX XXXX	43
107h	—	Unimplen	nented							—	_
108h	—	Unimplen	nented							—	—
109h	—	Unimplen	nented							—	—
10Ah ^(1,2)	PCLATH	_	—	_	Write Buffer	for the upper	5 bits of the F	Program Cou	nter	0 0000	23
10Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
10Ch	EEDATA	EEPROM	I/Flash Data	Register Low	Byte					xxxx xxxx	25
10Dh	EEADR	EEPROM	1/Flash Addre	ess Register L	ow Byte					xxxx xxxx	25
10Eh	EEDATH	_	— EEPROM/Flash Data Register High Byte						xx xxxx	25	
10Fh	EEADRH	—	—	—	—	—	EEPROM/F High Byte	lash Address	Register	xxx	25
Bank 3											
180h ⁽¹⁾	INDF	Addressin	ng this locatio	on uses conte	ents of FSR to	address data	memory (not	t a physical re	egister)	0000 0000	23
181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	17, 54
182h ⁽¹⁾	PCL	Program	Counter's (P	C) Least Sigr	ificant Byte					0000 0000	23
183h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	16
184h ⁽¹⁾	FSR	Indirect D	ata Memory	Address Poir	nter					xxxx xxxx	23
185h	—	Unimplen	nented							—	_
186h	TRISB	PORTB [Data Direction	n Register						1111 1111	43
187h	_	Unimplen	nented							_	—
188h	_	Unimplen	nented								—
189h	_	Unimplen	nented								—
18Ah ^(1,2)	PCLATH		_	_	Write Buffer	for the upper	5 bits of the F	Program Cou	nter	0 0000	23
18Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
18Ch	EECON1	EEPGD	_	_	FREE	WRERR	WREN	WR	RD	xx x000	26
	1										25
18Dh	EECON2	LEFRON									
18Dh 18Eh	EECON2				p, e.e	,				0000 0000	—

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'. Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

3: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

2.2.2.1 Status Register

The Status register, shown in Register 2-1, contains the arithmetic status of the ALU, the Reset status and the bank select bits for data memory.

The Status register can be the destination for any instruction, as with any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the Status register as '000u uluu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register because these instructions do not affect the Z, C or DC bits from the Status register. For other instructions not affecting any status bits, see Section 13.0 "Instruction Set Summary".

Note:	The C and DC bits operate as a borrow
	and digit borrow bit, respectively, in
	subtraction. See the SUBLW and SUBWF
	instructions for examples.

REGISTER 2-1: STATUS: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

	R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
	IRP	RP1	RP0	TO	PD	Z	DC	С		
	bit 7					•		bit 0		
bit 7	1 = Bank 2	ter Bank Sele 2, 3 (100h-1F 0, 1 (00h-FFh	Fh)	or indirect a	ddressing)					
bit 6-5	11 = Bank 10 = Bank 01 = Bank 00 = Bank Each bank	Register Banł 3 (180h-1FFł 2 (100h-17Fł 1 (80h-FFh) 0 (00h-7Fh) is 128 bytes.	ר)	(used for dire	ect addressi	ing)				
bit 4	1 = After p	O: Time-out bit = After power-up, CLRWDT instruction or SLEEP instruction = A WDT time-out occurred								
bit 3		-down bit ower-up or by ecution of the								
bit 2	Z: Zero bit 1 = The re	sult of an arit sult of an arit	hmetic or log	ic operation						
bit 1	DC: Digit c 1 = A carry	arry/borrow b y-out from the	it (ADDWF, AI 4th low orde	DLW, SUBLW	and SUBWI		_{IS)} (1)			
bit 0	 0 = No carry-out from the 4th low order bit of the result C: Carry/borrow bit (ADDWF, ADDLW, SUBLW and SUBWF instructions)^(1,2) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 									
	Note 1: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand.									
	2: For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the source register.									
	Legend:									
	R = Reada	ahla hit	14/ 14/	itable bit		plemented		(

'1' = Bit is set

-n = Value at POR

x = Bit is unknown

'0' = Bit is cleared

2.2.2.2 OPTION_REG Register

The OPTION_REG register is a readable and writable register that contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the external INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2: OPTION_REG: OPTION REGISTER (ADDRESS 81h, 181h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0		
	bit 7							bit (
7	RBPU: PO	RTB Pull-up	Enable bit							
	 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values 									
t 6	INTEDG: I	nterrupt Edge	e Select bit							
		pt on rising e pt on falling e								
t 5	TOCS: TMI	R0 Clock Sou	irce Select bi	it						
	 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKO) 									
t 4	T0SE: TMR0 Source Edge Select bit									
 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin 										
t 3	PSA: Prescaler Assignment bit									
		aler is assigne aler is assigne								
t 2-0	PS2:PS0: Prescaler Rate Select bits									
	Bit Value	TMR0 Rate 1 : 2	WDT Rate							
	001	1:4	1:2							
	010 011	1 : 8 1 : 16	1:4 1:8							
	100	1:32	1:16							
	101	1:64	1:32							
	110 1:128 1:64 111 1:256 1:128									
	Legend:									
	R = Reada	able bit	W = Wr	itable bit	U = Unim	plemented	bit, read as	'0'		
	-n = Value	at POR	'1' = Bit	is set	'0' = Bit is	cleared	x = Bit is ι	unknown		

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register that contains various enable and flag bits for the TMR0 register overflow, RB port change and external RB0/INT pin interrupts. Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x			
	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF			
	bit 7							bit (
	GIE: Globa	al Interrupt Er	nable bit								
		es all unmask les all interrup		;							
	PEIE: Peripheral Interrupt Enable bit										
		es all unmask les all periphe									
TMR0IE: TMR0 Overflow Interrupt Enable bit											
		es the TMR0 les the TMR0									
INTE: RB0/INT External Interrupt Enable bit											
 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt 											
	RBIE: RB	Port Change	Interrupt Ena	able bit							
 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt 											
	TMR0IF: T	MR0 Overflo	w Interrupt F	lag bit							
	 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow 										
	INTF: RB0	/INT Externa	I Interrupt Fla	ng bit							
	 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external interrupt did not occur 										
	RBIF: RB	Port Change	Interrupt Flag	g bit							
	A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.										
	 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state 										
	Legend:										
	R = Reada	able bit	W = Wr	ritable bit	U = Unim	plemented	bit, read as	'0'			

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

2.2.2.4 PIE1 Register

This register contains the individual enable bits for the peripheral interrupts.

Note:	Bit PEIE (INTCON<6>) must be set to
	enable any peripheral interrupt.

-n = Value at POR

REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS 8Ch)

EN 2-4 .	FIEL FERIFIERAL INTERROFT ENABLE REGISTER T (ADDRESS 601)									
	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
		ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE		
	bit 7							bit 0		
bit 7	Unimplemer	nted: Read	d as '0'							
bit 6 ADIE: A/D Converter Interrupt Enable bit										
	1 = Enables 0 = Disables									
bit 5-4	Unimplemer	nted: Read	d as '0'							
bit 3 SSPIE: Synchronous Serial Port Interrupt Enable bit										
	1 = Enables the SSP interrupt									
	0 = Disables the SSP interrupt									
bit 2	CCP1IE: CCP1 Interrupt Enable bit									
	1 = Enables the CCP1 interrupt									
	0 = Disables									
bit 1	TMR2IE: TM				bit					
	1 = Enables the TMR2 to PR2 match interrupt									
h :+ 0	0 = Disables the TMR2 to PR2 match interrupt									
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit									
	 1 = Enables the TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt 									
	Legend:									
	R = Readab	ole bit	W = W	Vritable bit	U = Unin	nplemented	bit, read as	ʻ0'		

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

2.2.2.5 PIR1 Register

This register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-5: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1 (ADDRESS 0Ch)

	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	ADIF	—	_	SSPIF	CCP1IF	TMR2IF	TMR1IF
-	bit 7							bit 0

bit 7	Unimplemented: Read as '0'
bit 6	ADIF: A/D Converter Interrupt Flag bit
	1 = An A/D conversion completed
	 The A/D conversion is not complete
bit 5-4	Unimplemented: Read as '0'
bit 3	SSPIF: Synchronous Serial Port (SSP) Interrupt Flag bit
	 1 = The SSP interrupt condition has occurred and must be cleared in software before returning from the Interrupt Service Routine. The conditions that will set this bit are a transmission/ reception has taken place. 0 = No SSP interrupt condition has occurred
bit 2	CCP1IF: CCP1 Interrupt Flag bit
	<u>Capture mode:</u> 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred
	<u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred
	<u>PWM mode:</u> Unused in this mode.
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
	 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	1 = TMR1 register overflowed (must be cleared in software)
	0 = TMR1 register did not overflow
	Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.6 **PIE2** Register

The PIE2 register contains the individual enable bit for the EEPROM write operation interrupt.

REGISTER 2-6: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2 (ADDRESS 8Dh)

						•					
	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0			
	—	—	—	EEIE	—	—	—				
	bit 7							bit 0			
bit 7-5	Unimpleme	Unimplemented: Read as '0'									
bit 4	EEIE: EEPF	ROM Write	Operation Ir	terrupt Enal	ole bit						
	1 = Enable	EE write int	terrupt								
	0 = Disable	EE write in	terrupt								
bit 3-0	Unimpleme	ented: Rea	d as '0'								
	Legend:										
	R = Readab	ole bit	W = W	ritable bit	U = Unim	plemented	bit, read as '0	,			

2.2.2.7 **PIR2** Register

The PIR2 register contains the flag bit for the EEPROM write operation interrupt.

-n = Value at POR

Note:	Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropri- ate interrupt flag bits are clear prior to enabling an interrupt.
-------	---

x = Bit is unknown

'0' = Bit is cleared

REGISTER 2-7: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2 (ADDRESS 0Dh)

'1' = Bit is set

$\Box X Z^{-1}$.				INLGUL		ILCIOID LIV		
	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0
		—	—	EEIF	_	_	_	
	bit 7							bit 0
bit 7-5	Unimplemented: Read as '0'							
bit 4	EEIF: EEPROM Write Operation Interrupt Enable bit							
	1 = Enable EE write interrupt 0 = Disable EE write interrupt							
bit 3-0	Unimplem	ented: Rea	d as '0'					
	Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.2.2.8 **PCON Register**

Note:	Interrupt fleg bits get eet when an interrupt
note:	Interrupt flag bits get set when an interrupt
	condition occurs regardless of the state of
	its corresponding enable bit or the Global
	Interrupt Enable bit, GIE (INTCON<7>).
	User software should ensure the appropri-
	ate interrupt flag bits are clear prior to
	enabling an interrupt.

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR), a Brown-out Reset, an external MCLR Reset and WDT Reset.

-n = Value at POR

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a 'don't care' and is not necessarily predictable if the brownout circuit is disabled (by clearing the BOREN bit in the Configuration word).

REGISTER 2-8: PCON: POWER CONTROL REGISTER (ADDRESS 8Eh)

	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-x	
	_	_		—	_	_	POR	BOR	
	bit 7							bit 0	
bit 7-2	Unimplemented: Read as '0'								
bit 1	POR: Powe	er-on Reset	Status bit						
	 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) 							ccurs)	
bit 0	BOR: Brown-out Reset Status bit								
	 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) 								
	Legend:								
	R = Reada	able bit	W = W	/ritable bit	U = Unim	plemented I	bit, read as	'0'	

'0' = Bit is cleared


'1' = Bit is set

x = Bit is unknown

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable but are indirectly writable through the PCLATH register. On any Reset, the upper bits of the PC will be cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the application note *AN556, "Implementing a Table Read"* (DS00556).

2.3.2 STACK

The PIC16F818/819 family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.

2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 Indirect Addressing: INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 2-1: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDF register now will return the value of 0Ah

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no operation (although status bits may be affected).


A simple program to clear RAM locations, 20h-2Fh, using indirect addressing is shown in Example 2-2.

EXAMPLE 2-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

	MOVLW	0x20	;initialize pointer
	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	clear INDF register;
	INCF	FSR	;inc pointer
	BTFSS	FSR, 4	;all done?
	GOTO	NEXT	;NO, clear next
CONTINUE			
	:		;YES, continue

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (Status<7>) as shown in Figure 2-6.

FIGURE 2-6: DIRECT/INDIRECT ADDRESSING



3.0 DATA EEPROM AND FLASH PROGRAM MEMORY

The data EEPROM and Flash program memory are readable and writable during normal operation (over the full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are six SFRs used to read and write this memory:

- EECON1
- EECON2
- EEDATA
- EEDATH
- EEADR
- EEADRH

This section focuses on reading and writing data EEPROM and Flash program memory during normal operation. Refer to the appropriate device programming specification document for serial programming information.

When interfacing the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. These devices have 128 or 256 bytes of data EEPROM, with an address range from 00h to 0FFh. Addresses from 80h to FFh are unimplemented on the PIC16F818 device and will read 00h. When writing to unimplemented locations, the charge pump will be turned off.

When interfacing the program memory block, the EEDATA and EEDATH registers form a two-byte word that holds the 14-bit data for read/write and the EEADR and EEADRH registers form a two-byte word that holds the 13-bit address of the EEPROM location being accessed. These devices have 1K or 2K words of program Flash, with an address range from 0000h to 03FFh for the PIC16F818 and 0000h to 07FFh for the PIC16F819. Addresses above the range of the respective device will wraparound to the beginning of program memory.

The EEPROM data memory allows single byte read and write. The Flash program memory allows singleword reads and four-word block writes. Program memory writes must first start with a 32-word block erase, then write in 4-word blocks. A byte write in data EEPROM memory automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device for byte or word operations.

When the device is code-protected, the CPU may continue to read and write the data EEPROM memory. Depending on the settings of the write-protect bits, the device may or may not be able to write certain blocks of the program memory; however, reads of the program memory are allowed. When code-protected, the device programmer can no longer access data or program memory; this does NOT inhibit internal reads or writes.

3.1 EEADR and EEADRH

The EEADRH:EEADR register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 8K words of program EEPROM. When selecting a data address value, only the LSB of the address is written to the EEADR register. When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADR register.

If the device contains less memory than the full address reach of the address register pair, the Most Significant bits of the registers are not implemented. For example, if the device has 128 bytes of data EEPROM, the Most Significant bit of EEADR is not implemented on access to data EEPROM.

3.2 EECON1 and EECON2 Registers

EECON1 is the control register for memory accesses.

Control bit, EEPGD, determines if the access will be a program or data memory access. When clear, as it is when Reset, any subsequent operations will operate on the data memory. When set, any subsequent operations will operate on the program memory.

Control bits, RD and WR, initiate read and write, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write or erase operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write (or erase) operation is interrupted by a $\overline{\text{MCLR}}$ or a WDT Time-out Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and rewrite the location. The data and address will be unchanged in the EEDATA and EEADR registers.

Interrupt flag bit, EEIF in the PIR2 register, is set when the write is complete. It must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the EEPROM write sequence.

REGISTER 3-1:	EECON1:	EEPROM	ACCESS C	ONTROL	REGISTER	1 (ADDRI	ESS 18Ch)	
	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-0	R/S-0	R/S-0
	EEPGD		—	FREE	WRERR	WREN	WR	RD
	bit 7							bit 0
bit 7	EEPGD: Pr	ogram/Data	EEPROM	Select bit				
	 1 = Accesses program memory 0 = Accesses data memory Reads '0' after a POR; this bit cannot be changed while a write operation is in progress. 						jress.	
bit 6-5	Unimplem	ented: Read	d as '0'					
bit 4	FREE: EEF	PROM Force	ed Row Eras	se bit				
	 1 = Erase the program memory row addressed by EEADRH:EEADR on the next WR command 0 = Perform write-only 							
bit 3	WRERR: EEPROM Error Flag bit							
	 1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during normal operation) 0 = The write operation completed 					ring normal		
bit 2	WREN: EE	PROM Writ	e Enable bit					
	1 = Allows write cycles0 = Inhibits write to the EEPROM							
bit 1	WR: Write	Control bit						
	 1 = Initiates a write cycle. The bit is cleared by hardware once write is complete. The WR b can only be set (not cleared) in software. 0 = Write cycle to the EEPROM is complete 					The WR bit		
bit 0	RD: Read	Control bit						
		s an EEPR d) in softwar		D is cleared	l in hardwar	e. The RD I	bit can only	be set (not
	0 = Does r	not initiate a	n EEPROM	read				
	Legend:]

Legend:			
R = Readable bit	W = Writable bit	S = Set only	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

3.3 Reading Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available in the very next cycle in the EEDATA register; therefore, it can be read in the next instruction (see Example 3-1). EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

The steps to reading the EEPROM data memory are:

- 1. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
- 2. Clear the EEPGD bit to point to EEPROM data memory.
- 3. Set the RD bit to start the read operation.
- 4. Read the data from the EEDATA register.

	L J-1.		.,	
BANKSEL	EEADR		;	Select Bank of EEADR
MOVF	ADDR, W		;	
MOVWF	EEADR		;	Data Memory Address
			;	to read
BANKSEL	EECON1		;	Select Bank of EECON1
BCF	EECON1,	EEPGD	;	Point to Data memory
BSF	EECON1,	RD	;	EE Read
BANKSEL	EEDATA		;	Select Bank of EEDATA
MOVF	EEDATA,	W	;	W = EEDATA

EXAMPLE 3-1: DATA EEPROM READ

3.4 Writing to Data EEPROM Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then, the user must follow a specific write sequence to initiate the write for each byte.

The write will not initiate if the write sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment (see Example 3-2).

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times except when updating EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

The steps to write to EEPROM data memory are:

- 1. If step 10 is not implemented, check the WR bit to see if a write is in progress.
- 2. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
- 3. Write the 8-bit data value to be programmed in the EEDATA register.
- 4. Clear the EEPGD bit to point to EEPROM data memory.
- 5. Set the WREN bit to enable program operations.
- 6. Disable interrupts (if enabled).
- 7. Execute the special five instruction sequence:
 - Write 55h to EECON2 in two steps (first to W, then to EECON2)
 - Write AAh to EECON2 in two steps (first to W, then to EECON2)
 - Set the WR bit
- 8. Enable interrupts (if using interrupts).
- 9. Clear the WREN bit to disable program operations.
- 10. At the completion of the write cycle, the WR bit is cleared and the EEIF interrupt flag bit is set (EEIF must be cleared by firmware). If step 1 is not implemented, then firmware should check for EEIF to be set, or WR to be clear, to indicate the end of the program cycle.

EXAMPLE 3-2: DATA EEPROM WRITE

	BANKSEL	EECON1		'	Select Bank of
				'	EECON1
		EECON1,	WR		Wait for write
	GOTO				to complete
	BANKSEL	EEADR		'	Select Bank of
				;	EEADR
	MOVF	ADDR, W		;	
	MOVWF	EEADR		;	Data Memory
				;	Address to write
	MOVF	VALUE, V	N.	;	
	MOVWF	EEDATA		;	Data Memory Value
				;	to write
	BANKSEL	EECON1		;	Select Bank of
				;	EECON1
	BCF	EECON1,	EEPGD	;	Point to DATA
				;	memory
	BSF	EECON1,	WREN	;	Enable writes
	BCF	INTCON,	GIE	;	Disable INTs.
	MOVLW	55h		;	
σg	MOVUR MOVUR MOVLW MOVWF	EECON2		;	Write 55h
uire	MOVLW	AAh		;	
ba	MOVWF	EECON2		;	Write AAh
ш о	BSF	EECON1,	WR	;	Set WR bit to
				;	begin write
	BSF	INTCON,	GIE	;	Enable INTs.
	BCF	EECON1,	WREN	;	Disable writes

3.5 Reading Flash Program Memory

To read a program memory location, the user must write two bytes of the address to the EEADR and EEADRH registers, set the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle in the EEDATA and EEDATH registers; therefore, it can be read as two bytes in the following instructions. EEDATA and EEDATH registers will hold this value until another read or until it is written to by the user (during a write operation).

BANKSEL	EEADRH		;	Select Bank of EEADRH
MOVF	ADDRH, W	1	;	
MOVWF	EEADRH		;	MS Byte of Program
			;	Address to read
MOVF	ADDRL, W	T	;	
MOVWF	EEADR		;	LS Byte of Program
			;	Address to read
BANKSEL	EECON1		;	Select Bank of EECON1
BSF	EECON1,	EEPGD	;	Point to PROGRAM
			;	memory
BSF	EECON1,	RD	;	EE Read
			;	
NOP			;	Any instructions
			;	here are ignored as
NOP			;	program memory is
			;	read in second cycle
			;	after BSF EECON1,RD
BANKSEL	EEDATA		;	Select Bank of EEDATA
MOVF	EEDATA,	W	;	DATAL = EEDATA
MOVWF	DATAL		;	
MOVF	EEDATH,	W	;	DATAH = EEDATH
MOVWF	DATAH		;	
1				

3.6 Erasing Flash Program Memory

The minimum erase block is 32 words. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 32 words of program memory is erased. The Most Significant 11 bits of the EEADRH:EEADR point to the block being erased. EEADR< 4:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the erase takes place. This is not Sleep mode, as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

3.6.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load EEADRH:EEADR with address of row being erased.
- Set EEPGD bit to point to program memory; set WREN bit to enable writes and set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase.

EXAMPLE 3-4:	ERASING A FLASH PROGRAM MEMORY ROW
--------------	------------------------------------

	BANKSEL	EEADRH	;	Select Bank of EEADRH
	MOVF	ADDRH, W	;	
	MOVWF	EEADRH	;	MS Byte of Program Address to Erase
	MOVF	ADDRL, W	;	
	MOVWF	EEADR	;	LS Byte of Program Address to Erase
ERASE ROW				
_	BANKSEL	EECON1	;	Select Bank of EECON1
	BSF	EECON1, EEE	PGD ;	Point to PROGRAM memory
	BSF	EECON1, WRE	EN ;	Enable Write to memory
	BSF	EECON1, FRE	E ;	Enable Row Erase operation
;				
	BCF	INTCON, GIE	c ;	Disable interrupts (if using)
	MOVLW	55h	;	
	MOVWF	EECON2	;	Write 55h
	MOVLW	AAh	;	
	MOVWF	EECON2	;	Write AAh
	BSF	EECON1, WR	;	Start Erase (CPU stall)
	NOP		;	Any instructions here are ignored as processor
			;	halts to begin Erase sequence
	NOP		;	processor will stop here and wait for Erase complete
			;	after Erase processor continues with 3rd instruction
	BCF	EECON1, FRE	E ;	Disable Row Erase operation
	BCF	EECON1, WRE		Disable writes
	BSF	INTCON, GIE	· ; c	Enable interrupts (if using)

3.7 Writing to Flash Program Memory

Flash program memory may only be written to if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT1:WRT0 of the device Configuration Word (Register 12-1). Flash program memory must be written in four-word blocks. A block consists of four words with sequential addresses, with a lower boundary defined by an address, where EEADR<1:0> = 00. At the same time, all block writes to program memory are done as write-only operations. The program memory must first be erased. The write operation is edge-aligned and cannot occur across boundaries.

To write to the program memory, the data must first be loaded into the buffer registers. There are four 14-bit buffer registers and they are addressed by the low 2 bits of EEADR.

The following sequence of events illustrate how to perform a write to program memory:

- Set the EEPGD and WREN bits in the EECON1 register
- Clear the FREE bit in EECON1
- Write address to EEADRH:EEADR
- Write data to EEDATH:EEDATA
- Write 55 to EECON2
- Write AA to EECON2
- Set WR bit in EECON 1

The user must follow the same specific sequence to initiate the write for each word in the program block by writing each program word in sequence (00, 01, 10, 11).

There are 4 buffer register words and all four locations **MUST** be written to with correct data.

After the "BSF EECON1, WR" instruction, if EEADR \neq xxxxx11, then a short write will occur. This short write-only transfers the data to the buffer register. The WR bit will be cleared in hardware after one cycle.

After the "BSF EECON1, WR" instruction, if EEADR = xxxxx11, then a long write will occur. This will simultaneously transfer the data from EEDATH:EEDATA to the buffer registers and begin the write of all four words. The processor will execute the next instruction and then ignore the subsequent instruction. The user should place NOP instructions into the second words. The processor will then halt internal operations for typically 2 msec in which the write takes place. This is not a Sleep mode, as the clocks and peripherals will continue to run. After the write cycle, the processor will resume operation with the 3rd instruction after the EECON1 write instruction.

After each long write, the 4 buffer registers will be reset to 3FFF.




FIGURE 3-1: BLOCK WRITES TO FLASH PROGRAM MEMORY

An example of the complete four-word write sequence is shown in Example 3-5. The initial address is loaded into the EEADRH:EEADR register pair; the four words of data are loaded using indirect addressing, assuming that a row erase sequence has already been performed.

EXAMPLE 3-5: WRITING TO FLASH PROGRAM MEMORY

; This write routine assumes the following: ; 1. The 32 words in the erase block have already been erased. ; 2. A valid starting address (the least significant bits = '00') is loaded into EEADRH:EEADR ; 3. This example is starting at 0x100, this is an application dependent setting. ; 4. The 8 bytes (4 words) of data are loaded, starting at an address in RAM called ARRAY. ; 5. This is an example only, location of data to program is application dependent. ; 6. word_block is located in data memory. BANKSEL EECON1 ;prepare for WRITE procedure EECON1, EEPGD BSF ; point to program memory EECON1, WREN BSF ;allow write cycles BCF EECON1, FREE ;perform write only BANKSEL word block MOVLW .4 MOVWF word block ;prepare for 4 words to be written BANKSEL EEADRH ;Start writing at 0x100 MOVLW 0x01 MOVWF ;load HIGH address EEADRH MOVLW 0x00 MOVWF EEADR ;load LOW address BANKSEL ARRAY MOVLW ARRAY ; initialize FSR to start of data MOVWF FSR LOOP BANKSEL EEDATA MOVF INDF, W ; indirectly load EEDATA MOVWF EEDATA INCF FSR. F ; increment data pointer MOVF INDF, W ; indirectly load EEDATH MOVWF EEDATH INCE FSR, F ; increment data pointer BANKSEL EECON1 ;required sequence MOVLW 0x55 MOVWF EECON2 MOVIW 0xAA ner MOVWF EECON2 BSF EECON1, WR ;set WR bit to begin write NOP ; instructions here are ignored as processor NOP BANKSEL EEADR INCF EEADR, f ;load next word address BANKSEL word_block DECFSZ word_block, f ; have 4 words been written? GOTO loop ;NO, continue with writing BANKSEL EECON1 BCF EECON1, WREN ;YES, 4 words complete, disable writes BSF INTCON, GIE ;enable interrupts

3.8 Protection Against Spurious Write

There are conditions when the device should not write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents an EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

3.9 Operation During Code-Protect

When the data EEPROM is code-protected, the microcontroller can read and write to the EEPROM normally. However, all external access to the EEPROM is disabled. External write access to the program memory is also disabled.

When program memory is code-protected, the microcontroller can read and write to program memory normally as well as execute instructions. Writes by the device may be selectively inhibited to regions of the memory depending on the setting of bits, WRT1:WRT0, of the Configuration Word (see **Section 12.1 "Configuration Bits"** for additional information). External access to the memory is also disabled.

TABLE 3-1:REGISTERS/BITS ASSOCIATED WITH DATA EEPROM AND
FLASH PROGRAM MEMORIES

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other Resets
10Ch	EEDATA	EEPROM	EEPROM/Flash Data Register Low Byte						xxxx xxxx	uuuu uuuu	
10Dh	EEADR	EEPROM/Flash Address Register Low Byte							xxxx xxxx	uuuu uuuu	
10Eh	EEDATH	_	_	EEPROM/Flash Data Register High Byte					xx xxxx	uu uuuu	
10Fh	EEADRH	_	—	-		—	EEPROM/Flash Address Register High Byte			xxx	uuu
18Ch	EECON1	EEPGD	_	_	FREE	WRERR	WREN	WR	RD	xx x000	xx q000
18Dh	EECON2	EEPROM Control Register 2 (not a physical register)									
0Dh	PIR2	_	_	_	EEIF	—	—	—	_	0	0
8Dh	PIE2	_	_	_	EEIE	—	_	_	_		0

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends upon condition. Shaded cells are not used by data EEPROM or Flash program memory.

4.0 OSCILLATOR CONFIGURATIONS


4.1 Oscillator Types

The PIC16F818/819 can be operated in eight different oscillator modes. The user can program three configuration bits (FOSC2:FOSC0) to select one of these eight modes (modes 5-8 are new PIC16 oscillator configurations):

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. RC External Resistor/Capacitor with Fosc/4 output on RA6
- 5. RCIO External Resistor/Capacitor with I/O on RA6
- 6. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 7. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 8. ECIO External Clock with I/O on RA6

4.2 Crystal Oscillator/Ceramic Resonators

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKI and OSC2/CLKO pins to establish oscillation (see Figure 4-1 and Figure 4-2). The PIC16F818/819 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.






TABLE 4-1: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR (FOR DESIGN GUIDANCE ONLY)

Osc Type	Crystal	Typical Capacitor Values Tested:			
	Freq	C1	C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	200 kHz	56 pF	56 pF		
	1 MHz	15 pF	15 pF		
	4 MHz	15 pF	15 pF		
HS	4 MHz	15 pF	15 pF		
	8 MHz	15 pF	15 pF		
	20 MHz	15 pF	15 pF		


Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.


See the notes following this table for additional information.

- Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 2: Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.
 - **3:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.



CERAMIC RESONATOR OPERATION (HS OR XT

OSC CONFIGURATION)



- **2:** A series resistor (Rs) may be required.
- 3: RF varies with the resonator chosen (typically between 2 M Ω to 10 M Ω).

TABLE 4-2: CERAMIC RESONATORS (FOR DESIGN GUIDANCE ONLY)

Typical Capacitor Values Used:								
Mode	Mode Freq OSC1 OSC2							
ХТ	455 kHz	56 pF	56 pF					
	2.0 MHz	47 pF	47 pF					
	4.0 MHz	33 pF	33 pF					
HS	8.0 MHz	27 pF	27 pF					
	16.0 MHz	22 pF	22 pF					

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.


See the notes following this table for additional information.

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode rather than XT mode is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor should be placed between the OSC2 pin and the resonator. As a good starting point, the recommended value of Rs is 330Ω .


4.3 External Clock Input

The ECIO Oscillator mode requires an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the ECIO Oscillator mode, the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 4-3 shows the pin connections for the ECIO Oscillator mode.



EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)




4.4 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal manufacturing variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 4-4 shows how the R/C combination is connected.


In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.





The RCIO Oscillator mode (Figure 4-5) functions like the RC mode except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

FIGURE 4-5: RCIO OSCILLATOR MODE



4.5 Internal Oscillator Block

The PIC16F818/819 devices include an internal oscillator block which generates two different clock signals; either can be used as the system's clock source. This can eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source which can be used to directly drive the system clock. It also drives the INTOSC postscaler which can provide a range of clock frequencies from 125 kHz to 4 MHz.

The other clock source is the internal RC oscillator (INTRC) which provides a 31.25 kHz (32 μs nominal period) output. The INTRC oscillator is enabled by selecting the INTRC as the system clock source or when any of the following are enabled:

- Power-up Timer
- Watchdog Timer

These features are discussed in greater detail in **Section 12.0 "Special Features of the CPU"**.

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (Register 4-2).

Note: Throughout this data sheet, when referring *specifically* to a generic clock source, the term "INTRC" may also be used to refer to the clock modes using the internal oscillator block. This is regardless of whether the actual frequency used is INTOSC (8 MHz), the INTOSC postscaler or INTRC (31.25 kHz).

4.5.1 INTRC MODES

Using the internal oscillator as the clock source can eliminate the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4 while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

4.5.2 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory but can be adjusted in the application. This is done by writing to the OSCTUNE register (Register 4-1). The tuning sensitivity is constant throughout the tuning range. The OSCTUNE register has a tuning range of $\pm 12.5\%$.

When the OSCTUNE register is modified, the INTOSC and INTRC frequencies will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately 8 * 32 μ s = 256 μ s); the INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred. Operation of features that depend on the 31.25 kHz INTRC clock source frequency, such as the WDT, Fail-Safe Clock Monitor and peripherals, will also be affected by the change in frequency.

REGISTER 4-1: OSCTUNE: OSCILLATOR TUNING REGISTER (ADDRESS 90h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	, R/W-0	R/W-0
—	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.5.3 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 4-2) controls several aspects of the system clock's operation.

The Internal Oscillator Select bits, IRCF2:IRCF0, select the frequency output of the internal oscillator block that is used to drive the system clock. The choices are the INTRC source (31.25 kHz), the INTOSC source (8 MHz) or one of the six frequencies derived from the INTOSC postscaler (125 kHz to 4 MHz). Changing the configuration of these bits has an immediate change on the multiplexor's frequency output.

4.5.4 MODIFYING THE IRCF BITS

The IRCF bits can be modified at any time regardless of which clock source is currently being used as the system clock. The internal oscillator allows users to change the frequency during run time. This is achieved by modifying the IRCF bits in the OSCCON register. The sequence of events that occur after the IRCF bits are modified is dependent upon the initial value of the IRCF bits before they are modified. If the INTRC (31.25 kHz, IRCF<2:0> = 000) is running and the IRCF bits are modified to any other value than '000', a 4 ms (approx.) clock switch delay is turned on. Code execution continues at a higher than expected frequency while the new frequency stabilizes. Time sensitive code should wait for the IOFS bit in the OSCCON register to become set before continuing. This bit can be monitored to ensure that the frequency is stable before using the system clock in time critical applications.

If the IRCF bits are modified while the internal oscillator is running at any other frequency than INTRC (31.25 kHz, IRCF<2:0> \neq 000), there is no need for a 4 ms (approx.) clock switch delay. The new INTOSC frequency will be stable immediately after the **eight** falling edges. The IOFS bit will remain set after clock switching occurs.


Note: Caution must be taken when modifying the IRCF bits using BCF or BSF instructions. It is possible to modify the IRCF bits to a frequency that may be out of the VDD specification range; for example, VDD = 2.0V and IRCF = 111 (8 MHz).

4.5.5 CLOCK TRANSITION SEQUENCE WHEN THE IRCF BITS ARE MODIFIED

Following are three different sequences for switching the internal RC oscillator frequency.

- Clock before switch: 31.25 kHz (IRCF<2:0> = 000)
 - 1. IRCF bits are modified to an INTOSC/INTOSC postscaler frequency.
 - 2. The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
 - 3. The clock switching circuitry then waits for eight falling edges of requested clock, after which it switches CLKO to this new clock source.
 - The IOFS bit is clear to indicate that the clock is unstable and a 4 ms (approx.) delay is started. Time dependent code should wait for IOFS to become set.
 - 5. Switchover is complete.
- Clock before switch: One of INTOSC/INTOSC postscaler (IRCF<2:0> ≠ 000)
 - 1. IRCF bits are modified to INTRC (IRCF<2:0> = 000).
 - 2. The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
 - 3. The clock switching circuitry then waits for eight falling edges of requested clock, after which it switches CLKO to this new clock source.
 - 4. Oscillator switchover is complete.
- Clock before switch: One of INTOSC/INTOSC postscaler (IRCF<2:0> ≠ 000)
 - 1. IRCF bits are modified to a different INTOSC/ INTOSC postscaler frequency.
 - 2. The clock switching circuitry waits for a falling edge of the current clock, at which point CLKO is held low.
 - 3. The clock switching circuitry then waits for eight falling edges of requested clock, after which it switches CLKO to this new clock source.
 - 4. The IOFS bit is set.
 - 5. Oscillator switchover is complete.

FIGURE 4-6: PIC16F818/819 CLOCK DIAGRAM



REGISTER 4-2: OSCCON: OSCILLATOR CONTROL REGISTER (ADDRESS 8Fh)

U-0	R/W-0	R/W-0	R/W-0	U-0	R-0	U-0	U-0
_	IRCF2	IRCF1	IRCF0	—	IOFS	_	_
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6-4	IRCF2:IRCF0: Internal Oscillator Frequency Select bits
	111 = 8 MHz (8 MHz source drives clock directly)
	110 = 4 MHz
	101 = 2 MHz
	100 = 1 MHz
	011 = 500 kHz
	010 = 250 kHz
	001 = 125 kHz
	000 = 31.25 kHz (INTRC source drives clock directly)
bit 3	Unimplemented: Read as '0'
bit 2	IOFS: INTOSC Frequency Stable bit
	1 = Frequency is stable
	0 = Frequency is not stable
bit 1-0	Unimplemented: Read as '0'
	Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the "PIC[®] Mid-Range MCU Family Reference Manual" (DS33023).

5.1 PORTA and the TRISA Register

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Note:	On	а	Pow	/er-or	n Reset,	the	pins
	POR	RTA<	:4:0>	are	configured	as	analog
	input	ts ar	nd rea	ad as	'0'.		

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input and with an analog input to become the RA4/AN4/ T0CKI pin. The RA4/AN4/T0CKI pin is a Schmitt Trigger input and full CMOS output driver.

Pin RA5 is multiplexed with the Master Clear module input. The RA5/MCLR/VPP pin is a Schmitt Trigger input.

Pin RA6 is multiplexed with the oscillator module input and external oscillator output. Pin RA7 is multiplexed with the oscillator module input and external oscillator input. Pin RA6/OSC2/CLKO and pin RA7/OSC1/CLKI are Schmitt Trigger inputs and full CMOS output drivers.

Pins RA<1:0> are multiplexed with analog inputs. Pins RA<3:2> are multiplexed with analog inputs and VREF inputs. Pins RA<3:0> have TTL inputs and full CMOS output drivers.

EXAMPLE 5-1:	INITIALIZING PORTA
$L \land A W \square L L J^{-} \square$	

BANKSEL	PORTA	; select bank of PORTA
CLRF	PORTA	; Initialize PORTA by
		; clearing output
		; data latches
BANKSEL	ADCON1	; Select Bank of ADCON1
MOVLW	0x06	; Configure all pins
MOVWF	ADCON1	; as digital inputs
MOVLW	0xFF	; Value used to
		; initialize data
		; direction
MOVWF	TRISA	; Set RA<7:0> as inputs

Name	Bit#	Buffer	Function
RA0/AN0	bit 0	TTL	Input/output or analog input.
RA1/AN1	bit 1	TTL	Input/output or analog input.
RA2/AN2/VREF-	bit 2	TTL	Input/output, analog input or VREF
RA3/AN3/VREF+	bit 3	TTL	Input/output, analog input or VREF+.
RA4/AN4/T0CKI	bit 4	ST	Input/output, analog input or external clock input for Timer0.
RA5/MCLR/VPP	bit 5	ST	Input, Master Clear (Reset) or programming voltage input.
RA6/OSC2/CLKO	bit 6	ST	Input/output, connects to crystal or resonator, oscillator output or 1/4 the frequency of OSC1 and denotes the instruction cycle in RC mode.
RA7/OSC1/CLKI	bit 7	ST/CMOS ⁽¹⁾	Input/output, connects to crystal or resonator or oscillator input.

TABLE 5-1: PORTA FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxx0 0000	uuu0 0000
85h	TRISA	TRISA7	TRISA6	TRISA5 ⁽¹⁾	PORTA	Data Dire	ection Reg	gister		1111 1111	1111 1111
9Fh	ADCON1	ADFM	ADCS2			PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Note 1: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

FIGURE 5-1: BLOCK DIAGRAM OF RA0/AN0:RA1/AN1 PINS




FIGURE 5-2:

BLOCK DIAGRAM OF RA3/AN3/VREF+ PIN




FIGURE 5-3: BLOCK DIAGRAM OF RA2/AN2/VREF- PIN






FIGURE 5-4:


BLOCK DIAGRAM OF RA4/AN4/T0CKI PIN
















5.2 PORTB and the TRISB Register

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION_REG<6>).

PORTB is multiplexed with several peripheral functions (see Table 5-3). PORTB pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTB pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISB as the destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Name	Bit#	Buffer	Function
RB0/INT	bit 0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1/SDI/SDA	bit 1	TTL/ST ⁽⁵⁾	Input/output pin, SPI data input pin or I ² C™ data I/O pin. Internal software programmable weak pull-up.
		TTL/ST ⁽⁴⁾	Input/output pin, SPI data output pin or Capture input/Compare output/PWM output pin. Internal software programmable weak pull-up.
RB3/CCP1/PGM ⁽³⁾	bit 3	TTL/ST ⁽²⁾	Input/output pin, Capture input/Compare output/PWM output pin or programming in LVP mode. Internal software programmable weak pull-up.
RB4/SCK/SCL	bit 4	TTL/ST ⁽⁵⁾	Input/output pin or SPI and I ² C clock pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5/SS	bit 5	TTL	Input/output pin or SPI slave select pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6/T1OSO/T1CKI/ PGC	bit 6	TTL/ST ⁽²⁾	Input/output pin, Timer1 oscillator output pin, Timer1 clock input pin or serial programming clock (with interrupt-on-change). Internal software programmable weak pull-up.
RB7/T1OSI/PGD	bit 7	TTL/ST ⁽²⁾	Input/output pin, Timer1 oscillator input pin or serial programming data (with interrupt-on-change). Internal software programmable weak pull-up.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: Low-Voltage ICSP[™] Programming (LVP) is enabled by default which disables the RB3 I/O function. LVP must be disabled to enable RB3 as an I/O pin and allow maximum compatibility to the other 18-pin mid-range devices.

- 4: This buffer is a Schmitt Trigger input when configured for CCP or SSP mode.
- **5:** This buffer is a Schmitt Trigger input when configured for SPI or I²C mode.

TABLE 5-4:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTB
------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB	ORTB Data Direction Register							1111 1111	1111 1111
81h, 181h	OPTION_REG	RBPU	BPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 1111 1111 1111 1111								1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.





FIGURE 5-9: BLOCK DIAGRAM OF RB1 PIN









FIGURE 5-11: BLOCK DIAGRAM OF RB3 PIN









FIGURE 5-13: BLOCK DIAGRAM OF RB5 PIN









FIGURE 5-15: BLOCK DIAGRAM OF RB7 PIN



6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- Interrupt-on-overflow from FFh to 00h
- Edge select for external clock

Additional information on the Timer0 module is available in the "PIC[®] Mid-Range MCU Family Reference Manual" (DS33023).

Figure 6-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

6.1 Timer0 Operation

Timer0 operation is controlled through the OPTION_REG register (see Register 2-2). Timer mode is selected by clearing bit TOCS (OPTION_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit T0CS (OPTION_REG<5>). In Counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/AN4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (OPTION_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.3 "Using Timer0 with an External Clock".

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. **Section 6.4** "**Prescaler**" details the operation of the prescaler.

6.2 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit, TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit, TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep since the timer is shut-off during Sleep.

FIGURE 6-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER



© 2001-2013 Microchip Technology Inc.

6.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

6.4 Prescaler

There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice versa. This prescaler is not readable or writable (see Figure 6-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

OPTION_	REG: OPTI	ON REGI	STER (AD	DRESS 81h,	181h)					
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0			
bit 7					·		bit 0			
RBPU: PC	RTB Pull-up	Enable bit								
	1 = PORTB pull-ups are disabled									
1 = Interro	upt on rising	edge of RB	0/INT pin							
		•								
1 = Transi										
		•	(CLKO)							
TOSE: TM	T0SE: TMR0 Source Edge Select bit									
	•			•						
PSA: Pres	PSA: Prescaler Assignment bit									
	•			e						
000	1:2	1:1								
001	1:4	1:2								
100	1:32	1:16								
101	1:64	1:32								
110 111	1 : 128 1 : 256									
1										
-	abla bit	10/ 1	Nritabla hit		lomontod b	it read as '	0'			
				•						
	-n = Value at POR $(1)^2$ = Bit is set $(0)^2$ = Bit is cleared x = Bit is unknown									
Note:	Note: To avoid an unintended device Reset, the instruction sequence shown in the "PIC®									
	Mid-Range MCU Family Reference Manual" (DS33023) must be executed when									
	changing th			t from Timer0	to the WDI	. This sequ	ience must			
	R/W-1 RBPU bit 7 RBPU: PC 1 = PORT 0 = PORT INTEDG: I 1 = Intern 0 = Intern TOCS: TM 1 = Transi 0 = Intern TOSE: TM 1 = Increm 0 = Intern PSA: Presc 1 = Presca 0 = Presca PS2:PS0: Bit Value 000 011 100 111 Legend: R = Reada -n = Value	R/W-1R/W-1RBPUINTEDGbit 7RBPU: PORTB Pull-up1 = PORTB pull-ups a0 = PORTB pull-ups a0 = PORTB pull-ups aINTEDG: Interrupt Edg1 = Interrupt on rising0 = Interrupt on fallingTOCS: TMR0 Clock So1 = Transition on TOCK0 = Internal instructionTOSE: TMR0 Source E1 = Increment on high-0 = Increment on low-toPSA: Prescaler Assign1 = Prescaler is assign0 = Prescaler is assign0 = Prescaler is assign0 = S2:PS0: Prescaler RaBit Value TMR0 Rate0001 : 20011 : 40101 : 80111 : 161001 : 321011 : 641101 : 1281111 : 256Legend:R = Readable bit-n = Value at PORNote: To avoid an Mid-Range	R/W-1R/W-1R/W-1RBPUINTEDGTOCSbit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabledINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RE0 = Interrupt on falling edge of RETOCS: TMR0 Clock Source Select1 = Transition on TOCKI pin0 = Internal instruction cycle clockTOSE: TMR0 Source Edge Select til1 = Increment on high-to-low trans0 = Increment on low-to-high trans0 = Increment on low-to-high transPSA: Prescaler Assignment bit1 = Prescaler is assigned to the W0 = Prescaler is assigned to the TPS2:PS0: Prescaler Rate Select toBit Value TMR0 Rate WDT Rate0001:20101:81:40111:161:321:001:281:101:1281:261:1281:101:1281:111:2561:1281:1281:111:1281:1281:111:1281:1281:1281:1281:111:1281:1281:1281:1281:1281:1281:1281:1281:1281:1281:1281:1281:111:1281:1281:1281:1281:1281:11 <tr< td=""><td>R/W-1R/W-1R/W-1R/W-1$\overline{\text{RBPU}}$INTEDGTOCSTOSEbit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individualINTEDG:Interrupt Edge Select bit1 = Interrupt on rising edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pinTOCS:TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE:TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOC0 = Increment on low-to-high transition on TOC0 = Increment on low-to-high transition on TOC0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulPS2:PS0:Prescaler Rate Select bitsBit ValueTMR0 Rate0001 : 20111 : 641 : 321101 : 1281111 : 2561 : 1281111 : 2561 : 12811211311411411511511611111711111111281128Image: Distribution on the transition on the transi</td><td>R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch value INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on TOCKI pin 0 = Internal instruction cycle clock (CLKO) TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module PS2:PS0: Prescaler Rate Select bits Bit Value TMR0 Rate 001 1:4 011 1:16 100 1:32 110 1:28 Legend: W = Writable bit U = Unimp -n = Value at POR <td< td=""><td>RBPUINTEDGTOCSTOSEPSAPS2bit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valuesINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit Value TMR0 Rate WDT Rate0001 : 20011 : 40111 : 161021 : 161031 : 2561141 : 281101 : 1281111 : 2561111 : 2661111 : 2661111 : 2661121 : 641131 : 2661141 : 281151 : 281161 : 1281171 : 281181 : 641111 : 2661111 : 281121 : 641131 : 281141 : 281151 : 281</td><td>RW-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA PS2 PS1 bit 7 RBPU: PORTB Pull-up Enable bit 1 PORTB pull-ups are disabled 0 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 Interrupt on rising edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin OCS: TMR0 Clock Source Select bit 1 Transition on TOCKI pin 0 Interrupt on folding edge of RB0/INT pin OCS: TMR0 Source Edge Select bit 1 Increment on high-to-low transition on TOCKI pin 0 Increment on low-to-high transition on TOCKI pin 0 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Rate Select bits Bit Value TMR0 Rate 000 1:2 011 1:16 102 1:3 113 1:26</td></td<></td></tr<>	R/W-1R/W-1R/W-1R/W-1 $\overline{\text{RBPU}}$ INTEDGTOCSTOSEbit 7 RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individualINTEDG:Interrupt Edge Select bit1 = Interrupt on rising edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pinTOCS:TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE:TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOC0 = Increment on low-to-high transition on TOC0 = Increment on low-to-high transition on TOC0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulPS2:PS0:Prescaler Rate Select bitsBit ValueTMR0 Rate0001 : 20111 : 641 : 321101 : 1281111 : 2561 : 1281111 : 2561 : 12811211311411411511511611111711111111281128Image: Distribution on the transition on the transi	R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch value INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on TOCKI pin 0 = Internal instruction cycle clock (CLKO) TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module PS2:PS0: Prescaler Rate Select bits Bit Value TMR0 Rate 001 1:4 011 1:16 100 1:32 110 1:28 Legend: W = Writable bit U = Unimp -n = Value at POR <td< td=""><td>RBPUINTEDGTOCSTOSEPSAPS2bit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valuesINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit Value TMR0 Rate WDT Rate0001 : 20011 : 40111 : 161021 : 161031 : 2561141 : 281101 : 1281111 : 2561111 : 2661111 : 2661111 : 2661121 : 641131 : 2661141 : 281151 : 281161 : 1281171 : 281181 : 641111 : 2661111 : 281121 : 641131 : 281141 : 281151 : 281</td><td>RW-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA PS2 PS1 bit 7 RBPU: PORTB Pull-up Enable bit 1 PORTB pull-ups are disabled 0 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 Interrupt on rising edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin OCS: TMR0 Clock Source Select bit 1 Transition on TOCKI pin 0 Interrupt on folding edge of RB0/INT pin OCS: TMR0 Source Edge Select bit 1 Increment on high-to-low transition on TOCKI pin 0 Increment on low-to-high transition on TOCKI pin 0 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Rate Select bits Bit Value TMR0 Rate 000 1:2 011 1:16 102 1:3 113 1:26</td></td<>	RBPUINTEDGTOCSTOSEPSAPS2bit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valuesINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit Value TMR0 Rate WDT Rate0001 : 20011 : 40111 : 161021 : 161031 : 2561141 : 281101 : 1281111 : 2561111 : 2661111 : 2661111 : 2661121 : 641131 : 2661141 : 281151 : 281161 : 1281171 : 281181 : 641111 : 2661111 : 281121 : 641131 : 281141 : 281151 : 281	RW-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA PS2 PS1 bit 7 RBPU: PORTB Pull-up Enable bit 1 PORTB pull-ups are disabled 0 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 Interrupt on rising edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin OCS: TMR0 Clock Source Select bit 1 Transition on TOCKI pin 0 Interrupt on folding edge of RB0/INT pin OCS: TMR0 Source Edge Select bit 1 Increment on high-to-low transition on TOCKI pin 0 Increment on low-to-high transition on TOCKI pin 0 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Rate Select bits Bit Value TMR0 Rate 000 1:2 011 1:16 102 1:3 113 1:26			

REGISTER 6-1: OPTION_REG: OPTION REGISTER (ADDRESS 81h, 181h)

EXAMPLE 6-1: CHANGING THE PRESCALER ASSIGNMENT FROM TIMER0 TO WDT

BANKSEL	OPTION_REG	;	Select Bank of OPTION_REG
MOVLW	b'xx0x0xxx'	;	Select clock source and prescale value of
MOVWF	OPTION_REG	;	other than 1:1
BANKSEL	TMR0	;	Select Bank of TMR0
CLRF	TMR0	;	Clear TMR0 and prescaler
BANKSEL	OPTION_REG	;	Select Bank of OPTION_REG
MOVLW	b'xxxx1xxx'	;	Select WDT, do not change prescale value
MOVWF	OPTION_REG		
CLRWDT		;	Clears WDT and prescaler
MOVLW	b'xxxx1xxx'	;	Select new prescale value and WDT
MOVWF	OPTION_REG		

EXAMPLE 6-2: CHANGING THE PRESCALER ASSIGNMENT FROM WDT TO TIMER0

CLRWDT		;	Clear WDT and prescaler
BANKSEL	OPTION_REG	;	Select Bank of OPTION_REG
MOVLW	b'xxxx0xxx'	;	Select TMR0, new prescale
MOVWF	OPTION_REG	;	value and clock source

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
01h,101h	TMR0	Timer0 Mo	odule Regis	ster						xxxx xxxx	uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

NOTES:

7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 Interrupt Enable bit, TMR1IE (PIE1<0>).

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

7.1 Timer1 Operation

Timer1 can operate in one of three modes:

- as a timer
- as a synchronous counter
- · as an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit, TMR1ON (T1CON<0>).

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP1 module as the special event trigger (see **Section 9.1** "**Capture Mode**"). Register 7-1 shows the Timer1 Control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RB6/T1OSO/T1CKI/PGC and RB7/T1OSI/ PGD pins become inputs. That is, the TRISB<7:6> value is ignored and these pins read as '0'.

Additional information on timer modules is available in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

REGISTER 7-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON
bit 7							bit 0

bit 7-6	Unimplemented: Read	as '0'	
bit 5-4	T1CKPS1:T1CKPS0: ⊺	imer1 Input Clock Presc	ale Select bits
	11 = 1:8 Prescale value	ł	
	10 = 1:4 Prescale value		
	01 = 1:2 Prescale value 00 = 1:1 Prescale value		
bit 3			
DIT 3	T1OSCEN: Timer1 Osc		
	1 = Oscillator is enabled 0 = Oscillator is shut-off	-	s turned off to eliminate power drain)
bit 2	T1SYNC: Timer1 Extern		
	TMR1CS = 1:		
	1 = Do not synchronize	external clock input	
	0 = Synchronize externa	al clock input	
	<u>TMR1CS = 0:</u>		
	This bit is ignored. Time	er1 uses the internal cloc	k when TMR1CS = 0.
bit 1	TMR1CS: Timer1 Clock	Source Select bit	
	 1 = External clock from 0 = Internal clock (Fost 	•	/PGC (on the rising edge)
bit 0	TMR1ON: Timer1 On bi		
	1 = Enables Timer1		
	0 = Stops Timer1		
	Legend:		
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

7.2 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit, T1SYNC (T1CON<2>), has no effect since the internal clock is always in sync.

7.3 Timer1 Counter Operation

Timer1 may operate in Asynchronous or Synchronous mode depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

7.4 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RB7/T1OSI/PGD when bit T1OSCEN is set, or on pin RB6/T1OSO/T1CKI/PGC when bit T1OSCEN is cleared.

If $\overline{\text{T1SYNC}}$ is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during Sleep mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.





FIGURE 7-1: TIMER1 INCREMENTING EDGE





7.5 Timer1 Operation in Asynchronous Counter Mode

If control bit, $\overline{\text{T1SYNC}}$ (T1CON<2>), is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow that will wake-up the processor. However, special precautions in software are needed to read/write the timer.

In Asynchronous Counter mode, Timer1 cannot be used as a time base for capture or compare operations.

7.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. The example codes provided in Example 7-1 and Example 7-2 demonstrate how to write to and read Timer1 while it is running in Asynchronous mode.

EXAMPLE 7-1:	WRITING A 16-BIT FREE RUNNING TIMER
EAAIVIFLE /-I.	WRITING A 10-DIT FREE RUNNING TIMER

; All	interrupts are	e disabled					
CLRF	TMR1L	; Clear Low byte, Ensures no rollover into TMR1H					
MOVLW	HI_BYTE	; Value to load into TMR1H					
MOVWF	TMR1H, F	; Write High byte					
MOVLW	LO_BYTE	; Value to load into TMR1L					
MOVWF	TMR1H, F	; Write Low byte					
; Re-enable the Interrupt (if required)							
CONTIN	IUE	; Continue with your code					

EXAMPLE 7-2: READING A 16-BIT FREE RUNNING TIMER

; All interrupts are disabled
MOVF TMR1H, W ; Read high byte
MOVWF TMPH
MOVF TMR1L, W ; Read low byte
MOVWF TMPL
MOVF TMR1H, W ; Read high byte
SUBWF TMPH, W ; Sub 1st read with 2nd read
BTFSC STATUS, Z ; Is result = 0
GOTO CONTINUE ; Good 16-bit read
; TMR1L may have rolled over between the read of the high and low bytes.
; Reading the high and low bytes now will read a good value.
MOVF TMR1H, W ; Read high byte
MOVWF TMPH
MOVF TMR1L, W ; Read low byte
MOVWF TMPL ; Re-enable the Interrupt (if required)
CONTINUE ; Continue with your code

7.6 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator, rated up to 32.768 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. The circuit for a typical LP oscillator is shown in Figure 7-3. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper oscillator start-up.

Note: The Timer1 oscillator shares the T1OSI and T1OSO pins with the PGD and PGC pins used for programming and debugging.

When using the Timer1 oscillator, In-Circuit Serial Programming[™] (ICSP[™]) may not function correctly (high-voltage or lowvoltage) or the In-Circuit Debugger (ICD) may not communicate with the controller. As a result of using either ICSP or ICD, the Timer1 crystal may be damaged.

If ICSP or ICD operations are required, the crystal should be disconnected from the circuit (disconnect either lead) or installed after programming. The oscillator loading capacitors may remain in-circuit during ICSP or ICD operation.

FIGURE 7-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR




TABLE 7-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2	
LP	32 kHz	33 pF	33 pF	


- **Note 1:** Microchip suggests this value as a starting point in validating the oscillator circuit.
 - 2: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Capacitor values are for design guidance only.

7.7 Timer1 Oscillator Layout Considerations

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 7-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.

If a high-speed circuit must be located near the oscillator, a grounded guard ring around the oscillator circuit, as shown in Figure 7-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.



7.8 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a "special event trigger" signal (CCP1M3:CCP1M0 = 1011), the signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer1.

7.9 Resetting Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR or any other Reset, except by the CCP1 special event triggers.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other Resets, the register is unaffected.

7.10 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

7.11 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 7.6 "Timer1 Oscillator**"), gives users the option to include RTC functionality in their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 7-3, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow, triggers the interrupt and calls the routine which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflows.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1) as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

RTCinit	BANKSEL MOVLW MOVWF CLRF MOVLW	TMR1H 0x80 TMR1H TMR1L b'00001111'	; Preload TMR1 register pair ; for 1 second overflow ; Configure for external clock,
	MOVWF	TICON	; Asynchronous operation, external oscillator
	CLRF CLRF	secs mins	; Initialize timekeeping registers
	MOVLW	mins .12	
	MOVLW	.12 hours	
	BANKSEL	PIE1	
	BSF		; Enable Timer1 interrupt
	RETURN	,	,
RTCisr	BANKSEL	TMR1H	
	BSF	TMR1H, 7	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVF	secs, w	
	SUBLW	.60	
	BTFSS	STATUS, Z	; 60 seconds elapsed?
	RETURN		; No, done
	CLRF	seconds	; Clear seconds
	INCF MOVF	mins, f mins, w	; Increment minutes
	SUBLW	.60	
	BTFSS	STATUS, Z	; 60 seconds elapsed?
	RETURN	511105, 2	; No, done
	CLRF	mins	; Clear minutes
	INCF	hours, f	; Increment hours
	MOVF	hours, w	
	SUBLW	.24	
	BTFSS	STATUS, Z	; 24 hours elapsed?
	RETURN		; No, done
	CLRF	hours	; Clear hours
	RETURN		; Done

TABLE 7-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,		all c	e on other sets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	- 0	0000
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	- 0	0000
0Eh	TMR1L	Holding	g Registe	er for the Le	ast Signific	ant Byte of t	he 16-bit T	MR1 Regi	ster	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx	uuuu	uuuu
10h	T1CON		_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

8.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time base for the PWM mode of the CCP1 module. The TMR2 register is readable and writable and is cleared on any device Reset.

The input clock (FOSC/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit, TMR2IF (PIR1<1>)).

Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

Register 8-1 shows the Timer2 Control register.

Additional information on timer modules is available in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

8.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:


- A write to the TMR2 register
- A write to the T2CON register
- Any device Reset (Power-on Reset, MCLR, WDT Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

8.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate a shift clock.

FIGURE 8-1: TIMER2 BLOCK DIAGRAM



REGISTER 8-1:	T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)										
	U-0 R/	/W-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	— TOL	JTPS3 TOUTPS	2 TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0				
	bit 7						bit 0				
bit 7	Unimplement	ed: Read as '0'									
bit 6-3	TOUTPS3:TO	UTPS0: Timer2 O	utput Postscale	e Select bits							
	0000 = 1:1 Pos 0001 = 1:2 Pos 0010 = 1:3 Pos	stscale									
	•										
	•										
	1111 = 1:16 P	ostscale									
bit 2	TMR2ON: Tim	er2 On bit									
	1 = Timer2 is 0 = Timer2 is										
bit 1-0	T2CKPS1:T2C	KPS0: Timer2 Cl	ock Prescale S	elect bits							
	00 = Prescaler 01 = Prescaler 1x = Prescaler	is 4									
	Legend:]				
	R = Readable	bit W :	= Writable bit	U = Unim	plemented	bit. read as	'0'				

R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,			e on other sets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	—	ADIF	_	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	- 0	0000
8Ch	PIE1	_	ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	- 0	0000
11h	TMR2	Timer2	imer2 Module Register								0000	0000	0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h	PR2	Timer2	Period Re	gister						1111	1111	1111	1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

9.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The Capture/Compare/PWM (CCP) module contains a 16-bit register that can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Table 9-1 shows the timer resources of the CCP module modes.

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match which will reset Timer1 and start an A/D conversion (if the A/D module is enabled). The CCP module's input/output pin (CCP1) can be configured as RB2 or RB3. This selection is set in bit 12 (CCPMX) of the Configuration Word register.

Additional information on the CCP module is available in the "PIC[®] Mid-Range MCU Family Reference Manual" (DS33023) and in Application Note AN594, "Using the CCP Module(s)" (DS00594).

TABLE 9-1: CCP MODE – TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

REGISTER 9-1: CCP1CON: CAPTURE/COMPARE/PWM CONTROL REGISTER 1 (ADDRESS 17h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0		
bit 7							bit 0		
Unimpleme									
CCP1X:CCP1Y: PWM Least Significant bits									
<u>Capture mo</u> Unused.	<u>de:</u>								
<u>Compare mo</u> Unused.	ode:								
<u>PWM mode:</u> These bits a	-	LSbs of the	PWM duty	cycle. The e	eight MSbs a	re found in (CCPRxL.		
CCP1M3:CCP1M0: CCP1 Mode Select bits									
0000 = Cap	ture/Compa	are/PWM di	sabled (res	ets CCP1 m	odule)				
0100 = Cap	ture mode,	every fallin	g edge						
0101 = Cap									
0110 = Cap		•	• •						
0111 = Cap		•	• •	(CCP1IF bit	ic cot)				
		· ·		h (CCP1IF b	,				
1010 = Com				terrupt on ma		F bit is set,	CCP1 pin is		
1011 = Com	npare mode			t (CCP1IF b conversion					
11xx = PWI					,		,		
Legend:									
Legend: R = Readab	le bit	W = V	Vritable bit	U = Uni	mplemented	l bit, read as	s 'O'		

9.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on the CCP1 pin. An event is defined as:

- Every falling edge
- Every rising edge
- Every 4th rising edge
- Every 16th rising edge


An event is selected by control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>), is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

9.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCP1 pin should be configured as an input by setting the TRISB<x> bit.

- **Note 1:** If the CCP1 pin is configured as an output, a write to the port can cause a capture condition.
 - 2: The TRISB bit (2 or 3) is dependent upon the setting of configuration bit 12 (CCPMX).

FIGURE 9-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



9.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

9.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit, CCP1IE (PIE1<2>), clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

9.1.4 CCP PRESCALER

There are four prescaler settings specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 9-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 9-1: CHANGING BETWEEN CAPTURE PRESCALERS

	CCP1CON NEW CAPT PS	;Turn CCP module off ;Load the W reg with
MOVWF	CCP1CON	;the new prescaler ;move value and CCP ON ;Load CCP1CON with this ;value


9.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the CCP1 pin is:

- Driven high
- Driven low
- · Remains unchanged

The action on the pin is based on the value of control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

FIGURE 9-2: COMPARE MODE OPERATION BLOCK DIAGRAM



9.2.1 CCP PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the TRISB<x> bit.

- Note 1: Clearing the CCP1CON register will force the CCP1 compare output latch to the default low level. This is not the data latch.
 - 2: The TRISB bit (2 or 3) is dependent upon the setting of configuration bit 12 (CCPMX).

9.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

9.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

9.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated that may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled). This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

Note: The special event trigger from the CCP1 module will not set interrupt flag bit, TMR1IF (PIR1<0>).

TABLE 9-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	all o	e on other sets
0Bh,8Bh 10BH,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	—	ADIF	_	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	- 0	0000
8Ch	PIE1	—	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	- 0	0000
86h	TRISB	PORTE	3 Data Dir	ection Reg	ister					1111	1111	1111	1111
0Eh	TMR1L	Holding	g Register	r for the Lea	ast Significa	ant Byte of t	he 16-bit T	MR1 Regi	ster	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding	g Register	r for the Mo	st Significa	nt Byte of th	ne 16-bit T	MR1 Regis	ster	xxxx	xxxx	uuuu	uuuu
10h	T1CON	-		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	00	0000	uu	uuuu
15h	CCPR1L	Capture	e/Compar	re/PWM Re	gister 1 (LS	SB)				xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture	e/Compar	re/PWM Re	gister 1 (M	SB)				xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0 0	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

9.3 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTB data latch, the TRISB<x> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTB I/O data
	latch.

Figure 9-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see **Section 9.3.3 "Setup for PWM Operation"**.

FIGURE 9-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 9-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 9-4: PWM OUTPUT



9.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula.


EQUATION 9-1:

 $PWM Period = [(PR2) + 1] \bullet 4 \bullet TOSC \bullet$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H



9.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time.

EQUATION 9-2:

CCPR1L and CCP1CON<5:4> can be written to at any time but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the following formula.

EQUATION 9-3:

Resolution =
$$\frac{\log(\frac{Fosc}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

9.3.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISB<x> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.
 - Note: The TRISB bit (2 or 3) is dependant upon the setting of configuration bit 12 (CCPMX).

TABLE 9-3:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 9-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value o POR, B		all o	e on other sets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 0	00x	0000	000u
0Ch	PIR1	_	ADIF	_	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0	000	- 0	0000
8Ch	PIE1	_	ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0	000	- 0	0000
86h	TRISB	PORTB Data Direction Register							1111 1	111	1111	1111	
11h	TMR2	Timer2 Module Register							0000 0	000	0000	0000	
92h	PR2	Timer2 Module Period Register						1111 1	111	1111	1111		
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0	000	-000	0000
15h	CCPR1L	Capture/Compare/PWM Register 1 (LSB)						XXXX X	xxx	uuuu	uuuu		
16h	CCPR1H	Capture/Compare/PWM Register 1 (MSB)						XXXX X	xxx	uuuu	uuuu		
17h	CCP1CON		_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0	000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

NOTES:

10.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

10.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

An overview of I²C operations and additional information on the SSP module can be found in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

Refer to Application Note AN578, "Use of the SSP Module in the l^2C^{TM} Multi-Master Environment" (DS00578).

10.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module.

SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RB2/SDO/CCP1
- Serial Data In (SDI)
 RB1/SDI/SDA
- Serial Clock (SCK) RB4/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) RB5/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and the SSPSTAT register (SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)
 - Note: Before enabling the module in SPI Slave mode, the state of the clock line (SCK) must match the polarity selected for the Idle state. The clock line can be observed by reading the SCK pin. The polarity of the Idle state is determined by the CKP bit (SSPCON<4>).

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0		
	SMP	CKE	D/Ā	Р	S	R/W	UA	BF		
	bit 7							bit 0		
bit 7		Data Input Sa	mple Phas	e bit						
	<u>SPI Master</u>		at and of d	ata autaut tia						
	 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time (Microwire) 									
	SPI Slave mode:									
	This bit must be cleared when SPI is used in Slave mode.									
	<u>I²C mode:</u> This bit must be maintained clear.									
bit 6	CKE: SPI (Clock Edge S	elect bit							
		nit occurs on nit occurs on								
	Note: Polarity of clock state is set by the CKP bit (SSPCON<4>).									
	<u>l²C mode:</u> This bit mu	st be maintair	ned clear.							
bit 5	D/A: Data/	Address bit (l	² C mode o	nly)						
	In I ² C Slave mode:									
	 1 = Indicates that the last byte received was data 0 = Indicates that the last byte received was address 									
bit 4	P: Stop bit ⁽¹⁾ (I ² C mode only)									
	 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last 									
bit 3	S: Start bit ⁽¹⁾ (I ² C mode only)									
	 1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset) 0 = Start bit was not detected last 									
bit 2	R/W : Read/Write Information bit (I ² C mode only)									
	Holds the R/\overline{W} bit information following the last address match and is only valid from address match to the next Start bit, Stop bit or ACK bit.									
	1 = Read 0 = Write									
bit 1		e Address bit	(10-bit I ² C	mode only)						
	 UA: Update Address bit (10-bit I²C mode only) 1 = Indicates that the user needs to update the address in the SSPADD register 0 = Address does not need to be updated 									
bit 0		Full Status bit								
	Receive (SPI and I ² C modes):									
	1 = Receiv	e complete, S	SPBUF is							
	0 = Receive not complete, SSPBUF is empty <u>Transmit (In I²C mode only):</u>									
				ic full (8 bitc)					
	1 = Transmit in progress, SSPBUF is full (8 bits)0 = Transmit complete, SSPBUF is empty									
		. ,								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0		
	bit 7							bit 0		
bit 7	WCOL: Write Collision Detect bit									
		empt to write be cleared i	e the SSPBU	F register fa	iled because	the SSP m	odule is bus	Sy.		
	0 = No col		,							
bit 6	SSPOV: R	eceive Over	flow Indicator	[·] bit						
	In SPI mod			00000115						
	of ove must r mode,	erflow, the da read the SSF , the overflow g to the SSP	ived while the ta in SSPSR PBUF, even if bit is not set BUF register.	is lost. Ove only transm	erflow can on nitting data, to	ily occur in avoid sett	Slave mode ing overflow	e. The user /. In Master		
	In I ² C mod	le:								
		care" in Trar	while the SSI smit mode. \$							
bit 5	SSPEN: S	ynchronous	Serial Port E	nable bit ⁽¹⁾						
	SSPEN: Synchronous Serial Port Enable bit ⁽¹⁾ In SPI mode:									
	 1 = Enables serial port and configures SCK, SDO and SDI as serial port pins 0 = Disables serial port and configures these pins as I/O port pins 									
	In I ² C mode:									
	 1 = Enables the serial port and configures the SDA and SCL pins as serial port pins 0 = Disables serial port and configures these pins as I/O port pins 									
	Note 1: In both modes, when enabled, these pins must be properly configured as input or output.									
bit 4	CKP: Clock Polarity Select bit									
	In SPI mode: 1 = Transmit happens on falling edge, receive on rising edge. Idle state for clock is a high level. 0 = Transmit happens on rising edge, receive on falling edge. Idle state for clock is a low level.									
	In I ² C Slave mode:									
	SCK release									
	1 = Enable 0 = Holds (ock stretch).	Used to ens	sure data set	up time.)				
bit 3-0		-	ous Serial P	-						
		-	de, clock = C							
			de, clock = C							
			de, clock = C de, clock = T		12					
			e, clock = SC			abled.				
			e, clock = SC		in control dis	abled. SS c	an be used	as I/O pin		
			e, 7-bit addre e, 10-bit addr							
			Controlled Ma		Slave Idle)					
	$1110 = I^2C$	Slave mode	e, 7-bit addre	ss with Starl	t and Stop bit					
			e, 10-bit addr			oit interrupts	enabled			
	1000, 10	UUI, 1010,	1100, 11	JI = Keserv	ea					
	Legend:									
	R = Reada	ble bit	W = W	itable bit	U = Unim	lemented h	oit, read as '	0'		
								-		


'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

FIGURE 10-1: SSP BLOCK DIAGRAM (SPI MODE)



To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>), must be set. To reset or reconfigure SPI mode, clear bit SSPEN, reinitialize the SSPCON register and then set bit SSPEN. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISB register) appropriately programmed. That is:

- SDI must have TRISB<1> set
- SDO must have TRISB<2> cleared
- SCK (Master mode) must have TRISB<4> cleared
- SCK (Slave mode) must have TRISB<4> set
- SS must have TRISB<5> set


Note 1: When the SPI is in Slave mode with the SS pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the SS pin is set to VDD.

- **2:** If the SPI is used in Slave mode with CKE = 1, then the \overline{SS} pin control must be enabled.
- 3: When the SPI is in Slave mode with the SS pin control enabled (SSPCON<3:0> = 0100), the state of the SS pin can affect the state read back from the TRISB<2> bit. The peripheral OE signal from the SSP module into PORTB controls the state that is read back from the TRISB<2> bit. If read-modify-write instructions, such as BSF are performed on the TRISB register while the SS pin is high, this will cause the TRISB<2> bit to be set, thus disabling the SDO output.


TABLE 10-1: REGISTERS ASSOCIATED WITH SPI OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF	_	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	—	ADIE	—	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
86h	TRISB	PORTB	Data Dire	ction Regis	ster					1111 1111	1111 1111
13h	SSPBUF	Synchro	nous Seria	al Port Red	ceive Buff	fer/Transr	nit Registe	er		xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000


Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.











10.3 SSP I²C Mode Operation

The SSP module in I²C mode fully implements all slave functions, except general call support and provides interrupts on Start and Stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RB4/SCK/SCL pin, which is the clock (SCL) and the RB1/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISB<4,1> bits.

To ensure proper communication of the I²C Slave mode, the TRIS bits (TRISx [SDA, SCL]) corresponding to the I²C pins must be set to '1'. If any TRIS bits (TRISx<7:0>) of the port containing the I²C pins (PORTx [SDA, SCL]) are changed in software during I²C communication using a Read-Modify-Write instruction (BSF, BCF), then the I²C mode may stop functioning properly and I²C communication may suspend. Do not change any of the TRISx bits (TRIS bits of the port containing the I²C pins) using the instruction BSF or BCF during I²C communication. If it is absolutely necessary to change the TRISx bits during communication, the following method can be used:

EXAMPLE 10-1:

MOVF	TRISC, W	; Example for an 18-pin part such as the PIC16F818/819
IORLW	0x18	; Ensures <4:3> bits are `11'
ANDLW	B'11111001'	; Sets <2:1> as output, but will not alter other bits
		; User can use their own logic here, such as IORLW, XORLW and ANDLW
MOVWF	TRISC	

The SSP module functions are enabled by setting SSP Enable bit, SSPEN (SSPCON<5>).




FIGURE 10-5: SSP BLOCK DIAGRAM (I²C[™] MODE)

The SSP module has five registers for I^2C operation:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled to support Firmware Master mode
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled to support Firmware Master mode
- I²C Firmware Controlled Master mode with Start and Stop bit interrupts enabled, slave is Idle

Selection of any I^2C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISB bits. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I^2C module.

Additional information on SSP I²C operation may be found in the *"PIC[®] Mid-Range MCU Family Reference Manual"* (DS33023).

10.3.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISB<4,1> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and then load the SSPBUF register with the received value currently in the SSPSR register.

Either or both of the following conditions will cause the SSP module not to give this ACK pulse:

- a) The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- b) The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF but bit, SSPIF (PIR1<3>), is set. Table 10-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the SSP module, are shown in timing parameter #100 and parameter #101.

10.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The Buffer Full bit, BF, is set.
- c) An ACK pulse is generated.
- d) SSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) – on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave device. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address; if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.

10.3.1.2 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then a no Acknowledge (ACK) pulse is given. An overflow condition is indicated if either bit, BF (SSPSTAT<0>), is set or bit, SSPOV (SSPCON<6>), is set.

An SSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

10.3.1.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RB4/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RB4/SCK/SCL should be enabled by setting bit, CKP (SSPCON<4>). The master device must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master device by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 10-7).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. When the \overline{ACK} is latched by the slave device, the slave logic is reset (resets SSPSTAT register) and the slave device then monitors for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RB4/SCK/SCL should be enabled by setting bit, CKP.

TABLE 10-2: D	DATA TRANSFER RECEIVED BYTE ACTIONS
---------------	-------------------------------------

Status Bits as Data Transfer is Received		$SSPSR \to SSPBUF$	Generate ACK Pulse	Set bit SSPIF		
BF	SSPOV			(SSP interrupt occurs if enabled)		
0	0	Yes	Yes	Yes		
1	0	No	No	Yes		
1	1	No	No	Yes		
0	1	No	No	Yes		

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

FIGURE 10-6: I²C[™] WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)





FIGURE 10-7: I²C[™] WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



10.3.2 MASTER MODE OPERATION

Master mode operation is supported in firmware using interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I²C bus may be taken when the P bit is set or the bus is Idle and both the S and P bits are clear.

In Master mode operation, the SCL and SDA lines are manipulated in firmware by clearing the corresponding TRISB<4,1> bit(s). The output level is always low, irrespective of the value(s) in PORTB<4,1>. So when transmitting data, a '1' data bit must have the TRISB<1> bit set (input) and a '0' data bit must have the TRISB<1> bit cleared (output). The same scenario is true for the SCL line with the TRISB<4> bit. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I²C module.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received

Master mode operation can be done with either the Slave mode Idle (SSPM3:SSPM0 = 1011) or with the Slave mode active. When both Master mode operation and Slave modes are used, the software needs to differentiate the source(s) of the interrupt.

For more information on Master mode operation, see AN554, "Software Implementation of f^2C^{TM} Bus Master" (DS00554).

10.3.3 MULTI-MASTER MODE OPERATION

In Multi-Master mode operation, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set or the bus is Idle and both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In Multi-Master mode operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISB<4,1>). There are two stages where this arbitration can be lost:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the Slave device continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to retransfer the data at a later time.

For more information on Multi-Master mode operation, see AN578, "Use of the SSP Module in the l^2C^{TM} Multi-Master Environment" (DS00578).

Address	Name	Bit 7	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0				Valu POR,			e on ther sets			
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	—	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	- 0	0000
8Ch	PIE1	—	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	- 0	0000
13h	SSPBUF	Synchron	ous Seria	Port Rece	ive Buffe	r/Transmi	t Register			xxxx	xxxx	uuuu	uuuu
93h	SSPADD	Synchron	ous Seria	l Port (l ² C⊺	[™] mode) /	Address F	Register			0000	0000	0000	0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	0000	0000
94h	SSPSTAT	SMP ⁽¹⁾	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF	0000	0000	0000	0000
86h	TRISB	PORTB D	PORTB Data Direction Register								1111	1111	1111

 TABLE 10-3:
 REGISTERS ASSOCIATED WITH I²C[™] OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in SPI mode.

Note 1: Maintain these bits clear in I^2C mode.

NOTES:

11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has five inputs for 18/20 pin devices.

The conversion of an analog input signal results in a corresponding 10-bit digital number. The A/D module has a high and low-voltage reference input that is software selectable to some combination of VDD, VSS, RA2 or RA3.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator. The A/D module has four registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 11-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/Os.

Additional information on using the A/D module can be found in the *"PIC[®] Mid-Range MCU Family Reference Manual"* (DS33023).

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0					
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON					
	bit 7							bit 0					
bit 7-6	ADCS1:AD	DCS0: A/D C	onversion C	lock Select b	oits								
	If ADCS2 =												
	00 = Fosc 01 = Fosc												
	10 = FOSC	-											
		clock derived	from the in	ternal A/D m	odule RC o	scillator)							
	If ADCS2 =	<u>= 1:</u>											
	00 = FOSC	-											
	01 = FOSC	= FOSC/16 = FOSC/64											
		 0 = FOSC/64 1 = FRC (clock derived from the internal A/D module RC oscillator) 											
bit 5-3	CHS2:CHS0: Analog Channel Select bits												
		nnel 0 (RA0/		01 0110									
		nnel 1 (RA1/	,										
		nnel 2 (RA2/	,										
		nnel 3 (RA3/ nnel 4 (RA4/											
bit 2		: A/D Conve	•	hit									
	If ADON =		SION Status	DIL									
			progress (se	tting this bit	starts the A	D conversion)							
						cleared by ha	rdware wh	en the					
	A/D co	onversion is o	complete)										
bit 1	Unimplem	ented: Read	l as '0'										
bit 0	ADON: A/I												
		onverter mod											
	0 = A/D cc	onverter mod	ule is snut-o	m and consu	mes no ope	erating current							
	Legend:												
	R = Reada	able bit	W = W	/ritable bit	U = Unir	nplemented bit	, read as '()'					

'1' = Bit is set

'0' = Bit is cleared

REGISTER 11-1: ADCON0: A/D CONTROL REGISTER 0 (ADDRESS 1Fh)

-n = Value at POR

x = Bit is unknown

REGISTER 11-2: ADCON1: A/D CONTROL REGISTER 1 (ADDRESS 9Fh)

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified, 6 Most Significant bits of ADRESH are read as '0'

 $_{\rm 0}$ = Left justified, 6 Least Significant bits of ADRESL are read as '0'

bit 6 ADCS2: A/D Clock Divide by 2 Select bit

1 = A/D clock source is divided by 2 when system clock is used 0 = Disabled

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG<3:0>: A/D Port Configuration Control bits

PCFG	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	AVdd	AVss	5/0
0001	A	VREF+	А	Α	А	AN3	AVss	4/1
0010	A	A	A	Α	A	AVdd	AVss	5/0
0011	A	VREF+	A	Α	A	AN3	AVss	4/1
0100	D	A	D	Α	A	AVdd	AVss	3/0
0101	D	VREF+	D	Α	A	AN3	AVss	2/1
011x	D	D	D	D	D	AVdd	AVss	0/0
1000	Α	VREF+	Vref-	Α	A	AN3	AN2	3/2
1001	Α	Α	Α	Α	Α	AVdd	AVss	5/0
1010	A	VREF+	A	Α	A	AN3	AVss	4/1
1011	Α	VREF+	VREF-	Α	A	AN3	AN2	3/2
1100	A	VREF+	VREF-	Α	A	AN3	AN2	3/2
1101	D	VREF+	Vref-	Α	А	AN3	AN2	2/2
1110	D	D	D	D	A	AVdd	AVss	1/0
1111	D	VREF+	VREF-	D	A	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = Number of analog input channels/Number of A/D voltage references

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The ADRESH:ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the A/D Result register pair, the GO/DONE bit (ADCON0<2>) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 11-1.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs.


To determine sample time, see **Section 11.1** "**A/D Acquisition Requirements**". After this sample time has elapsed, the A/D conversion can be started.

These steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins/voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete by either:
 - Polling for the GO/DONE bit to be cleared (with interrupts disabled); OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

FIGURE 11-1:

A/D BLOCK DIAGRAM



© 2001-2013 Microchip Technology Inc.

11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 11-2. The maximum recommended impedance for analog sources is 2.5 k\Omega. As the impedance is decreased, the acquisition time may be decreased.

After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 11-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).


EQUATION 11-1: ACQUISITION TIME

TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient= TAMP + TC + TCOFF = 2 μ s + TC + [(Temperature - 25°C)(0.05 μ s/°C)] TC = CHOLD (RIC + Rss + Rs) In(1/2047) = -120 pF (1 k Ω + 7 k Ω + 10 k Ω) In(0.0004885) = 16.47 μ s TACQ = 2 μ s + 16.47 μ s + [(50°C - 25°C)(0.05 μ s/°C) = 19.72 μ s

Note 1: The reference voltage (VREF) has no effect on the equation since it cancels itself out.

- **2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.
- **4:** After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.

FIGURE 11-2: ANALOG INPUT MODEL



11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.0 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time as small as possible, but no less than 1.6 μ s and not greater than 6.4 μ s.

Table 11-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

11.3 Configuring Analog Port Pins

The ADCON1 and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<2:0> bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current out of the device specification.

TABLE 11-1: TAD VS. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (F))

	AD Clock Source (TAD))	Maximum Davida Erequency
Operation	ADCS<2>	ADCS<1:0>	Maximum Device Frequency
2 Tosc	0	0.0	1.25 MHz
4 Tosc	1	00	2.5 MHz
8 Tosc	0	01	5 MHz
16 Tosc	1	01	10 MHz
32 Tosc	0	10	20 MHz
64 Tosc	1	10	20 MHz
RC ^(1,2,3)	Х	11	(Note 1)

Note 1: The RC source has a typical TAD time of 4 μ s but can vary between 2-6 μ s.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for Sleep operation.

3: For extended voltage devices (LF), please refer to Section 15.0 "Electrical Characteristics".

11.4 A/D Conversions

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2-TAD wait is required before the next acquisition is started. After this 2-TAD wait, acquisition on the selected channel is automatically started. The GO/DONE bit can then be set to start the conversion.

In Figure 11-3, after the GO bit is set, the first time segment has a minimum of TCY and a maximum of TAD.

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.

11.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16 bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 11-4 shows the operation of the A/D result justification. The extra bits are loaded with '0's. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

FIGURE 11-3: A/D CONVERSION TAD CYCLES





FIGURE 11-4: A/D RESULT JUSTIFICATION



11.5 A/D Operation During Sleep

The A/D module can operate during Sleep mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from Sleep. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in Sleep, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in Sleep, ensure the SLEEP instruction immediately <u>follows</u> the instruction that sets the GO/DONE bit.

11.6 Effects of a Reset

A device Reset forces all registers to their Reset state. The A/D module is disabled and any conversion in progress is aborted. All A/D input pins are configured as analog inputs.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

11.7 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP module. This requires that the CCP1M3:CCP1M0 bits (CCP1CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module but will still reset the Timer1 counter.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF		—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	—	ADIE		—	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
1Eh	ADRESH	A/D Res	ult Regist	er High By	/te					xxxx xxxx	uuuu uuuu
9Eh	ADRESL	A/D Res	ult Regist	er Low By	te					xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxx0 0000	uuu0 0000
85h	TRISA	TRISA7	TRISA6	TRISA5	PORTA	Data Di	rection Regis	ster		1111 1111	1111 1111

TABLE 11-2: REGISTERS/BITS ASSOCIATED WITH A/D

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

NOTES:

12.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection:

- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT) which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in Reset while the power supply stabilizes and is enabled or disabled using a configuration bit. With these two timers on-chip, most applications need no external Reset circuitry. Sleep mode is designed to offer a very low-current power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer wake-up or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. Configuration bits are used to select the desired oscillator mode.

Additional information on special features is available in the "PIC[®] Mid-Range MCU Family Reference Manual" (DS33023).

12.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space which can be accessed only during programming.

REGISTER 12-1: CONFIGURATION WORD (ADDRESS 2007h)⁽¹⁾

			R/P-1		-	101 1	R/P-1	R/P-1	R/P-1	-	R/P-1	R/P-1	R/P-1
CP CC	CPMX	DEBUG	WRT1	WRT0	CPD	LVP	BOREN	MCLRE	FOSC2	PWRTEN	WDTEN	FOSC1	FOSC0
oit 13													bit 0
oit 13			h Droar	om Mom		ha Drat	ection bit						
л 15		1 = Code											
			•	ocations	code-p	rotecte	ed						
oit 12		ССРМХ	: CCP1	Pin Selec	tion bit	:							
				on on RB									
oit 11				on on RB		odo bit							
אנוו				uit Debug bugger d			and RB7 a	are gener	al purpos	e I/O pins			
										e debugger			
oit 10-9		WRT1:W	VRTO: F	lash Prog	gram M	emory	Write Ena	able bits					
		For PIC1											
		11 = Wri							na a difi a d l		a a vatura l		
				F write-p			10 to 03FF	may be	moainea i	by EECON	CONTROL		
		For PIC1		1 11110		Ju							
		11 = Wri	ite prote										
										ified by EE			
										ified by EE			
oit 8				lemory C				////////	y 50 moa				
		1 = Code		•									
				mory loca		-							
oit 7		LVP: Low-Voltage Programming Enable bit 1 = RB3/PGM pin has PGM function, Low-Voltage Programming enabled											
										abled ed for prog	rammina		
oit 6				-out Rese							lanning		
		1 = BOR											
		0 = BOR	t disable	d									
oit 5		MCLRE: RA5/MCLR/VPP Pin Function Select bit											
				VPP pin fu			LR tal I/O, MC	<u>`I P</u> interr	ally tied t	ם ער			
oit 3			_	er-up Tim		•			ially lieu l	0 000			
ло		1 = PWF		•									
		0 = PWF											
oit 2				dog Time	r Enab	le bit							
		1 = WDT											
		0 = WDT				ntion hi	to						
oit 4, 1-0				: Oscillato scillator: (n on RA6/	OSC2/CI	KO nin				
							on on RA6						
		101 = IN	ITRC os	cillator; C	LKO fu	unction	on RA6/C	DSC2/CL	KO pin ar	nd port I/O f	function o	n	
				1/CLKI p		functio	n on hoth	DAG/OS		pin and RA	17/0901/		
							46/OSC2/			pin anu rv	47/0301/		
		010 = H	S oscilla	tor									
		001 = X											
		000 = LF	- oscilla	lor									
						ramm							

Legend:

R = Readable bitP = Programmable bitU = Unimplemented bit, read as '1'-n = Value when device is unprogrammedu = Unchanged from programmed state

12.2 Reset

The PIC16F818/819 differentiates between various kinds of Reset:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- WDT Reset during normal operation
- WDT wake-up during Sleep
- Brown-out Reset (BOR)

Some registers are not affected in any Reset condition. Their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset (POR), on the MCLR and WDT Reset, on MCLR Reset during Sleep and Brownout Reset (BOR). They are not affected by a WDT wake-up which is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different Reset situations as indicated in Table 12-3. These bits are used in software to determine the nature of the Reset. Upon a POR, BOR wake-up from Sleep, the CPU requires or approximately 5-10 µs to become ready for code execution. This delay runs in parallel with any other timers. See Table 12-4 for a full description of Reset states of all registers.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 12-1.




FIGURE 12-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

12.3 MCLR


PIC16F818/819 device has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

The behavior of the ESD protection on the MCLR pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 12-2, is suggested.

The RA5/MCLR/VPP pin can be configured for $\overline{\text{MCLR}}$ (default) or as an I/O pin (RA5). This is configured through the MCLRE bit in the Configuration Word register.

FIGURE 12-2: RECOMMENDED MCLR CIRCUIT



12.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V-1.7V). To take advantage of the POR, tie the \underline{MCLR} pin to VDD as described in Section 12.3 "MCLR". A maximum rise time for VDD is specified. See Section 15.0 "Electrical Characteristics" for details.

When the device starts normal operation (exits the Reset condition), device operating parameters (volt-age, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met. For more information, see Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

12.5 Power-up Timer (PWRT)

The Power-up Timer (PWRT) of the PIC16F818/819 is a counter that uses the INTRC oscillator as the clock input. This yields a count of 72 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC and will vary from chip-to-chip due to temperature and process variation. See DC parameter #33 for details.

The PWRT is enabled by clearing configuration bit, PWRTEN.

12.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycles (from OSC1 input) delay after the PWRT delay is over (if enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from Sleep.

12.7 Brown-out Reset (BOR)

The configuration bit, BOREN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter #D005, about 4V) for longer than TBOR (parameter #35, about 100 μ s), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a Reset may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer (if enabled) will keep the device in Reset for TPWRT (parameter #33, about 72 ms). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR with the Power-up Timer Reset. Unlike previous PIC16 devices, the PWRT is no longer automatically enabled when the Brown-out Reset circuit is enabled. The PWRTEN and BOREN configuration bits are independent of each other.

12.8 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of Reset.

If MCLR is kept low long enough, all delays will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F818/819 device operating in parallel.

Table 12-3 shows the Reset conditions for the Status, PCON and PC registers, while Table 12-4 shows the Reset conditions for all the registers.

12.9 Power Control/Status Register (PCON)

The Power Control/Status register, PCON, has two bits to indicate the type of Reset that last occurred.

Bit 0 is Brown-out Reset Status bit, $\overline{\text{BOR}}$. Bit $\overline{\text{BOR}}$ is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if

bit BOR cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable.

Bit 1 is Power-on Reset Status bit, $\overline{\text{POR}}$. It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 12-1: TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Power-u	p	Brown-out R	Wake-up	
Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	from Sleep
XT, HS, LP	TPWRT + 1024 • TOSC	1024 • Tosc	TPWRT + 1024 • Tosc	1024 • Tosc	1024 • Tosc
EXTRC, EXTCLK, INTRC	Tpwrt	5-10 μs ⁽¹⁾	TPWRT	5-10 μs ⁽¹⁾	5-10 μs ⁽¹⁾

Note 1: CPU start-up is always invoked on POR, BOR and wake-up from Sleep.

TABLE 12-2: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	
0	x	1	1	Power-on Reset
0	x	0	х	Illegal, TO is set on POR
0	x	x	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during Sleep or interrupt wake-up from Sleep

Legend: u = unchanged, x = unknown

TABLE 12-3: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during Sleep	000h	0001 Ouuu	uu
WDT Reset	000h	0000 luuu	uu
WDT wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt wake-up from Sleep	PC + 1 ⁽¹⁾	uuul Ouuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 12-4: INITIALIZATION CONDITIONS FOR ALL REGISTE


Register	Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset	Wake-up via WDT or Interrupt
W	xxxx xxxx	นนนน นนนน	นนนน นนนน
INDF	N/A	N/A	N/A
TMR0	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	0000h	0000h	PC + 1 ⁽²⁾
STATUS	0001 1xxx	000q quuu (3)	uuuq quuu ⁽³⁾
FSR	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	xxx0 0000	uuu0 0000	uuuu uuuu
PORTB	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCLATH	0 0000	0 0000	u uuuu
INTCON	0000 000x	0000 000u	uuuu uuuu (1)
PIR1	-0 0000	-0 0000	-u uuuu (1)
PIR2	0		u(1)
TMR1L	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	xxxx xxxx	uuuu uuuu	<u>uuuu</u> uuuu
T1CON	00 0000	uu uuuu	uu uuuu
TMR2	0000 0000	0000 0000	<u>uuuu</u> uuuu
T2CON	-000 0000	-000 0000	-uuu uuuu
SSPBUF	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPCON	0000 0000	0000 0000	<u>uuuu</u> uuuu
CCPR1L	xxxx xxxx	<u>uuuu</u> uuuu	<u>uuuu</u> uuuu
CCPR1H	xxxx xxxx	uuuu uuuu	<u> </u>
CCP1CON	00 0000	00 0000	uu uuuu
ADRESH	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	0000 00-0	0000 00-0	uuuu uu-u
OPTION_REG	1111 1111	1111 1111	uuuu uuuu
TRISA	1111 1111	1111 1111	<u> </u>
TRISB	1111 1111	1111 1111	uuuu uuuu
PIE1	-0 0000	-0 0000	-u uuuu
PIE2	0	0	u
PCON	dd	uu	
OSCCON	-000 -0	-000 -0	-uuu -u
OSCTUNE	00 0000	00 0000	uu uuuu
PR2	1111 1111	1111 1111	1111 1111
SSPADD	0000 0000	0000 0000	<u>uuuu</u> uuuu
SSPSTAT	0000 0000	0000 0000	<u>uuuu</u> uuuu
ADRESL	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON1	00 0000	00 0000	uu uuuu
EEDATA	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEADR	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEDATH	xx xxxx	uu uuuu	uu uuuu
EEADRH	xxx	uuu	uuu
EECON1	xx x000	ux u000	uu uuuu
EECON2			


Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear

Note 1: One or more bits in INTCON, PIR1 and PR2 will be affected (to cause wake-up).


2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).


3: See Table 12-3 for Reset value for specific conditions.














© 2001-2013 Microchip Technology Inc.




FIGURE 12-6: SLOW RISE TIME (MCLR TIED TO VDD THROUGH RC NETWORK)

12.10 Interrupts

The PIC16F818/819 has up to nine sources of interrupt. The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual	interr	upt	flag	bits	are	set
	regardless	of	the	sta	itus	of	their
	corresponding mask bit or the GIE bit.						

A Global Interrupt Enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on Reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the Special Function Register, PIR1. The corresponding interrupt enable bits are contained in Special Function Register, PIE1 and the peripheral interrupt enable bit is contained in Special Function Register, INTCON.

When an interrupt is serviced, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs relative to the current Q cycle. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit, PEIE bit or the GIE bit.




FIGURE 12-7: INTERRUPT LOGIC

12.10.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising if bit INTEDG (OPTION_REG<6>) is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit, INTF (INTCON<1>), is set. This interrupt can be disabled by clearing enable bit, INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from Sleep if bit INTE was set prior to going into Sleep. The status of Global Interrupt Enable bit, GIE, decides whether or not the processor branches to the interrupt vector following wake-up. See Section 12.13 "Power-Down Mode (Sleep)" for details on Sleep mode.

12.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit, TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>) (see **Section 6.0 "Timer0 Module"**).

12.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). See Section 3.2 "EECON1 and EECON2 Registers".

12.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W, Status registers). This will have to be implemented in software as shown in Example 12-1.

For PIC16F818 devices, the upper 64 bytes of each bank are common. Temporary holding registers, W_TEMP and STATUS_TEMP, should be placed here. These 64 locations do not require banking and therefore, make it easier for context save and restore.

For PIC16F819 devices, the upper 16 bytes of each bank are common.

EXAMPLE 12-1: SAVING STATUS AND W REGISTERS IN RAM

	W_TEMP	;Copy W to TEMP register
SWAPF	STATUS, W	;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:		
:(ISR)		;Insert user code here
:		
SWAPF	STATUS_TEMP, W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP, F	;Swap W_TEMP
SWAPF	W_TEMP, W	;Swap W_TEMP into W

12.12 Watchdog Timer (WDT)

For PIC16F818/819 devices, the WDT is driven by the INTRC oscillator. When the WDT is enabled, the INTRC (31.25 kHz) oscillator is enabled. The nominal WDT period is 16 ms and has the same accuracy as the INTRC oscillator.

During normal operation, a WDT time-out generates a device Reset (Watchdog Timer Reset). If the device is in Sleep mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer wake-up). The TO bit in the Status register will be cleared upon a Watchdog Timer time-out.

The WDT can be permanently disabled by clearing configuration bit, WDTEN (see **Section 12.1 "Configuration Bits**"). WDT time-out period values may be found in **Section 15.0** "**Electrical Characteristics**" under parameter #31. Values for the WDT prescaler (actually a postscaler but shared with the Timer0 prescaler) may be assigned using the OPTION_REG register.

- **Note 1:** The CLRWDT and SLEEP instructions clear the WDT and the postscaler if assigned to the WDT and prevent it from timing out and generating a device Reset condition.
 - 2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared but the prescaler assignment is not changed.




FIGURE 12-8: WATCHDOG TIMER BLOCK DIAGRAM

TABLE 12-5: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
81h,181h	OPTION_REG	RBPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0
2007h	Configuration bits ⁽¹⁾	LVP	BOREN	MCLRE	FOSC2	PWRTEN	WDTEN	FOSC1	FOSC0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 12-1 for operation of these bits.

12.13 Power-Down Mode (Sleep)

Power-Down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (Status<3>) is cleared, the \overline{TO} (Status<4>) bit is set and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are high-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

12.13.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a peripheral interrupt.

External MCLR Reset will cause a device Reset. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the Status register can be used to determine the cause of the device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. CCP Capture mode interrupt.
- 3. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 4. SSP (Start/Stop) bit detect interrupt.
- 5. SSP transmit or receive in Slave mode (SPI/I²C).
- 6. A/D conversion (when A/D clock source is RC).
- 7. EEPROM write operation completion.

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

12.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 12-9: WAKE-UP FROM SLEEP THROUGH INTERRUPT

OSC1 / CLKO ⁽⁴⁾ //	3 Q4 ; Q1 Q2 Q3 Q4 ; Q1 /////////_			. Q1 Q2 Q3 Q4 	Q1 Q2 Q3 Q4 	Q1 Q2 Q3 Q4;
INT pin	<u> </u>		I	1	1	
INTF Flag (INTCON<1>)		\ <u>+</u>		Interrupt Latency (Note 2)		
GIE bit (INTCON<7>)	i i i i i i i i i i i i i i i i i i i	cessor in Sleep			, , , , ,	I
INSTRUCTION FLOW		1	l I	I I	1	1
PC Y PC	X PC + 1 X	PC + 2	X PC + 2	X PC + 2	0004h	X 0005h
Fetched Inst(PC) = S	Sleep Inst(PC + 1)		Inst(PC + 2)	1 1 1	Inst(0004h)	Inst(0005h)
Instruction Executed { Inst(PC -	- 1) Sleep		Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
Note 1: XT HS or IP (Oscillator mode assumed					

2: TOST = 1024 TOSC (drawing not to scale). This delay will not be there for RC Oscillator mode.

GIE = 1 assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = 0, execution will continue in-line. 3:

4: CLKO is not available in these oscillator modes but shown here for timing reference.

12.14 In-Circuit Debugger

When the DEBUG bit in the Configuration Word is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB® ICD. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 12-6 shows which features are consumed by the background debugger.

TABLE 12-6: DEB	JGGER RESOURCES
-----------------	-----------------

I/O pins	RB6, RB7			
Stack	1 level			
Program Memory	Address 0000h must be NOP			
	Last 100h words			
Data Memory	0x070 (0x0F0, 0x170, 0x1F0) 0x1EB-0x1EF			

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the in-circuit debugger module available from Microchip or one of the third party development tool companies.

12.15 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

12.16 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the four Least Significant bits of the ID location are used.

12.17 In-Circuit Serial Programming

PIC16F818/819 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage (see Figure 12-10 for an example). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.


For more information on serial programming, please refer to the *"PIC16F818/819 Flash Memory Programming Specification"* (DS39603).

Note:	The Timer1 oscillator shares the T1OSI and T1OSO pins with the PGD and PGC pins used for programming and debugging.
	When using the Timer1 oscillator, In-Circuit Serial Programming [™] (ICSP [™]) may not function correctly (high voltage or low voltage) or the In-Circuit Debugger (ICD) may not communicate with the controller. As a result of using either ICSP or ICD, the Timer1 crystal may be damaged.
	If ICSP or ICD operations are required, the crystal should be disconnected from the circuit (disconnect either lead) or installed after programming. The oscillator loading capacitors may remain in-circuit during

ICSP or ICD operation.

FIGURE 12-10: TYPICAL IN-CIRCUIT

SERIAL PROGRAMMING CONNECTION



12.18 Low-Voltage ICSP Programming

The LVP bit of the Configuration Word register enables Low-Voltage ICSP Programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH but can instead be left at the normal operating voltage. In this mode, the RB3/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin.

If Low-Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB3/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when Programming mode is entered with VIHH on MCLR. The LVP bit can only be changed when using high voltage on MCLR.

It should be noted that once the LVP bit is programmed to '0', only the High-Voltage Programming mode is available and only this mode can be used to program the device.

When using Low-Voltage ICSP, the part must be supplied at 4.5V to 5.5V if a bulk erase will be executed. This includes reprogramming of the code-protect bits from an ON state to an OFF state. For all other cases of Low-Voltage ICSP, the part may be programmed at the normal operating voltage. This means calibration values, unique user IDs or user code can be reprogrammed or added.

The following LVP steps assume the LVP bit is set in the Configuration Word register.

- 1. Apply VDD to the VDD pin.
- 2. Drive MCLR low.
- 3. Apply VDD to the RB3/PGM pin.
- 4. Apply VDD to the $\overline{\text{MCLR}}$ pin.
- 5. Follow with the associated programming steps.

- Note 1: The High-Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
 - 2: While in Low-Voltage ICSP mode (LVP = 1), the RB3 pin can no longer be used as a general purpose I/O pin.
 - 3: When using Low-Voltage ICSP Programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device.
 - 4: RB3 should not be allowed to float if LVP is enabled. An external pull-down device should be used to default the device to normal operating mode. If RB3 floats high, the PIC16F818/819 device will enter Programming mode.
 - LVP mode is enabled by default on all devices shipped from Microchip. It can be disabled by clearing the LVP bit in the Configuration Word register.
 - 6: Disabling LVP will provide maximum compatibility to other PIC16CXXX devices.

13.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories are presented in Figure 13-1, while the various opcode fields are summarized in Table 13-1.

Table 13-2 lists the instructions recognized by the MPASM[™] assembler. A complete description of each instruction is also available in the *"PIC[®] Mid-Range MCU Family Reference Manual"* (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven-bit constant or literal value

One instruction cycle consists of four oscillator periods. For an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with
	future PIC16F818/819 products, do not
	use the OPTION and TRIS instructions.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.


13.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a "CLRF PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is d = 1.
PC	Program Counter
ТО	Time-out bit
PD	Power-Down bit

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



Mnemonic, Operands		Description		14-Bit Opcode				Status	Mate
				MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	ERATIO	ONS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1, 2,
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1, 2,
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2
		BIT-ORIENTED FILE R		RATIO	NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CON	NTROL OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	
Note 1:	When	an I/O register is modified as a function of itse	elf (e.g., MOVF P	ORTB.	1). the	value u	used wil	be that value	ue
		t on the pins themselves. For example, if the							
		al device, the data will be written back with a '			3		•		
2:		nstruction is executed on the TMR0 register (a		able. c	1 = 1) th	e preso	aler wil	l he cleared	if

TABLE 13-2: PIC16F818/819 INSTRUCTION SET

2: If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Note: Additional information on the mid-range instruction set is available in the "PIC[®] Mid-Range MCU Family Reference Manual" (DS33023).

13.2 Instruction Descriptions

ADDLW	Add Literal and W			
Syntax:	[<i>label</i>] ADDLW k			
Operands:	$0 \le k \le 255$			
Operation:	$(W) + k \to (W)$			
Status Affected:	C, DC, Z			
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.			

ANDWF	AND W with f			
Syntax:	[label] ANDWF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
Operation:	(W) .AND. (f) \rightarrow (destination)			
Status Affected:	Z			
Description:	AND the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.			

ADDWF	Add W and f				
Syntax:	[label] ADDWF f,d				
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$				
Operation:	(W) + (f) \rightarrow (destination)				
Status Affected:	C, DC, Z				
Description:	Add the contents of the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.				

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are ANDed with the eight-bit literal 'k'. The result is placed in the W register.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

BTFSS	Bit Test f, Skip if Set			
Syntax:	[label] BTFSS f,b			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$			
Operation:	skip if (f) = 1			
Status Affected:	None			
Description:	If bit 'b' in register 'f' = 0, the next instruction is executed. If bit 'b' = 1, then the next instruction is discarded and a NOP is executed instead, making this a 2 Tcy instruction.			

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

BTFSC	Bit Test, Skip if Clear
Syntax:	[label] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f) = 0
Status Affected:	None
Description:	If bit 'b' in register 'f' = 1, the next instruction is executed. If bit 'b' in register 'f' = 0, the next instruction is discarded and a NOP is executed instead, making this a 2 TCY instruction.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

CALL	Call Subroutine	CLRWDT	Clear Watchdog Timer
Syntax:	[<i>label</i>] CALL k	Syntax:	[label] CLRWDT
Operands:	$0 \le k \le 2047$	Operands:	None
Operation:	(PC) + 1 → TOS, k → PC<10:0>, (PCLATH<4:3>) → PC<12:11>	Operation:	$00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$
Status Affected:	None		$1 \rightarrow PD$
Description:	Call subroutine. First, return	Status Affected:	TO, PD
	address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits<10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

COMF	Complement f
Syntax:	[label] COMF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are complemented. If 'd' = 0, the result is stored in W. If 'd' = 1, the result is stored back in register 'f'.

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits<10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

DECF	Decrement f	INCF	Increment f
Syntax:	[label] DECF f,d	Syntax:	[label] INCF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) – 1 \rightarrow (destination)	Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	Decrement register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) – 1 \rightarrow (destination); skip if result = 0	Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2 TCY instruction.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2 TCY instruction.

IORLW	Inclusive OR Literal with W
Syntax:	[<i>label</i>] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are ORed with the eight-bit literal 'k'. The result is placed in the W register.

MOVLW	Move Literal to W
Syntax:	[<i>label</i>] MOVLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as '0's.

IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .OR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.

MOVWF	Move W to f
Syntax:	[<i>label</i>] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) \rightarrow (destination)
Status Affected:	Z
Description:	The contents of register 'f' are moved to a destination dependant upon the status of 'd'. If 'd' = 0, the destination is W register. If 'd' = 1, the destination is file regis- ter 'f' itself. 'd' = 1 is useful to test a file register since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

RETFIE	Return from Interrupt	RLF	Rotate Left f through Carry
Syntax:	[label] RETFIE	Syntax:	[<i>label</i>] RLF f,d
Operands:	None	Operands:	$0 \le f \le 127$
Operation:	$TOS \rightarrow PC$,		d ∈ [0,1]
	$1 \rightarrow GIE$	Operation:	See description below
Status Affected:	None	Status Affected:	С
		Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is stored back in register 'f'.

RETLW	Return with Literal in W	RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RETLW k	Syntax:	[label] RRF f,d
Operands: Operation:	$0 \le k \le 255$ k \rightarrow (W);	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
oporation	$TOS \rightarrow PC$	Operation:	See description below
Status Affected:	None	Status Affected:	С
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.

─→ C →	Register f	

RETURN	Return from Subroutine	SLEEP	Enter Sleep mode	
Syntax:	[label] RETURN	Syntax:	[label] SLEEP	
Operands:	None	Operands:	None	
Operation:	$TOS \rightarrow PC$	Operation:	00h \rightarrow WDT, 0 \rightarrow WDT prescaler, 1 \rightarrow TO,	
Status Affected:	None			
Description:	Return from subroutine. The stack		$0 \rightarrow PD$	
	is POPed and the top of the stack (TOS) is loaded into the program	Status Affected:	TO, PD	
	counter. This is a two-cycle instruction.	Description:	The Power-Down status bit, PD, is cleared. Time-out status bit, TO, is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.	

SUBLW	Subtract W from Literal					
Syntax:	[<i>label</i>] SUBLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	$k - (W) \rightarrow (W)$					
Status Affected:	C, DC, Z					
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.					

XORLW	Exclusive OR Literal with W				
Syntax:	[<i>label</i>] XORLW k				
Operands:	$0 \leq k \leq 255$				
Operation:	(W) .XOR. $k \rightarrow (W)$				
Status Affected:	Z				
Description:	The contents of the W register are XORed with the eight-bit literal 'k'. The result is placed in the W register.				

SUBWF	Subtract W from f						
Syntax:	[label] SUBWF f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$						
Operation:	$(f) - (W) \rightarrow (destination)$						
Status Affected:	C, DC, Z						
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.						

XORWF	Exclusive OR W with f					
Syntax:	[label] XORWF f,d					
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$					
Operation:	(W) .XOR. (f) \rightarrow (destination)					
Status Affected:	Z					
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.					

SWAPF	Swap Nibbles in f					
Syntax:	[label] SWAPF f,d					
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$					
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$					
Status Affected:	None					
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' = 0, the result is placed in W register. If 'd' = 1, the result is placed in register 'f'.					

14.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C[®] for Various Device Families
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit[™] 3 Debug Express
- Device Programmers
 - PICkit[™] 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

14.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

14.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

14.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

14.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

14.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

14.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

14.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

14.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

14.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

14.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

14.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

14.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

14.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.


Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

15.0 ELECTRICAL CHARACTERISTICS


Absolute Maximum Ratings †

Ambient temperature under bias	40°C to +125°C
Ambient temperature under bias Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0.3 to +14V
Total power dissipation (Note 1)	1W
Maximum current out of Vss pin	200 mA
Maximum current into VDD pin	200 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA	100 mA
Maximum current sourced by PORTA	100 mA
Maximum current sunk by PORTB	100 mA
Maximum current sourced by PORTB	100 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD $-\Sigma$ IOH} + Σ {(VDD $-V$	ЭН) x IOH} + ∑(VOL x IOL)
 Voltage spikes at the MCLR pin may cause latch-up. A series resistor of greater th to pull MCLR to VDD, rather than tying the pin directly to VDD. 	an 1 k Ω should be used

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.







15.1 DC Characteristics: Supply Voltage PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial)

PIC16LF818/819 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
PIC16F818/819 (Industrial, Extended)		Standard Operating Condition				ons (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended	
Param No. Symbol Characteristic		Min	Тур	Max	Units	Conditions	
	Vdd	Supply Voltage					
D001		PIC16LF818/819	2.0	—	5.5	V	HS, XT, RC and LP Oscillator mode
D001		PIC16F818/819	4.0		5.5	V	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	—	V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	—	0.7	V	See Section 12.4 "Power-on Reset (POR)" for details
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See Section 12.4 "Power-on Reset (POR)" for details
	VBOR	Brown-out Reset Voltage					
D005		PIC16LF818/819	3.65	_	4.35	V	
D005		PIC16F818/819	3.65	_	4.35	V	FMAX = 14 MHz ⁽²⁾

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data

2: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

PIC16LF (Indus	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F8 (Indu		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param Device		Тур	Max	Units	s Conditions			
	Power-Down Current (IPD)	(1)						
	PIC16LF818/819	0.1	0.4	μΑ	-40°C			
		0.1	0.4	μΑ	+25°C	VDD = 2.0V		
		0.4	1.5	μΑ	+85°C			
	PIC16LF818/819	0.3	0.5	μΑ	-40°C			
		0.3	0.5	μΑ	+25°C	VDD = 3.0V		
		0.7	1.7	μΑ	+85°C			
	All devices	0.6	1.0	μΑ	-40°C	VDD = 5.0V		
		0.6	1.0	μΑ	+25°C			
		1.2	5.0	μΑ	+85°C	VDD = 3.0V		
	Extended devices	6.0	28	μΑ	+125°C			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

PIC16LF8 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
PIC16F81 (Indus	18/819 strial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Device Typ Max Units Conditions						tions	
	Supply Current (IDD) ^(2,3)							
	PIC16LF818/819	9	20	μΑ	-40°C			
		7	15	μA	+25°C	VDD = 2.0V		
		7	15	μA	+85°C			
	PIC16LF818/819	16	30	μA	-40°C			
		14	25	μA	+25°C	VDD = 3.0V	Fosc = 32 kHz	
		14	25	μA	+85°C		(LP Oscillator)	
	All devices	32	40	μA	-40°C			
		26	35	μΑ	+25°C	VDD = 5.0V		
		26	35	μΑ	+85°C	VDD = 3.0V		
	Extended devices	35	53	μA	+125°C			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

	PIC16LF818/819 (Industrial) PIC16F818/819 (Industrial, Extended)		rd Oper			s otherwise stated ≤ +85°C for indus	
			$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array} $				
Param No.	Device	Typ Max Units Conditions					
	Supply Current (IDD) ^(2,3)						
	PIC16LF818/819	72	95	μΑ	-40°C		
		76	90	μΑ	+25°C	VDD = 2.0V	
		76	90	μA	+85°C		
	PIC16LF818/819	138	175	μΑ	-40°C		
		136	170	μΑ	+25°C	VDD = 3.0V	Fosc = 1 MHz
		136	170	μΑ	+85°C		(RC Oscillator) ⁽³⁾
	All devices	310	380	μΑ	-40°C	VDD = 5.0V	
		290	360	μΑ	+25°C		
		280	360	μΑ	+85°C	100 = 0.01	
	Extended devices	350	500	μΑ	+125°C		
	PIC16LF818/819	270	315	μA	-40°C		
		280	310	μΑ	+25°C	VDD = 2.0V	
		285	310	μΑ	+85°C		
	PIC16LF818/819	460	610	μΑ	-40°C	_	
		450	600	μΑ	+25°C	VDD = 3.0V	FOSC = 4 MHz
		450	600	μΑ	+85°C		(RC Oscillator) ⁽³⁾
	All devices	900	1060	μΑ	-40°C		
		890	1050	μΑ	+25°C	VDD = 5.0V	
		890	1050	μΑ	+85°C		
	Extended devices	.920	1.5	mA	+125°C		

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

PIC16LF8 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F81 (Indus	18/819		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Device	Тур	Max	Units	Conditions				
	Supply Current (IDD) ^(2,3)								
	All devices	1.8	2.3	mA	-40°C				
		1.6	2.2	mA	+25°C	VDD = 4.0V			
		1.3	2.2	mA	+85°C				
	All devices	3.0	4.2	mA	-40°C	VDD = 5.0V	Fosc = 20 MHz (HS Oscillator)		
		2.5	4.0	mA	+25°C				
		2.5	4.0	mA	+85°C				
	Extended devices	3.0	5.0	mA	+125°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\frac{OSC1}{MCLR}$ = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; $\frac{MCLR}{MCLR}$ = VDD; WDT enabled/disabled as specified.

15.2 DC Characteristics: Power-Down and Supply Current PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

PIC16LF (Indu	818/819 strial)		rd Oper	•	•	ss otherwise stated $A \leq +85^{\circ}C$ for indust			
PIC16F8 (Indu	18/819 strial, Extended)		ing temp	•	-40°C ≤ T	as otherwise stated $A \le +85^{\circ}C$ for indust $A \le +125^{\circ}C$ for exter	rial		
Param No.	Device	Тур	Max	Units	Conditions				
	Supply Current (IDD) ^(2,3)								
	PIC16LF818/819	8	20	μA	-40°C				
		7	15	μA	+25°C	VDD = 2.0V			
		7	15	μA	+85°C				
	PIC16LF818/819	16	30	μA	-40°C				
		14	25	μΑ	+25°C	VDD = 3.0V	Fosc = 31.25 kHz		
		14	25	μΑ	+85°C		(RC_RUN mode, Internal RC Oscillator)		
	All devices	32	40	μA	-40°C				
		29	35	μA	+25°C				
		29	35	μΑ	+85°C	VDD = 5.0V			
	Extended devices	35	45	μA	+125°C				
	PIC16LF818/819	132	160	μΑ	-40°C				
		126	155	μΑ	+25°C	VDD = 2.0V			
		126	155	μΑ	+85°C				
	PIC16LF818/819	260	310	μA	-40°C				
		230	300	μA	+25°C	VDD = 3.0V	Fosc = 1 MHz		
		230	300	μA	+85°C		(RC_RUN mode, Internal RC Oscillator)		
	All devices	560	690	μA	-40°C				
		500	650	μA	+25°C				
		500	650	μΑ	+85°C	VDD = 5.0V			
	Extended devices	570	710	μΑ	+125°C				
	PIC16LF818/819	310	420	μΑ	-40°C				
		300	410	μΑ	+25°C	VDD = 2.0V			
		300	410	μΑ	+85°C				
	PIC16LF818/819	550	650	μΑ	-40°C		_		
		530	620	μΑ	+25°C	VDD = 3.0V	Fosc = 4 MHz (RC_RUN mode,		
		530	620	μΑ	+85°C		Internal RC Oscillator)		
	All devices	1.2	1.5	mA	-40°C		······································		
		1.1	1.4	mA	+25°C	VDD = 5.0V			
		1.1	1.4	mA	+85°C	VDU = 5.0V			
	Extended devices	1.3	1.6	mA	+125°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

PIC16LF8 (Indus		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F81 (Indus	18/819 strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Device	Тур	Max	Units	Conditions				
	Supply Current (IDD) ^(2,3)								
	PIC16LF818/819	.950	1.3	mA	-40°C				
		.930	1.2	mA	+25°C	Vdd = 3.0V			
		.930	1.2	mA	+85°C		Fosc = 8 MHz		
	All devices	1.8	3.0	mA	-40°C	VDD = 5.0V	(RC_RUN mode,		
		1.7	2.8	mA	+25°C		Internal RC Oscillator)		
		1.7	2.8	mA	+85°C				
	Extended devices	2.0	4.0	mA	+125°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\frac{OSC1}{MCLR}$ = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; $\frac{MCLR}{MCLR}$ = VDD; WDT enabled/disabled as specified.

PIC16LF (Indu	818/819 strial)		rd Oper ng temp	•	onditions (unless -40°C \leq TA	otherwise stated ≤ +85°C for indust			
	PIC16F818/819 (Industrial, Extended)		rd Oper ng temp			<pre>otherwise stated ≤ +85°C for indust ≤ +125°C for exte</pre>	rial		
Param No.	Device	Тур	Max	Units	Conditions				
D022	Module Differential Curre	nts (∆lw	от, ∆ Іво	R, ∆ILVD	, Δ IOSCB, Δ IAD)				
(∆IWDT)	Watchdog Timer	1.5	3.8	μA	-40°C				
		2.2	3.8	μΑ	+25°C	VDD = 2.0V			
		2.7	4.0	μA	+85°C				
		2.3	4.6	μΑ	-40°C				
		2.7	4.6	μΑ	+25°C	VDD = 3.0V			
		3.1	4.8	μΑ	+85°C				
		3.0	10.0	μA	-40°C				
		3.3	10.0	μA	+25°C	VDD = 5.0V			
		3.9	13.0	μΑ	+85°C	VDD = 5.0V			
	Extended Devices	5.0	21.0	μΑ	+125°C				
D022A (∆IBOR)	Brown-out Reset	40	60	μΑ	-40°C to +85°C	VDD = 5.0V			
D025	Timer1 Oscillator	1.7	2.3	μΑ	-40°C				
(Δ IOSCB)		1.8	2.3	μΑ	+25°C	VDD = 2.0V			
		2.0	2.3	μΑ	+85°C				
		2.2	3.8	μΑ	-40°C				
		2.6	3.8	μΑ	+25°C	VDD = 3.0V	32 kHz on Timer1		
		2.9	3.8	μΑ	+85°C				
		3.0	6.0	μA	-40°C				
		3.2	6.0	μΑ	+25°C	VDD = 5.0V			
		3.4	7.0	μΑ	+85°C				
D026	A/D Converter	0.001	2.0	μΑ	-40°C to +85°C	VDD = 2.0V			
(∆IAD)		0.001	2.0	μΑ	-40°C to +85°C	VDD = 3.0V	A/D on, Sleep, not converting		
		0.003	2.0	μΑ	-40°C to +85°C	VDD = 5.0V	A/D on, Sleep, not converting		
	Extended Devices	4.0	8.0	μA	-40°C to +125°C	· DD = 0.0 V			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

15.3 DC Characteristics: Internal RC Accuracy PIC16F818/819, PIC16F818/819 TSL (Industrial, Extended) PIC16LF818/819, PIC16LF818/819 TSL (Industrial)

PIC16LF818/819 ⁽³⁾ PIC16LF818/819 TSL ⁽³⁾ (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F8	818/819 ⁽³⁾ 318/819 TSL ⁽³⁾ ustrial, Extended)	Standard Operating te		-40°	$C^{2} \leq TA \leq +8$	r wise stated) 35°C for industrial 25°C for extended			
Param No.	Device	Min	Min Typ Max Units Conditions						
	INTOSC Accuracy @ F	req = 8 MHz,	4 MHz, 2 M	Hz, 1 MHz,	500 kHz, 2	50 kHz, 125 kHz ⁽¹⁾			
	PIC16LF818/819	-5	±1	5	%	+25°C			
		-25	—	25	%	-10°C to +85°C	VDD = 2.7-3.3V		
		-30	_	30	%	-40°C to +85°C			
	PIC16F818/819 ⁽⁴⁾	-5	±1	5	%	+25°C			
		-25	—	25	%	-10°C to +85°C	VDD = 4.5-5.5V		
		-30	—	30	%	-40°C to +85°C	VDD = 4.5-5.5V		
		-35	—	35	%	-40°C to +125°C			
	PIC16LF818/819 TSL	-2	±1	2	%	+25°C			
		-5	—	5	%	-10°C to +85°C	VDD = 2.7-3.3V		
		-10	—	10	%	-40°C to +85°C			
	PIC16F818/819 TSL ⁽⁵⁾	-2	±1	2	%	+25°C			
		-5	—	5	%	-10°C to +85°C	VDD = 4.5-5.5V		
		-10	—	10	%	-40°C to +85°C	VDD = 4.5-5.5V		
		-15	—	15	%	-40°C to +125°C			
	INTRC Accuracy @ Fre	eq = 31 kHz ⁽²⁾)						
	PIC16LF818/819	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V		
	PIC16F818/819 ⁽⁴⁾	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V		
	PIC16LF818/819 TSL	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V		
	PIC16F818/819 TSL ⁽⁵⁾	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V		

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.

3: The only specification difference between a non-TSL device and a TSL device is the internal RC oscillator specifications listed above. All other specifications are maintained.

4: Example part number for the specifications listed above: PIC16F818-I/SS (PIC16F818 device, Industrial temperature, SSOP package).

5: Example part number for the specifications listed above: PIC16F818-I/SSTSL (PIC16F818 device, Industrial temperature, SSOP package).

15.4 DC Characteristics: PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial)

DC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	VIL	Input Low Voltage	•				
		I/O ports:					
D030		with TTL buffer	Vss	_	0.15 Vdd	V	For entire VDD range
D030A			Vss	_	0.8V	V	$4.5V \le VDD \le 5.5V$
D031		with Schmitt Trigger buffer	Vss	_	0.2 Vdd	V	
D032		MCLR, OSC1 (in RC mode)	Vss	—	0.2 Vdd	V	(Note 1)
D033		OSC1 (in XT and LP mode)	Vss	—	0.3V	V	
		OSC1 (in HS mode)	Vss	_	0.3 Vdd	V	
		Ports RB1 and RB4:					
D034		with Schmitt Trigger buffer	Vss	_	0.3 Vdd	V	For entire VDD range
	Vih	Input High Voltage					
		I/O ports:					
D040		with TTL buffer	2.0	—	Vdd	V	$4.5V \le V\text{DD} \le 5.5V$
D040A			0.25 VDD + 0.8V	—	Vdd	V	For entire VDD range
D041		with Schmitt Trigger buffer	0.8 Vdd	—	Vdd	V	For entire VDD range
D042		MCLR	0.8 Vdd	_	Vdd	V	
D042A		OSC1 (in XT and LP mode)	1.6V	_	Vdd	V	
		OSC1 (in HS mode)	0.7 Vdd	_	Vdd	V	
D043		OSC1 (in RC mode)	0.9 Vdd	—	Vdd	V	(Note 1)
		Ports RB1 and RB4:					
D044		with Schmitt Trigger buffer	0.7 Vdd		Vdd	V	For entire VDD range
D070	IPURB	PORTB Weak Pull-up Current	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	lı∟	Input Leakage Current (Notes	2, 3)				
D060		I/O ports	_	—	±1	μA	$Vss \le VPIN \le VDD, pin at high-impedance$
D061		MCLR	—	—	±5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
D063		OSC1	_	—	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP oscillator configuration

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F818/819 be driven with external clock in RC mode.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.

15.4 DC Characteristics: PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

DC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Vol	Output Low Voltage					
D080		I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +125°C
D083		OSC2/CLKO (RC oscillator config)	—	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +125°C
	Vон	Output High Voltage					
D090		I/O ports (Note 3)	Vdd - 0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +125°C
D092		OSC2/CLKO (RC oscillator config)	Vdd - 0.7	—	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +125°С
		Capacitive Loading Specs on	Output Pins				
D100	Cosc2	OSC2 pin	_	—	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	—	50	pF	
D102	Св	SCL, SDA in I ² C™ mode		—	400	pF	
		Data EEPROM Memory					
D120	ED	Endurance	100K	1M	_	E/W	-40°C to +85°C
			10K	100K	_	E/W	+85°C to +125°C
D121	Vdrw	VDD for read/write	Vmin	—	5.5	V	Using EECON to read/write, VMIN = min. operating voltage
D122	TDEW	Erase/write cycle time		4	8	ms	
		Program Flash Memory					1
D130	Eр	Endurance	10K 1K	100K 10K	_	E/W E/W	-40°C to +85°C +85°C to +125°C
D131	Vpr	VDD for read	VMIN	_	5.5	V	
D132A		VDD for erase/write	Vmin	-	5.5	V	Using EECON to read/write, VMIN = min. operating voltage
D133	Тре	Erase cycle time	—	2	4	ms	
D134	TPW	Write cycle time	—	2	4	ms	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F818/819 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.


3: Negative current is defined as current sourced by the pin.

15.5 Timing Parameter Symbology

The timing parameter symbols have been created using one of the following formats:

1. TppS2p	pS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowerca	ase letters (pp) and their meanings:	·	
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperca	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st ((I ² C specifications only)	·	
CC	· · · · · · · · · · · · · · · · · · ·		
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

FIGURE 15-3: LOAD CONDITIONS






TABLE 15-1: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKI Frequency (Note 1)	DC	_	1	MHz	XT and RC Oscillator mode
			DC	_	20	MHz	HS Oscillator mode
			DC	_	32	kHz	LP Oscillator mode
		Oscillator Frequency (Note 1)	DC		4	MHz	RC Oscillator mode
			0.1	_	4	MHz	XT Oscillator mode
			4	—	20	MHz	HS Oscillator mode
			5	_	200	kHz	LP Oscillator mode
1	Tosc	External CLKI Period (Note 1)	1000	_	_	ns	XT and RC Oscillator mode
			50	—	—	ns	HS Oscillator mode
			5			ms	LP Oscillator mode
		Oscillator Period (Note 1)	250	—	—	ns	RC Oscillator mode
			250	—	10,000	ns	XT Oscillator mode
			50	—	250	ns	HS Oscillator mode
			5		—	ms	LP Oscillator mode
2	Тсү	Instruction Cycle Time (Note 1)	200	TCY	DC	ns	TCY = 4/FOSC
3	TosL,	External Clock in (OSC1) High	500	—	—	ns	XT Oscillator
	TosH	or Low Time	2.5		—	ms	LP Oscillator
			15		—	ns	HS Oscillator
4	TosR,	External Clock in (OSC1) Rise or	—		25	ns	XT Oscillator
	TosF	Fall Time	—	_	50	ns	LP Oscillator
			—	_	15	ns	HS Oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type, under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.






TABLE 15-2:	CLKO AND I/O TIMING REQUIREMENTS
-------------	---

Param No.	Symbol	Characterist	ic	Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1 \uparrow to CLKO \downarrow		_	75	200	ns	(Note 1)
11*	TosH2ckH	OSC1 ↑ to CLKO ↑	—	75	200	ns	(Note 1)	
12*	ТскR	CLKO Rise Time		35	100	ns	(Note 1)	
13*	ТскF	CLKO Fall Time		—	35	100	ns	(Note 1)
14*	TCKL2IOV	CLKO ↓ to Port Out Valid			_	0.5 TCY + 20	ns	(Note 1)
15*	ТюV2скН	Port In Valid before CLKO ↑		Tosc + 200	—	—	ns	(Note 1)
16*	TCKH2IOI	Port In Hold after CLKO ↑		0	—	—	ns	(Note 1)
17*	TosH2IoV	OSC1 ↑ (Q1 cycle) to Port Out Valid			100	255	ns	
18*	TosH2iol	OSC1 ↑ (Q2 cycle) to Port	PIC16 F 818/819	100	_	—	ns	
		Input Invalid (I/O in hold time)	PIC16 LF 818/819	200	—	—	ns	
19*	TIOV20sH	Port Input Valid to OSC1 1 (I/O	in setup time)	0	_	—	ns	
20*	TIOR	Port Output Rise Time	PIC16 F 818/819		10	40	ns	
			PIC16 LF 818/819		—	145	ns	
21*	TIOF	Port Output Fall Time	PIC16 F 818/819	_	10	40	ns	
			PIC16 LF 818/819		_	145	ns	
22††*	TINP	INT pin High or Low Time	•	Тсү	-	—	ns	
23††*	Trbp	RB7:RB4 Change INT High or	Low Time	Тсү	—	—	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

tt These parameters are asynchronous events, not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.




FIGURE 15-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 15-7: BROWN-OUT RESET TIMING




TABLE 15-3:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (Low)	2	_	_	μs	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (no prescaler)	13.6	16	18.4	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period		1024 Tosc	_	_	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	61.2	72	82.8	ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	—	2.1	μS	
35	TBOR	Brown-out Reset Pulse Width	100	—	_	μS	$VDD \le VBOR (D005)$

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param No.	Symbol		Characteristic		Min	Тур†	Max	Units	Conditions	
40*	T⊤0H	T0CKI High Pulse Width		No Prescaler	0.5 TCY + 20	—	—	ns	Must also meet	
				With Prescaler	10	_	_	ns	parameter 42	
41*	TT0L	T0CKI Low Pulse	Width	No Prescaler	0.5 TCY + 20	_	—	ns	Must also meet	
				With Prescaler	10	_	_	ns	parameter 42	
42*	TT0P	T0CKI Period		No Prescaler	Tcy + 40	_	_	ns		
		v		With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N	—	—	ns	N = prescale value (2, 4,, 256)	
45*	T⊤1H	H T1CKI High Time	Synchronous, Prescaler = 1		0.5 TCY + 20	_	—	ns	Must also meet	
			Synchronous,	PIC16F818/819	15	_	_	ns	parameter 47	
			Prescaler = $2,4,8$	PIC16LF818/819	25	_	_	ns		
			Asynchronous	PIC16F818/819	30		— ns			
				PIC16LF818/819	50	_	_	ns		
46*	T⊤1L	T1CKI Low Time	Synchronous, Prescaler = 1		0.5 Tcy + 20		—	ns	Must also meet	
			Synchronous, Prescaler = 2,4,8 Asynchronous	PIC16 F 818/819	15	—	—	ns	parameter 47	
				PIC16LF818/819	25	_	—	ns		
				PIC16 F 818/819	30	_	—	ns		
				PIC16LF818/819	50	—	_	ns		
47*	TT1P	T1CKI Input Period	Synchronous	PIC16 F 818/819	Greater of: 30 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value (1, 2, 4, 8)	
				PIC16 LF 818/819	Greater of: 50 or <u>Tcy + 40</u> N				N = prescale value $(1, 2, 4, 8)$	
			Asynchronous	PIC16 F 818/819	60	—	—	ns		
				PIC16 LF 818/819	100	_	_	ns		
	F⊤1		Input Frequency R d by setting bit T10		DC	—	32.768	kHz		
48	TCKEZTMR1	Delay from Extern	nal Clock Edge to T	imer Increment	2 Tosc	_	7 Tosc	_		

TABLE 15-4:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
-------------	---

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






TABLE 15-5: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Param No.	Symbol		Characteristic		Min	Тур†	Max	Units	Conditions
50*	TCCL	CCP1	No Prescaler		0.5 Tcy + 20	—	—	ns	
	Input Low Time			PIC16F818/819	10	—	—	ns	
			With Prescaler	PIC16 LF 818/819	20	—	—	ns	
51*	ТссН	CCP1	No Prescaler		0.5 TCY + 20		_	ns	
		Input High Time		PIC16F818/819	10		_	ns	
			With Prescaler	PIC16 LF 818/819	20		—	ns	
52*	TCCP	CCP1 Input Per	CCP1 Input Period			—	—	ns	N = prescale value (1,4 or 16)
53*	TCCR	CCP1 Output R	ise Time	PIC16F818/819	—	10	25	ns	
				PIC16 LF 818/819	—	25	50	ns	
54*	TccF	CCP1 Output Fall Time		PIC16F818/819	—	10	25	ns	
				PIC16 LF 818/819	—	25	45	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






FIGURE 15-10: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)

FIGURE 15-11: SPI MASTER MODE TIMING (CKE = 1, SMP = 1)








FIGURE 15-13: SPI SLAVE MODE TIMING (CKE = 1)

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input	Тсү	-	-	ns		
71*	TscH	SCK Input High Time (Slave mode)		Tcy + 20	-	_	ns	
72*	TscL	SCK Input Low Time (Slave mode)		Tcy + 20	-	_	ns	
73*	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input to SC	100	—	-	ns		
74*	TSCH2DIL, TSCL2DIL	Hold Time of SDI Data Input to SCk	100	—	—	ns		
75*	TDOR	SDO Data Output Rise Time	PIC16 F 818/819 PIC16 LF 818/819	_	10 25	25 50	ns ns	
76*	TDOF	SDO Data Output Fall Time		_	10	25	ns	
77*	TssH2doZ	SS ↑ to SDO Output High-Impedan	се	10	_	50	ns	
78*	TscR	SCK Output Rise Time (Master mode)	PIC16 F 818/819 PIC16 LF 818/819	_	10 25	25 50	ns ns	
79*	TscF	SCK Output Fall Time (Master mod	e)	_	10	25	ns	
80*	TSCH2DOV, TSCL2DOV	SDO Data Output Valid after SCK Edge	PIC16 F 818/819 PIC16 LF 818/819	_	_	50 145	ns ns	
81*	TDOV2scH, TDOV2scL	SDO Data Output Setup to SCK Edge		Тсү	—	—	ns	
82*	TssL2doV	SDO Data Output Valid after $\overline{SS} \downarrow E$	—	_	50	ns		
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 TCY + 40	—	-	ns	

TABLE 15-6: SPI MODE REQUIREMENTS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




FIGURE 15-14: I²C[™] BUS START/STOP BITS TIMING

Param No.	Symbol	Charac	teristic	Min	Тур	Max	Units	Conditions
90*	TSU:STA	Start Condition	100 kHz mode	4700	_	—	ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_	—		Start condition
91*	THD:STA	Start Condition	100 kHz mode	4000	_	—	ns	After this period, the first clock
		Hold Time	400 kHz mode	600				pulse is generated
92*	Tsu:sto	Stop Condition	100 kHz mode	4700	_	—	ns	
		Setup Time	400 kHz mode	600	_	—		
93	THD:STO	Stop Condition	100 kHz mode	4000			ns	
		Hold Time	400 kHz mode	600	_			

TABLE 15-7: I²C[™] BUS START/STOP BITS REQUIREMENTS

* These parameters are characterized but not tested.




FIGURE 15-15: I²C[™] BUS DATA TIMING

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
100*	Тнідн	Clock High Time	100 kHz mode	4.0		μS	
			400 kHz mode	0.6		μs	
			SSP Module	1.5 TCY			
101*	TLOW	Clock Low Time	100 kHz mode	4.7		μs	
			400 kHz mode	1.3	_	μs	
		SSP Module	1.5 TCY	_			
102*	Tr	SDA and SCL Rise	100 kHz mode	—	1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10-400 pF
103*	TF SDA and	SDA and SCL Fall	100 kHz mode	—	300	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10-400 pF
90*	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6		μs	Start condition
91*	THD:STA	Start Condition Hold	100 kHz mode	4.0	_	μs	After this period, the first
		Time	400 kHz mode	0.6		μs	clock pulse is generated
106*	THD:DAT	Data Input Hold	100 kHz mode	0	_	ns	
		Time	400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data Input Setup	100 kHz mode	250	_	ns	(Note 2)
		Time	400 kHz mode	100		ns	
92*	Tsu:sto	Stop Condition	100 kHz mode	4.7	_	μs	
		Setup Time	400 kHz mode	0.6	_	μs	
109*	ΤΑΑ	Output Valid from	100 kHz mode	—	3500	ns	(Note 1)
		Clock	400 kHz mode	—		ns	
110*	TBUF	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free
			400 kHz mode	1.3		μS	before a new transmission can start
	Св	Bus Capacitive Load	ling	—	400	pF	

TABLE 15-8:I²C™ BUS DATA REQUIREMENTS

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²CTM bus device can be used in a Standard mode (100 kHz) I²C bus system but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.


TABLE 15-9:A/D CONVERTER CHARACTERISTICS: PIC16F818/819 (INDUSTRIAL, EXTENDED)PIC16LF818/819 (INDUSTRIAL)

Param No.	Sym	Charac	teristic	Min	Тур†	Max	Units	Conditions
A01	Nr	Resolution		_	—	10-bits	bit	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A03	Eı∟	Integral Linearity Error		_	—	<±1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A04	Edl	Differential Linear	ity Error		—	<±1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A06	EOFF	Offset Error		—	—	<±2	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A07	Egn	Gain Error		_	—	<±1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A10	_	Monotonicity		_	guaranteed ⁽³⁾	—	—	$VSS \leq VAIN \leq VREF$
A20	Vref	Reference Voltage (VREF+ - VREF-)		2.0	—	Vdd + 0.3	V	
A21	Vref+	Reference Voltag	e High	AVdd - 2.5V		AVDD + 0.3V	V	
A22	Vref-	Reference Voltag	e Low	AVss-0.3V		VREF+ - 2.0V	V	
A25	VAIN	Analog Input Volta	age	Vss - 0.3V	—	VREF + 0.3V	V	
A30	ZAIN	Recommended Ir Analog Voltage S		_	—	2.5	kΩ	(Note 4)
A40	IAD	A/D Conversion	PIC16 F 818/819	_	220	—	μΑ	Average current
		Current (VDD)	PIC16 LF 818/819		90	—	μA	consumption when A/D is on (Note 1)
A50	IREF	VREF Input Currei	nt (Note 2)	_		5	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 11.1 "A/D Acquisition Requirements".
					—	150	μΑ	During A/D conversion cycle

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
 - 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
 - 3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
 - 4: Maximum allowed impedance for analog voltage source is 10 kΩ. This requires higher acquisition time.





Param No.	Symbol	Charac	teristic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D Clock Period	PIC16F818/819	1.6	_	_	μS	Tosc based, VREF \geq 3.0V
			PIC16LF818/819	3.0	—	_	μS	Tosc based, VREF \geq 2.0V
			PIC16F818/819	2.0	4.0	6.0	μS	A/D RC mode
			PIC16LF818/819	3.0	6.0	9.0	μS	A/D RC mode
131	TCNV	Conversion Time (not (Note 1)		—	12	TAD		
132	TACQ	Acquisition Time		(Note 2)	40	_	μS	
				10*	_	_	μS	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	TGO	Q4 to A/D Clock Star		_	Tosc/2 §		_	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

TABLE 15-10: A/D CONVERSION REQUIREMENTS

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are t not tested.

§ This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.


2: See Section 11.1 "A/D Acquisition Requirements" for minimum conditions.


16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.













FIGURE 16-3: TYPICAL IDD vs. Fosc OVER VDD (XT MODE)








FIGURE 16-5: TYPICAL IDD vs. Fosc OVER VDD (LP MODE)






FIGURE 16-7: TYPICAL IDD vs. VDD, -40°C TO +125°C, 1 MHz TO 8 MHz (RC_RUN MODE, ALL PERIPHERALS DISABLED)







FIGURE 16-8: MAXIMUM IDD vs. VDD, -40°C TO +125°C, 1 MHz TO 8 MHz (RC_RUN MODE, ALL PERIPHERALS DISABLED)















FIGURE 16-12: AVERAGE Fosc vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 300 pF, +25°C)




























FIGURE 16-17: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO +125°C)


















FIGURE 16-21: MINIMUM AND MAXIMUM VIN vs. VDD (TTL INPUT, -40°C TO +125°C)





© 2001-2013 Microchip Technology Inc.







FIGURE 16-23: MINIMUM AND MAXIMUM VIN vs. VDD (I²C[™] INPUT, -40°C TO +125°C)








NOTES:

17.0 **PACKAGING INFORMATION**


17.1 **Package Marking Information**

18-Lead PDIP (300 mil)



18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	Dimension Limits		NOM	MAX
Number of Pins	Ν	18		
Pitch	е	.100 BSC		
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.880	.900	.920
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	с	.008	.010	.014
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eВ	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-051C Sheet 1 of 2

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	18		
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	11.55 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.20	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-051C Sheet 2 of 2

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		IILLIMETER	S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width	X			0.60
Contact Pad Length	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2051A

20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimensio	Dimension Limits		NOM	MAX
Number of Pins	Ν	20		
Pitch	е	0.65 BSC		
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	с	0.09	_	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Ν	ILLIMETER	S
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	;
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν	28		
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	Е		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIM	ETERS
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (May 2002)

Original version of this data sheet.

Revision B (August 2002)

Added INTRC section. PWRT and BOR are independent of each other. Revised program memory text and code routine. Added QFN package. Modified PORTB diagrams.

Revision C (November 2002)

Added various new feature descriptions. Added internal RC oscillator specifications. Added low-power Timer1 specifications and RTC application example.

Revision D (November 2003)

Updated IRCF bit modification information and changed the INTOSC stabilization delay from 1 ms to 4 ms in Section 4.0 "Oscillator Configurations". Updated Section 12.17 "In-Circuit Serial Programming" to clarify LVP programming. In Section 15.0 "Electrical Characteristics", the DC Characteristics (Section 15.2 and Section 15.3) have been updated to include the Typ, Min and Max values and Table 15-1 "External Clock Timing Requirements" has been updated.

Revision E (September 2004)

This revision includes the DC and AC Characteristics Graphs and Tables. The Electrical Specifications in Section 16.0 "DC and AC Characteristics Graphs and Tables" have been updated and there have been minor corrections to the data sheet text.

Revision F (November 2011)

This revision updated **Section 17.0** "Packaging Information".

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

TABLE B-1: DIFFERENCES BETWEEN THE PIC16F818 AND PIC16F819

Features	PIC16F818	PIC16F819
Flash Program Memory (14-bit words)	1K	2K
Data Memory (bytes)	128	256
EEPROM Data Memory (bytes)	128	256

NOTES:

INDEX

	L
-	٩

A/D	
Acquisition Requirements	84
ADIF Bit	
Analog-to-Digital Converter	81
Associated Registers	
Calculating Acquisition Time	
Configuring Analog Port Pins	85
Configuring the Interrupt	
Configuring the Module	83
Conversion Clock	85
Conversion Requirements	. 140
Conversions	86
Converter Characteristics	. 139
Delays	84
Effects of a Reset	
GO/DONE Bit	83
Internal Sampling Switch (Rss) Impedance	84
Operation During Sleep	
Result Registers	86
Source Impedance	84
Time Delays	84
Use of the CCP Trigger	87
Absolute Maximum Ratings	. 115
ACK	77
ADCON0 Register	81
ADCON1 Register	81
ADRESH Register 1	3, 81
ADRESH, ADRESL Register Pair	83
ADRESL Register1	4, 81
Application Notes	
AN556 (Implementing a Table Read)	23
AN578 (Use of the SSP Module in the I ² C	
Multi-Master Environment)	71
AN607 (Power-up Trouble Shooting)	
Assembler	
MPASM Assembler	. 112
в	

В	
BF Bit	77
Block Diagrams	
A/D	
Analog Input Model	
Capture Mode Operation	66
Compare Mode Operation	
In-Circuit Serial Programming Connections	101
Interrupt Logic	
On-Chip Reset Circuit	91
PIC16F818/819	-
PWM	68
RA0/AN0:RA1/AN1 Pins	40
RA2/AN2/Vref- Pin	•••••
RA3/AN3/Vref+ Pin	-
RA4/ <u>AN4/T</u> 0CKI Pin	
RA5/MCLR/Vpp Pin	
RA6/OSC2/CLKO Pin	
RA7/OSC1/CLKI Pin	42
RB0 Pin	45
RB1 Pin	46
RB2 Pin	47
RB3 Pin	48
RB4 Pin	49
RB5 Pin	50

RB6 Pin	51
RB7 Pin	52
Recommended MCLR Circuit	
SSP in I ² C Mode	76
SSP in SPI Mode	74
System Clock	38
Timer0/WDT Prescaler	53
Timer1	58
Timer26	63
Watchdog Timer (WDT)	98
BOR. See Brown-out Reset.	
Brown-out Reset (BOR) 89, 91, 92, 93, 9	94

С

C Compilers	
MPLAB C18 1	12
Capture/Compare/PWM (CCP)	65
Capture Mode	
CCP Prescaler	
Pin Configuration	
Software Interrupt	
Timer1 Mode Selection	
Capture, Compare and Timer1	
Associated Registers	67
CCP1IF	
CCPR1	
CCPR1H:CCPR1L	
Compare Mode	
Pin Configuration	
Software Interrupt Mode	
Special Event Trigger	
Special Event Trigger Output of CCP1	
Timer1 Mode Selection	
PWM and Timer2	0.
Associated Registers	69
PWM Mode	
Duty Cycle	
Example Frequencies/Resolutions	60
Period	
Setup for Operation	
Timer Resources	
CCP1M0 Bit	
CCP1M1 Bit	
CCP1M2 Bit	
CCP1M3 Bit	
CCP1X Bit	
CCP1Y Bit	
CCPR1H Register	
CCPR1L Register	
Code Examples	05
Code Examples Changing Between Capture Prescalers	66
Changing Prescaler Assignment from Timer0	00
to WDT	55
Changing Prescaler Assignment from WDT	55
to Timer0	E E
Clearing RAM Using Indirect Addressing	
Erasing a Flash Program Memory Row	20
Implementing a Real-Time Clock Using a	29
Timer1 Interrupt Service	60
Initializing PORTA	
Reading a 16-Bit Free Running Timer	
Reading Data EEPROM	21
Reading Flash Program Memory	
Saving Status and W Registers in RAM	
Writing a 16-Bit Free Running Timer	
Writing to Data EEPROM	27

Writing to Flash Program Memory	
Code Protection	
Computed GOTO	23
Configuration Bits	
Crystal Oscillator and Ceramic Resonators	
Customer Change Notification Service	173
Customer Notification Service	173
Customer Support	173

D

Data EEPROM Memory	25
Associated Registers	32
EEADR Register	25
EEADRH Register	25
EECON1 Register	25
EECON2 Register	
EEDATA Register	25
EEDATH Register	
Operation During Code-Protect	32
Protection Against Spurious Writes	32
Reading	
Write Interrupt Enable Flag (EEIF Bit)	25
Writing	
Data Memory	
Special Function Registers	13
DC and AC Characteristics	
Graphs and Tables	141
DC Characteristics	
Internal RC Accuracy	125
PIC16F818/819, PIC16LF818/819	126
Power-Down and Supply Current	118
Supply Voltage	
Development Support	111
Device Differences	165
Device Overview	5
Direct Addressing	24

Е

EEADR Register
5
EEADRH Register2
EECON1 Register2
EECON2 Register
EEDATA Register2
EEDATH Register
Electrical Characteristics
Endurance
Errata
External Clock Input
External Interrupt Input (RB0/INT). See Interrupt Sources.

F

Flash Program Memory	25
Associated Registers	
EEADR Register	25
EEADRH Register	25
EECON1 Register	25
EECON2 Register	25
EEDATA Register	25
EEDATH Register	25
Erasing	28
Reading	28
Writing	30
FSR Register13, 14, 15,	
G	
General Purpose Register File	10

I

/O Ports
² C
Associated Registers
Master Mode Operation79
Mode
Mode Selection
Multi-Master Mode Operation
Slave Mode
Addressing
Reception
SCL, SDA Pins
Transmission77
D Locations
n-Circuit Debugger 100
n-Circuit Serial Programming 89
n-Circuit Serial Programming (ICSP)101
NDF Register14, 15, 23
ndirect Addressing23, 24
nstruction Format
nstruction Set 103
Descriptions105
Read-Modify-Write Operations
Summary Table
ADDLW
ADDWF
ADDW1
ANDUW
BCF
BSF
BSF
BTFSS
CALL
CLRF
CLRW
CLRWDT
COMF
DECF
DECFSZ 107
GOTO
INCF
INCFSZ 107
IORLW 108
IORWF 108
MOVF
MOVLW
MOVWF 108
NOP
RETFIE 109
RETLW 109
RETURN 109
RLF 109
RRF
SLEEP 109
SUBLW 110
SUBWF 110
SWAPF
XORLW 110
XORWF
NT Interrupt (RB0/INT). See Interrupt Sources.
NTCON Register
GIE Bit
INTE Bit
INTF Bit
RBIF Bit

TMR0IE Bit 18
Internal Oscillator Block
INTRC Modes35
Internet Address 173
Interrupt Sources
RB0/INT Pin, External97
TMR0 Overflow97
Interrupts
RB7:RB4 Port Change43
Synchronous Serial Port Interrupt
Interrupts, Context Saving During
Interrupts, Enable Bits
Global Interrupt Enable (GIE Bit)
Interrupt-on-Change (RB7:RB4) Enable
(RBIE Bit)
RB0/INT Enable (INTE Bit)
TMR0 Overflow Enable (TMR0IE Bit)
Interrupts, Enable bits
Global Interrupt Enable (GIE Bit)
Interrupts, Flag Bits
Interrupt-on-Change (RB7:RB4) Flag
(RBIF Bit)
RB0/INT Flag (INTF Bit)
TMR0 Overflow Flag (TMR0IF Bit)
INTRC Modes
INTRC Modes Adjustment
Adjustment
Adjustment 36 L Loading of PC 23 Low-Voltage ICSP Programming 102 M Master Clear (MCLR) 91, 93, 94 MCLR Reset, Normal Operation 91, 93, 94 MCLR Reset, Sleep 91, 93, 94
Adjustment
Adjustment 36 L Loading of PC 23 Low-Voltage ICSP Programming 102 M Master Clear (MCLR) 91, 93, 94 MCLR Reset, Normal Operation 91, 93, 94 MCLR Reset, Sleep 91, 93, 94 Operation and ESD Protection 92 Memory Organization 9
Adjustment 36 L Loading of PC 23 Low-Voltage ICSP Programming 102 M 102 M Master Clear (MCLR) MCLR Reset, Normal Operation 91, 93, 94 MCLR Reset, Sleep 91, 93, 94 Operation and ESD Protection 92 Memory Organization 9 Data Memory 10
Adjustment 36 L Loading of PC 23 Low-Voltage ICSP Programming 102 M 102 M Master Clear (MCLR) MCLR Reset, Normal Operation 91, 93, 94 MCLR Reset, Sleep 91, 93, 94 Operation and ESD Protection 92 Memory Organization 9 Data Memory 10 Program Memory 9
Adjustment 36 L Loading of PC 23 Low-Voltage ICSP Programming 102 M Master Clear (MCLR) 102 MCLR Reset, Normal Operation 91, 93, 94 MCLR Reset, Sleep 91, 93, 94 Operation and ESD Protection 92 Memory Organization 9 Data Memory 10 Program Memory 9 Microchip Internet Web Site 173
Adjustment 36 L Loading of PC 23 Low-Voltage ICSP Programming 102 M Master Clear (MCLR) 102 MCLR Reset, Normal Operation 91, 93, 94 MCLR Reset, Sleep 91, 93, 94 Operation and ESD Protection 92 Memory Organization 9 Data Memory 10 Program Memory 9 Microchip Internet Web Site 173 MPLAB ASM30 Assembler, Linker, Librarian 112
Adjustment 36 L Loading of PC 23 Low-Voltage ICSP Programming 102 M M Master Clear (MCLR) 91, 93, 94 MCLR Reset, Normal Operation 91, 93, 94 MCLR Reset, Sleep 91, 93, 94 Operation and ESD Protection 92 Memory Organization 9 Data Memory 10 Program Memory 9 Microchip Internet Web Site 173 MPLAB ASM30 Assembler, Linker, Librarian 112
Adjustment 36 L Loading of PC 23 Low-Voltage ICSP Programming 102 M M Master Clear (MCLR) 91, 93, 94 MCLR Reset, Normal Operation 91, 93, 94 Operation and ESD Protection 92 Memory Organization 9 Data Memory 10 Program Memory 9 Microchip Internet Web Site 173 MPLAB ASM30 Assembler, Linker, Librarian 112 MPLAB Integrated Development 111
Adjustment 36 L Loading of PC 23 Low-Voltage ICSP Programming 102 M M Master Clear (MCLR) 91, 93, 94 MCLR Reset, Normal Operation 91, 93, 94 MCLR Reset, Sleep 91, 93, 94 Operation and ESD Protection 92 Memory Organization 9 Data Memory 10 Program Memory 9 Microchip Internet Web Site 173 MPLAB ASM30 Assembler, Linker, Librarian 112 MPLAB Integrated Development 111 Environment Software 111 MPLAB PM3 Device Programmer 114
Adjustment 36 L Loading of PC 23 Low-Voltage ICSP Programming 102 M M Master Clear (MCLR) 91, 93, 94 MCLR Reset, Normal Operation 91, 93, 94 MCLR Reset, Sleep 91, 93, 94 Operation and ESD Protection 92 Memory Organization 9 Data Memory 10 Program Memory 9 Microchip Internet Web Site 173 MPLAB ASM30 Assembler, Linker, Librarian 112 MPLAB Integrated Development 111 Environment Software 111 MPLAB REAL ICE In-Circuit Emulator System 113
Adjustment 36 L Loading of PC 23 Low-Voltage ICSP Programming 102 M M Master Clear (MCLR) 91, 93, 94 MCLR Reset, Normal Operation 91, 93, 94 MCLR Reset, Sleep 91, 93, 94 Operation and ESD Protection 92 Memory Organization 9 Data Memory 10 Program Memory 9 Microchip Internet Web Site 173 MPLAB ASM30 Assembler, Linker, Librarian 112 MPLAB Integrated Development 111 Environment Software 111 MPLAB PM3 Device Programmer 114

0

Opcode Field Descriptions	103
OPTION_REG Register	
INTEDG Bit	
PS2:PS0 Bits	
PSA Bit	
RBPU Bit	17, 54
TOCS Bit	
T0SE Bit	17
Oscillator Configuration	
ECIO	
EXTCLK	
EXTRC	
HS	33, 93
INTIO1	
INTIO2	
INTRC	
LP	33, 93
RC	33, 35

RCIO		33
XT	33,	93
Oscillator Control Register		37
Modifying IRCF Bits		
Clock Transition Sequence		
Oscillator Start-up Timer (OST)		
Oscillator, WDT	09,	92
		90
Р		
Packaging Information		
Marking		
PCFG0 Bit		-
PCFG1 Bit		
PCFG2 Bit		
PCFG3 Bit		
PCL Register	14, 15,	23
PCLATH Register	14, 15,	23
PCON Register		
POR Bit		
Pinout Descriptions		~~
PIC16F818/819		7
Pointer, FSR		
POP	•••••	23
POR. See Power-on Reset.		
PORTA		. 7
Associated Register Summary		
Functions		39
PORTA Register		39
TRISA Register		39
PORTA Register		
PORTB		
Associated Register Summary		
Functions		
PORTB Register		
Pull-up Enable (RBPU Bit)		
RB0/INT Edge Select (INTEDG Bit)		
RB0/INT Pin, External		
RB7:RB4 Interrupt-on-Change		97
RB7:RB4 Interrupt-on-Change Enable		
(RBIE Bit)		97
RB7:RB4 Interrupt-on-Change Flag		
(RBIF Bit)	18.	97
TRISB Register		
PORTB Register		
Postscaler, WDT		
		17
Assignment (PSA Bit)		
Rate Select (PS2:PS0 Bits)		17
Power-Down Mode. See Sleep.		
Power-on Reset (POR) 89, 91, 9	92, 93,	94
POR Status (POR Bit)		
Power Control (PCON) Register		
Power-Down (PD Bit)		91
Time-out (TO Bit)	16,	91
Power-up Timer (PWRT)		
PR2 Register		
Prescaler, Timer0		
Assignment (PSA Bit)		17
Rate Select (PS2:PS0 Bits)		
Program Counter		17
Reset Conditions		റാ
		33

Program Memory	
Interrupt Vector	9
Map and Stack	
PIC16F818	9
PIC16F819	9
Reset Vector	9
Program Verification	
PUSH	

R

R/W Bit	77
RA0/AN0 Pin	7
RA1/AN1 Pin	
RA2/AN2/Vref- Pin	7
RA3/AN3/Vref+ Pin	
RA4/AN4/T0CKI Pin	
RA5/(MCLR/Vpp Pin	
RA6/OSC2/CLKO Pin	
RA7/OSC1/CLKI Pin	
RB0/INT Pin	
RB1/SDI/SDA Pin	-
RB2/SDO/CCP1 Pin	
RB3/CCP1/PGM Pin	
RB4/ <u>SC</u> K/SCL Pin	
RB5/SS Pin	
RB6/T1OSO/T1CKI/PGC Pin	
RB7/T1OSI/PGD Pin	
RBIF Bit	
RCIO Oscillator Mode	
Reader Response	
Receive Overflow Indicator Bit, SSPOV	73
Register File Map	
PIC16F818	
PIC16F819	12
Registers	
ADCON0 (A/D Control 0)	
ADCON1 (A/D Control 1)	82
CCP1CON (Capture/Compare/PWM Control 1)	
Configuration Word	
EECON1 (Data EEPROM Access Control 1)	
Initialization Conditions (table)	
INTCON (Interrupt Control)	
OPTION_REG (Option)	
OSCCON (Oscillator Control)	
OSCTUNE (Oscillator Tuning)	
PCON (Power Control) PIE1 (Peripheral Interrupt Enable 1)	
PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2)	
PIR1 (Peripheral Interrupt Request (Flag) 1)	
PIR2 (Peripheral Interrupt Request (Flag) 2)	
SSPCON (Synchronous Serial Port Control 1)	
SSPSTAT (Synchronous Serial Port Status)	
Status	
T1CON (Timer1 Control)	
T2CON (Timer Control)	
Reset	
Brown-out Reset (BOR). See Brown-out	05, 51
Reset (BOR).	
MCLR Reset. See MCLR.	
Power-on Reset (POR). See Power-on	
Reset (POR).	
Reset Conditions for All Registers	94
Reset Conditions for PCON Register	
Reset Conditions for Program Counter	
Reset Conditions for Status Register	
WDT Reset. See Watchdog Timer (WDT).	

Revision History	165
RP0 Bit	. 10
RP1 Bit	. 10
S	
Sales and Support	175
SCL Clock	
Sleep	
Software Simulator (MPLAB SIM)	113
Special Event Trigger	
Special Features of the CPU	
Special Function Register Summary	
Special Function Registers	
SPI Mode	
Associated Registers	. 74
Serial Clock	
Serial Data In	
Serial Data Out	. 71
Slave Select	
SSP	
ACK	. 77
l ² C	
I ² C Operation	. 76
SSPADD Register	. 14
SSPIF	. 20
SSPOV	. 73
SSPOV Bit	. 77
SSPSTAT Register	. 14
Stack	. 23
Overflow	. 23
Underflow	. 23
Status Register13	, 15
DC Bit	. 16
IRP Bit	. 16
PD Bit	. 91
TO Bit16	, 91
Z Bit	
Synchronous Serial Port (SSP)	. 71
Overview	. 71
SPI Mode	. 71
Synchronous Serial Port Interrupt	. 20
т	
T1CKPS0 Bit	. 57

T1CKPS0 Bit	
T1CKPS1 Bit	57
T1OSCEN Bit	57
T1SYNC Bit	57
T2CKPS0 Bit	64
T2CKPS1 Bit	64
Tad	85
Time-out Sequence	92
Timer0	53
Associated Registers	55
Clock Source Edge Select (T0SE Bit)	17
Clock Source Select (T0CS Bit)	17
External Clock	54
Interrupt	53
Operation	53
Overflow Enable (TMR0IE Bit)	
Overflow Flag (TMR0IF Bit)	97
Overflow Interrupt	97
Prescaler	54
TOCKI	54

Timer157
Associated Registers62
Capacitor Selection
Counter Operation
Operation
Operation in Asynchronous Counter Mode
Operation in Synchronized Counter Mode
Operation in Timer Mode
Oscillator
Oscillator Layout Considerations
Prescaler
Resetting Register Pair (TMR1H, TMR1L)
Resetting Using a CCP Trigger Output61
TMR1H
TMR1L
Use as a Real-Time Clock
Timer2
Associated Registers64
Output63
Postscaler63
Prescaler63
Prescaler and Postscaler63
Timing Diagrams
A/D Conversion140
Brown-out Reset131
Capture/Compare/PWM (CCP1)
CLKO and I/O130
External Clock
I ² C Bus Data137
I ² C Bus Start/Stop Bits
I ² C Reception (7-Bit Address)
I ² C Transmission (7-Bit Address)
PWM Output
Reset, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer
Slow Rise Time (MCLR Tied to Vdd
Through RC Network)
SPI Master Mode
SPI Master Mode (CKE = 0, SMP = 0)
SPI Master Mode (CKE = 1, SMP = 1)
SPI Slave Mode (CKE = 0)
SPI Slave Mode (CKE = 1)
Time-out Sequence on Power-up (MCLR
Tied to Vdd Through Pull-up Resistor)
Time-out Sequence on Power-up (MCLR
Tied to Vdd Through RC Network): Case 1 95
Time-out Sequence on Power-up (MCLR
Tied to Vdd Through RC Network): Case 2 95
Timer0 and Timer1 External Clock
Timer1 Incrementing Edge58
Wake-up from Sleep through Interrupt 100
Timing Parameter Symbology 128
Timing Requirements
External Clock
TMR0 Register15
TMR1CS Bit
TMR1H Register
TMR1L Register
TMR10N Bit
TMR2 Register
TMR2ON Bit
TOUTPS0 Bit
TOUTPS1 Bit
TOUTPS2 Bit
TOUTPS3 Bit

TRISA Register TRISB Register				
V				
Vdd Pin 8				
Vss Pin	8			
w				
Wake-up from Sleep				
Interrupts	93, 94			
MCLR Reset				
WDT Reset	-			
Wake-up Using Interrupts				
Watchdog Timer (WDT)				
Associated Registers				
Enable (WDTEN Bit)				
INTRC Oscillator				
Postscaler. See Postscaler, WDT.				
Programming Considerations				
Time-out Period				
WDT Reset, Normal Operation				
WDT Reset, Sleep				
WDT Wake-up				
WCOL				
Write Collision Detect Bit, WCOL				
WWW Address				

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent			
From	: Name				
	Company				
	Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
Appli	cation (optional):				
Woul	d you like a reply?YN				
Devic	e: PIC16F818/819	Literature Number: DS39598F			
Ques	tions:				
1. V	Vhat are the best features of this document?				
2. H	low does this document meet your hardware and	software development needs?			
_					
-					
3. D	. Do you find the organization of this document easy to follow? If not, why?				
_					
4. V	Vhat additions to the document do you think would	enhance the structure and subject?			
5. V	. What deletions from the document could be made without affecting the overall usefulness?				
6. Is	there any incorrect or misleading information (wh	nat and where)?			
_					
7. H	low would you improve this document?				
_					

PIC16F818/819 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x <u>/xx xxx</u> 	Examples:
Device	Temperature Package Pattern Range	 a) PIC16LF818-I/P = Industrial temp., PDIP package, Extended VDD limits. b) PIC16F818-I/SO = Industrial temp., SOIC
Device	PIC16F818: Standard VDD range PIC16F818T: (Tape and Reel) PIC16LF818: Extended VDD range	package, normal VDD limits.
Temperature Range	$\begin{array}{rcl} - & & 0^{\circ} C \text{ to } +70^{\circ} C \\ I & = & -40^{\circ} C \text{ to } +85^{\circ} C \text{ (Industrial)} \\ E & = & -40^{\circ} C \text{ to } +125^{\circ} C \text{ (Extended)} \end{array}$	
Package	P = PDIP SO = SOIC SS = SSOP ML = QFN	Note 1: F = CMOS Flash LF = Low-Power CMOS Flash
Pattern	QTP, SQTP, ROM Code (factory specified) or Special Requirements. Blank for OTP and Windowed devices.	2: T = in tape and reel – SOIC, SSOP packages only.

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2001-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Rinted on recycled paper.

ISBN: 9781620769393

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

Fax: 86-25-8473-2470

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Fax: 45-4485-2829

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Microprocessors - MPU category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

A2C00010998 A ALXD800EEXJCVD C3 A2C00010729 A TS68040MF33A BOXSTCK1A8LFCL UPD78F0503AMCA-CAB-G Z8018008VEG T2080NXE8PTB T2080NSE8PTB CM8063501521600S R19L T2080NXE8T1B FH8067303534005S R3ZM R9A07G044L24GBG#AC0 HW8076502640002S R38F R7S721030VLFP#AA0 MCIMX6U5DVM10AC TEN54LSDV23GME MPC8314VRAGDA MPC8315VRAGDA PIC16F1828-I/SS PIC16F690T-I/SS PIC16F1823-I/SL NS7520B-1-I46 AT91SAM9G35-CU AT91SAM9X25-CU ST7FLIT35F2DAKTR Z84C0006PEG AM1808EZWT4 AT91SAM9G25-CFU GD32F303RCT6 MPC5121YVY400B SMS3700HAX4DQE ADD4200IAA5DOE ST7PLITE05OBXTR AT91SAM9260B-CU-999 AT91RM9200-CJ-002 AT91RM9200-QU-002 AT91SAM9260B-CU AT91SAM9CN12B-CFU AT91SAM9G20B-CFU AT91SAM9G20B-CU AT91SAM9G15-CU AT91SAM9X35-CU ATSAMA5D35A-CU MCIMX6Q5EYM10AD ALXC700EETH2VD C3 AM1707DZKB4 ATSAMA5D21B-CU SC91F729BD14U STC15W408AS-35I-DIP16