

# PIC18F87K90 Family Data Sheet

64/80-Pin, High-Performance Microcontrollers with LCD Driver and nanoWatt XLP Technology

© 2009-2011 Microchip Technology Inc.

### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2009

### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-351-7

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



## 64/80-Pin, High-Performance Microcontrollers with LCD Driver and nanoWatt XLP Technology

### Low-Power Features:

- Power-Managed modes:
  - Run: CPU on, peripherals on
  - Idle: CPU off, peripherals on
  - Sleep: CPU off, peripherals off
- Two-Speed Oscillator Start-up
- Fail-Safe Clock Monitor
- Power-Saving Peripheral Module Disable (PMD)
- Ultra Low-Power Wake-up
- Fast Wake-up, 1 μs Typical
- · Low-Power WDT, 300 nA Typical
- Ultra Low 50 nA Input Leakage
- Run mode Currents Down to 5.5 μA, Typical
- Idle mode Currents Down to 1.7 μA, Typical
- Sleep mode Current Down to Very Low 20 nA, Typical
- RTCC Current Down to Very Low 700 nA, Typical
- LCD Current Down to Very Low 300 nA, Typical

### LCD Driver and Keypad Features:

- Direct LCD Panel Drive Capability:
  - Can drive LCD panel while in Sleep mode
- Up to 48 Segments and 192 Pixels, Software-Selectable
- Programmable LCD Timing module:
  - Multiple LCD timing sources available
  - Up to four commons: static, 1/2, 1/3 or 1/4 multiplex
  - Bias configuration: Static, 1/2 or 1/3
- Low-Power Resistor Bias Network for LCD

### **Peripheral Highlights:**

- Ten or Eight CCP/ECCP modules:
  - Seven Capture/Compare/PWM (CCP) modules
  - Three Enhanced Capture/Compare/PWM (ECCP) modules
- Eleven 8/16-Bit Timer/Counter modules:
  - Timer0 8/16-bit timer/counter with 8-bit programmable prescaler
  - Timer1, 3, 5, 7 16-bit timer/counter
  - Timer2, 4, 6, 8, 10, 12 8-bit timer/counter
- Three Analog Comparators
- Configurable Reference Clock Output
- Hardware Real-Time Clock and Calendar (RTCC) module with Clock, Calendar and Alarm Functions
   Time-out from 0.5s to 1 year
- Charge Time Measurement Unit (CTMU):
  - Capacitance measurement for mTouch™ Sensing
  - Time measurement with 1 ns typical resolution
- High-Current Sink/Source 25 mA/25 mA (PORTB and PORTC)
- Up to Four External Interrupts
- Two Master Synchronous Serial Port (MSSP) modules:
  - 3/4-wire SPI (supports all four SPI modes)
  - I<sup>2</sup>C<sup>™</sup> Master and Slave mode


Device	Flash Program Memory (Bytes)	SRAM Data Memory (Bytes)	EEPROM (Bytes)	I/O	LCD Pixels	Timers 8/16-Bit	CCP/ ECCP	SPI	l <sup>2</sup> C™	EUSART	12-Bit A/D (Channels)	Comparators	CTMU	RTCC
PIC18F65K90	32K	2K	1K	53	132	4/4	5/3	Yes	Yes	2	16	3	Y	Y
PIC18F66K90	64K	4K	1K	53	132	6/5	7/3	Yes	Yes	2	16	3	Υ	Y
PIC18F67K90	128K	4K	1K	53	132	6/5	7/3	Yes	Yes	2	16	3	Υ	Y
PIC18F85K90	32K	2K	1K	69	192	4/4	5/3	Yes	Yes	2	24	3	Y	Y
PIC18F86K90	64K	4K	1K	69	192	6/5	7/3	Yes	Yes	2	24	3	Y	Y
PIC18F87K90	128K	4K	1K	69	192	6/5	7/3	Yes	Yes	2	24	3	Y	Y

### **Special Microcontroller Features:**


- Operating Voltage Range: 1.8V to 5.5V
- On-Chip 3.3V Regulator
- Operating Speed up to 64 MHz
- Up to 128 Kbytes On-Chip Flash Program Memory
- Data EEPROM of 1,024 Bytes
- 4K x 8 General Purpose Registers (SRAM)
- 10,000 Erase/Write Cycle Flash Program Memory, Minimum
- 1,000,000 Erase/write Cycle Data EEPROM Memory, Typical
- Flash Retention 40 Years, Minimum
- Three Internal Oscillators: LF-INTRC (31 kHz), MF-INTOSC (500 kHz) and HF-INTOSC (16 MHz)
- Self-Programmable under Software Control

- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
- Programmable period from 4 ms to 4,194s (about 70 minutes)
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via Two Pins
- · In-Circuit Debug via Two Pins
- Programmable:
  - BOR
  - LVD
- Two Enhanced Addressable USART modules:
  - LIN/J2602 support
  - Auto-Baud Detect (ABD)
- 12-Bit A/D Converter with up to 24 Channels:
  - Auto-acquisition and Sleep operation
  - Differential Input mode of operation

### Pin Diagrams – PIC18F6XK90



### Pin Diagrams – PIC18F8XK90



### **Table of Contents**

1.0	Device Overview						
2.0	Guidelines for Getting Started with PIC18FXXKXX Microcontrollers						
3.0	Oscillator Configurations						
4.0	Power-Managed Modes						
5.0	Reset						
6.0	Memory Organization						
7.0	Flash Program Memory	111					
8.0	Data EEPROM Memory						
9.0	8 x 8 Hardware Multiplier						
10.0	Interrupts						
11.0	I/O Ports						
12.0	Timer0 Module						
13.0	Timer1 Module						
14.0	Timer2 Module	199					
15.0	Timer3/5/7 Modules						
16.0	Timer4/6/8/10/12 Modules						
	Real-Time Clock and Calendar (RTCC)						
18.0	Capture/Compare/PWM (CCP) Modules						
19.0	Enhanced Capture/Compare/PWM (ECCP) Module						
20.0	Liquid Crystal Display (LCD) Driver Module						
21.0	Master Synchronous Serial Port (MSSP) Module						
22.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)						
23.0	12-Bit Analog-to-Digital Converter (A/D) Module						
24.0	Comparator Module						
25.0							
26.0	High/Low-Voltage Detect (HLVD)						
27.0	Charge Time Measurement Unit (CTMU)						
28.0							
29.0	Instruction Set Summary						
30.0	Development Support						
31.0	Electrical Characteristics						
	Packaging Information						
	endix A: Revision History						
	endix B: Migration From PIC18F85J90 and PIC18F87J90 to PIC18F87K90						
	(						
The I	Microchip Web Site						
	omer Change Notification Service						
	omer Support						
	ler Response						
Prod	luct Identification System						

NOTES:

#### 1.0 **DEVICE OVERVIEW**

This document contains device-specific information for the following devices:

- PIC18F65K90 PIC18F85K90
- PIC18F66K90
- PIC18F86K90 • PIC18F67K90 PIC18F87K90

This family combines the traditional advantages of all PIC18 microcontrollers - namely, high computational performance and a rich feature set - with a versatile on-chip LCD driver, while maintaining an extremely competitive price point. These features make the PIC18F87K90 family a logical choice for many high-performance applications where price is a primary consideration.

#### 1.1 **Core Features**

#### 1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F87K90 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- · Alternate Run Modes: By clocking the controller from the Timer1 source or the internal RC oscillator, power consumption during code execution can be reduced.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further.
- · On-the-Fly Mode Switching: The power-managed modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- nanoWatt XLP: An extra low-power BOR, RTCC and low-power Watchdog Timer. Also, an ultra low-power regulator for Sleep mode is provided in regulator-enabled modes.

### 1.1.2 OSCILLATOR OPTIONS AND **FEATURES**

All of the devices in the PIC18F87K90 family offer different oscillator options, allowing users a range of choices in developing application hardware. These include:

- External Resistor/Capacitor (RC); RA6 available
- External Resistor/Capacitor with Clock Out (RCIO)
- · Three External Clock modes:
  - External Clock (EC); RA6 available
  - External Clock with Clock Out (ECIO)
  - External Crystal (XT, HS, LP)
- A Phase Lock Loop (PLL) frequency multiplier, available to the External Oscillator modes which allows clock speeds of up to 64 MHz. PLL can also be used with the internal oscillator.

- · An internal oscillator block that provides a 16 MHz clock (±2% accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD)
  - Operates as HF-INTOSC or MF-INTOSC when block selected for 16 MHz or 500 kHz
  - Frees the two oscillator pins for use as additional general purpose I/O

The internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.
- Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

#### MEMORY OPTIONS 1.1.3

The PIC18F87K90 family provides ample room for application code, from 32 Kbytes to 128 Kbytes of code space. The Flash cells for program memory are rated to last up to 10,000 erase/write cycles. Data retention without refresh is conservatively estimated to be greater than 40 years.

The Flash program memory is readable and writable. During normal operation, the PIC18F87K90 family also provides plenty of room for dynamic application data with up to 3,828 bytes of data RAM.

#### EXTENDED INSTRUCTION SET 1.1.4

The PIC18F87K90 family implements the optional extension to the PIC18 instruction set, adding 8 new instructions and an Indexed Addressing mode. Enabled as a device configuration option, the extension has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as 'C'.

#### EASY MIGRATION 1.1.5

Regardless of the memory size, all devices share the same rich set of peripherals (except the 32-Kbyte parts, which have two less CCPs and three less Timers), allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme, used throughout the entire family, also aids in migrating to the next larger device. This is true when moving between the 64-pin members, between the 80-pin members, or even jumping from 64-pin to 80-pin devices.

The PIC18F87K90 family is also largely pin-compatible with other PIC18 families, such as the PIC18F8720, PIC18F8722, PIC18F85J11, PIC18F8490, PIC18F85J90, PIC18F87J90 and PIC18F87J93 families of microcontrollers with LCD drivers. This allows a new dimension to the evolution of applications, allowing developers to select different price points within Microchip's PIC18 portfolio, while maintaining a similar feature set.

## 1.2 LCD Driver

The on-chip LCD driver includes many features that ease the integration of displays in low-power applications. These include an integrated internal resistor ladder, so bias voltages can be generated internally. This enables software-controlled contrast control and eliminates the need for external bias voltage resistors.

## 1.3 Other Special Features

- Communications: The PIC18F87K90 family incorporates a range of serial communication peripherals including two Enhanced USART, that support LIN/J2602, and two Master SSP modules capable of both SPI and I<sup>2</sup>C<sup>™</sup> (Master and Slave) modes of operation.
- **CCP Modules:** PIC18F87K90 family devices incorporate up to seven or five Capture/ Compare/PWM (CCP) modules. Up to six different time bases can be used to perform several different operations at once.
- ECCP Modules: The PIC18F87K90 family has three Enhanced CCP (ECCP) modules to maximize flexibility in control applications:
  - Up to eight different time bases for performing several different operations at once
  - Up to four PWM outputs for each module, for a total of 12 PWMs
  - Other beneficial features, such as polarity selection, programmable dead time, auto-shutdown and restart, and Half-Bridge and Full-Bridge Output modes
- **12-Bit A/D Converter:** The PIC18F87K90 family has differential ADC. It incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, and thus, reducing code overhead.
- Charge Time Measurement Unit (CTMU): The CTMU is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation.

Together with other on-chip analog modules, the CTMU can precisely measure time, measure capacitance or relative changes in capacitance, or generate output pulses that are independent of the system clock.

- LP Watchdog Timer (WDT): This enhanced version incorporates a 22-bit prescaler, allowing an extended time-out range that is stable across operating voltage and temperature. See Section 31.0 "Electrical Characteristics" for time-out periods.
- Real-Time Clock and Calendar Module (RTCC): The RTCC module is intended for applications requiring that accurate time be maintained for extended periods of time with minimum to no intervention from the CPU.

The module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

### 1.4 Details on Individual Family Members

Devices in the PIC18F87K90 family are available in 64-pin and 80-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in these ways:

- Flash Program Memory:
  - PIC18FX5K90 (PIC18F65K90 and PIC18F85K90) – 32 Kbytes
  - PIC18FX6K90 (PIC18F66K90 and PIC18F86K90) 64 Kbytes
  - PIC18FX7K90 (PIC18F67K90 and PIC18F87K90) 128 Kbytes
- Data RAM:
  - All devices except PIC18FX5K90 4 Kbytes
  - PIC18FX5K90 2 Kbytes
- · I/O Ports:
  - PIC18F6XK90 (64-pin devices) 7 bidirectional ports
  - PIC18F8XK90 (80-pin devices) 9 bidirectional ports
- LCD Pixels:
  - PIC18F6XK90 132 pixels (33 SEGs x 4 COMs)
  - PIC18F8XK90 192 pixels (48 SEGs x 4 COMs)
- CCP Module:
  - All devices except PIC18FX5K90 have seven CCP modules, PIC18FX5K90 has only five CCP modules
- Timers:
  - All devices except 18FX5K90 have six 8-bit timers and five 16-bit timers, PIC18FX5K90 has only four 8-bit timers and four 16-bit timers.
- A/D Channels:
  - All PIC18F8XK90 devices have 24 A/D channels, all PIC18F6XK90 devices have 16 A/D channels

All other features for devices in this family are identical. These are summarized in Table 1-1 and Table 1-2.

The pinouts for all devices are listed in Table 1-3 and Table 1-4.


Features	PIC18F65K90	PIC18F66K90	PIC18F67K90				
Operating Frequency	DC – 64 MHz						
Program Memory (Bytes)	32K	64K	128K				
Program Memory (Instructions)	16,384	32,768	65,536				
Data Memory (Bytes)	2K	4K	4K				
Interrupt Sources	42	4	8				
I/O Ports		Ports A, B, C, D, E, F, G					
LCD Driver (available pixels to drive)		132 (33 SEGs x 4 COMs)					
Timers	8	8 11					
Comparators	3						
СТМИ	Yes						
RTCC	Yes						
Capture/Compare/PWM (CCP) Modules	5	7	7				
Enhanced CCP (ECCP) Modules	3						
Serial Communications	Two MSSP and two Enhanced USART (EUSART)						
12-Bit Analog-to-Digital Module	16 Input Channels						
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)						
Instruction Set	75 Instructions, 83 with Extended Instruction Set Enabled						
Packages	64-Pin QFN, 64-Pin TQFP						

### TABLE 1-1: DEVICE FEATURES FOR THE PIC18F6XK90 (64-PIN DEVICES)

### TABLE 1-2: DEVICE FEATURES FOR THE PIC18F8XK90 (80-PIN DEVICES)

Features	PIC18F85K90	PIC18F86K90	PIC18F87K90				
Operating Frequency	DC – 64 MHz						
Program Memory (Bytes)	32K	64K	128K				
Program Memory (Instructions)	16,384	32,768	65,536				
Data Memory (Bytes)	2K	4K	4K				
Interrupt Sources	42	4	8				
I/O Ports	P	orts A, B, C, D, E, F, G, H	, J				
LCD Driver (available pixels to drive)		192 (48 SEGs x 4 COMs)					
Timers	8		11				
Comparators	3						
СТМИ	Y						
RTCC	Y	es					
Capture/Compare/PWM (CCP) Modules	5	7	7				
Enhanced CCP (ECCP) Modules	3						
Serial Communications	Two MSSP and two Enhanced USART (EUSART)						
12-Bit Analog-to-Digital Module	24 Input Channels						
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow, MCLR, WDT (PWRT, OST)						
Instruction Set	75 Instructions, 83 with Extended Instruction Set Enabled						
Packages	80-Pin TQFP						








TABLE 1-3: PIC18F6XK90 PINOUT I/O DESCRIPTIONS	TABLE 1-3:	PIC18F6XK90 PINOUT I/O DESCRIPTIONS
--	------------	-------------------------------------

Pin Name	Pin Number	Pin	in Buffer	Description	
	QFN/TQFP	Туре Туре		Description	
MCLR/RG5 MCLR	7		ST	Master Clear (input) or programming voltage (input). This pin is an active-low Reset to the device.	
RG5		I	ST	General purpose, input only pin.	
OSC1/CLKI/RA7 OSC1 CLKI	39		CMOS CMOS	Oscillator crystal or external clock input. Oscillator crystal input. External clock source input. Always associated with pin function, OSC1. (See related OSC1/CLKI,	
RA7		I/O	TTL	OSC2/CLKO pins.) General purpose I/O pin.	
OSC2/CLKO/RA6 OSC2	40	0	—	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.	
CLKO		0	—	In certain oscillator modes, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.	
RA6		I/O	TTL	General purpose I/O pin.	
Legend:TTL=TTL compatible inputCMOS =CMOS compatible input or outputST=Schmitt Trigger input with CMOS levelsAnalog =Analog inputI=InputO=Output					

OD

= Open-Drain (no P diode to VDD)

Ρ = Power

 $I^2C^{TM} = I^2C/SMBus$ 

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

Pin Name	Pin Number	Pin	Pin Buffer	Description		
Pin Name	QFN/TQFP	Туре	Туре	Description		
				PORTA is a bidirectional I/O port.		
RA0/AN0/ULPWU RA0 AN0 ULPWU	24	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 0. Ultra Low-Power Wake-up (ULPW) input.		
RA1/AN1/SEG18 RA1 AN1 SEG18	23	I/O I O	TTL Analog Analog	Digital I/O. Analog Input 1. SEG18 output for LCD.		
RA2/AN2/VREF- RA2 AN2 VREF-	22	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 2. A/D reference voltage (low) input.		
RA3/AN3/VREF+ RA3 AN3 VREF+	21	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 3. A/D reference voltage (high) input.		
RA4/T0CKI/SEG14 RA4 T0CKI SEG14	28	I/O I O	ST ST Analog	Digital I/O. Timer0 external clock input. SEG14 output for LCD.		
RA5/AN4/SEG15/T1CKI/ T3G/HLVDIN RA5 AN4 SEG15 T1CKI T3G HLVDIN	27	I/O I O I I	TTL Analog Analog ST ST Analog	Digital I/O. Analog Input 4. SEG15 output for LCD. Timer1 clock input. Timer3 external clock gate input. High/Low-Voltage Detect (HLVD) input.		
RA6				See the OSC2/CLKO/RA6 pin.		
RA7				See the OSC1/CLKI/RA7 pin.		
$ST = Schm$ $I = Input$ $P = Powe$ $I^{2}C^{TM} = I^{2}C/SI$	MBus	: with C		CMOS = CMOS compatible input or output els Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) 2MX Configuration bit is set.		

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

TABLE 1-3:	PIC18F6XK90 PINOUT I/O DESCRIPTIONS (C	CONTINUED)	

Pin Name	Pin Number	Pin	Buffer	Description		
Fin Name	QFN/TQFP	Туре	Туре	Description		
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.		
RB0/INT0/SEG30/FLTO RB0 INT0 SEG30 FLTO	48	I/O I O I	TTL ST Analog ST	Digital I/O. External Interrupt 0. SEG30 output for LCD. Enhanced PWM Fault input for ECCP1/2/3.		
RB1/INT1/SEG8 RB1 INT1 SEG8	47	I/O I O	TTL ST Analog	Digital I/O. External Interrupt 1. SEG8 output for LCD.		
RB2/INT2/SEG9/CTED1 RB2 INT2 CTED1 SEG9	46	I/O I I O	TTL ST ST Analog	Digital I/O. External Interrupt 2. CTMU Edge 1 input. SEG9 output for LCD.		
RB3/INT3/SEG10/CTED2/ ECCP2/P2A RB3 INT3 SEG10 CTED2 ECCP2 P2A	45	I/O I 0 I I/O 0	TTL ST Analog ST ST —	Digital I/O. External Interrupt 3. SEG10 output for LCD. CTMU Edge 2 input. Capture 2 input/Compare 2 output/PWM2. Enhanced PWM2 Output A.		
RB4/KBI0/SEG11 RB4 KBI0 SEG11	44	I/O I O	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. SEG11 output for LCD.		
RB5/KBI1/SEG29/T3CKI/ T1G RB5 KBI1 SEG29 T3CKI T1G	43	I/O I O I	TTL TTL Analog ST ST	Digital I/O. Interrupt-on-change pin. SEG29 output for LCD. Timer3 clock input. Timer1 external clock gate input.		
RB6/KBI2/PGC RB6 KBI2 PGC	42	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	37	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		
Legend:TTL= TTL compatible inputCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerOD= Open-Drain (no P diode to VDD)I <sup>2</sup> CTM= I <sup>2</sup> C/SMBusCCP2MX Configuration bit is set						

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

Din Nama	Pin Number	Pin	Buffer	Description	
Pin Name	QFN/TQFP	Туре	Туре	Description	
				PORTC is a bidirectional I/O port.	
RC0/SOSCO/SCLKI RC0 SOSCO SCLKI	30	I/O O I	ST — ST	Digital I/O. SOSC oscillator output. Digital SOSC input.	
RC1/SOSCI/ECCP2/P2A/ SEG32 RC1	29	I/O	ST	Digital I/O.	
SOSCI ECCP2 <sup>(1)</sup> P2A SEG32		I I/O O O	CMOS ST — Analog	SOSC oscillator input. Capture 2 input/Compare 2 output/PWM2 output. Enhanced PWM2 Output A. SEG32 output for LCD.	
RC2/ECCP1/P1A/SEG13 RC2 ECCP1 P1A SEG13	33	I/O I/O O O	ST ST — Analog	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Enhanced PWM1 Output A. SEG13 output for LCD.	
RC3/SCK1/SCL1/SEG17 RC3 SCK1 SCL1 SEG17	34	I/O I/O I/O O	ST ST I <sup>2</sup> C Analog	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I <sup>2</sup> C™ mode. SEG17 output for LCD.	
RC4/SDI1/SDA1/SEG16 RC4 SDI1 SDA1 SEG16	35	I/O I I/O O	ST ST I <sup>2</sup> C Analog	Digital I/O. SPI data in. I <sup>2</sup> C data I/O. SEG16 output for LCD.	
RC5/SDO1/SEG12 RC5 SDO1 SEG12	36	I/O O O	ST  Analog	Digital I/O. SPI data out. SEG12 output for LCD.	
RC6/TX1/CK1/SEG27 RC6 TX1 CK1 SEG27	31	I/O O I/O O	ST — ST Analog	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX1/DT1). SEG27 output for LCD.	
RC7/RX1/DT1/SEG28 RC7 RX1 DT1 SEG28	32	I/O I I/O O	ST ST ST Analog	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX1/CK1). SEG28 output for LCD.	
Legend:TTL= TTL compatible inputCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerOD= Open-Drain (no P diode to VDD) $I^2C^{TM}$ = I^2C/SMBusI					

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

Pin Name	Pin Number	Pin	Buffer	Description	
Pin Name	QFN/TQFP	Туре	Туре	Description	
RD0/SEG0/CTPLS	58			PORTD is a bidirectional I/O port.	
RD0 SEG0 CTPLS		I/O O O	ST Analog —	Digital I/O. SEG0 output for LCD. CTMU pulse generator output.	
RD1/SEG1/T5CKI/T7G RD1 SEG1 T5CKI T7G	55	I/O O I I	ST Analog ST ST	Digital I/O. SEG1 output for LCD. Timer5 clock input. Timer7 external clock gate input.	
RD2/SEG2 RD2 SEG2	54	I/O O	ST Analog	Digital I/O. SEG2 output for LCD.	
RD3/SEG3 RD3 SEG3	53	I/O O	ST Analog	Digital I/O. SEG3 output for LCD.	
RD4/SEG4/SDO2 RD4 SEG4 SDO2	52	I/O O O	ST Analog —	Digital I/O. SEG4 output for LCD. SPI data out.	
RD5/SEG5/SDI2/SDA2 RD5 SEG5 SDI2 SDA2	51	I/O O I I/O	ST Analog ST I <sup>2</sup> C	Digital I/O. SEG5 output for LCD. SPI data in. I <sup>2</sup> C™ data I/O.	
RD6/SEG6/SCK2/SCL2 RD6 SEG6 SCK2 SCL2	50	I/O O I/O I/O	ST Analog ST I <sup>2</sup> C	Digital I/O. SEG6 output for LCD. Synchronous serial clock. Synchronous serial clock for I <sup>2</sup> C mode.	
RD7/SEG7/SS2 RD7 SEG7 SS2	49	I/O O I	ST Analog TTL	Digital I/O. SEG7 output for LCD. SPI slave select input.	
Legend:TTL= TTL compatible inputCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerOD= Open-Drain (no P diode to VDD) $I^2C^{TM}$ = I <sup>2</sup> C/SMBusOD= Open-Drain (no P diode to VDD)					

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

Din Nama	Pin Number	Pin	Buffer	Deperimtion		
Pin Name	QFN/TQFP	Туре	Туре	Description		
				PORTE is a bidirectional I/O port.		
RE0/LCDBIAS1/P2D RE0 LCDBIAS1 P2D	2	I/O I O	ST Analog —	Digital I/O. BIAS1 input for LCD. EECP2 PWM Output D.		
RE1/LCDBIAS2/P2C RE1 LCDBIAS2 P2C	1	I/O I O	ST Analog —	Digital I/O. BIAS2 input for LCD. ECCP2 PWM Output C.		
RE2/LCDBIAS3/P2B/ CCP10 RE2 LCDBIAS3 P2B CCP10 <sup>(3)</sup>	64	I/O I O I/O	ST Analog — S/T	Digital I/O. BIAS3 input for LCD. ECCP2 PWM Output B. Capture 10 input/Compare 10 output/PWM10 output.		
RE3/COM0/P3C/CCP9/ REFO RE3 COM0 P3C CCP9 <sup>(3)</sup> REFO	63	I/O O I/O O	ST Analog — S/T —	Digital I/O. COM0 output for LCD. ECCP3 PWM Output C. Capture 9 input/Compare 9 output/PWM9 output. Reference clock out.		
RE4/COM1/P3B/CCP8 RE4 COM1 P3B CCP8	62	I/O O O I/O	ST Analog — S/T	Digital I/O. COM1 output for LCD. ECCP3 PWM Output B. Capture 8 input/Compare 8 output/PWM8 output.		
RE5/COM2/P1C/CCP7 RE5 COM2 P1C CCP7	61	I/O O O I/O	ST Analog — S/T	Digital I/O. COM2 output for LCD. ECCP1 PWM Output C. Capture 7 input/Compare 7 output/PWM7 output.		
RE6/COM3/P1B/CCP6 RE6 COM3 P1B CCP6	60	I/O O O I/O	ST Analog — S/T	Digital I/O. COM3 output for LCD. ECCP1 PWM Output B. Capture 6 input/Compare 6 output/PWM6 output.		
RE7/ECCP2/SEG31/P2A RE7 ECCP2 <sup>(2)</sup> SEG31 P2A	59	I/O I/O O O	ST ST Analog —	Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. SEG31 Output for LCD. ECCP2 PWM Output A.		
Legend:TTL= TTL compatible inputCMOS= CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog= Analog inputI= InputO= OutputP= PowerOD= Output $l^2 C^{TM}$ = $l^2 C/SMBus$ OD= Open-Drain (no P diode to VDD)						

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

Pin Name	Pin Number	Pin	Buffer	Description			
Finitianie	QFN/TQFP	Туре	Туре	Description			
				PORTF is a bidirectional I/O port.			
RF1/AN6/C2OUT/SEG19/ CTDIN	17						
RF1		I/O	ST	Digital I/O.			
AN6 C2OUT			Analog	Analog Input 6. Comparator 2 output.			
SEG19		0	Analog	SEG19 output for LCD.			
CTDIN		I	ST	CTMU pulse delay input.			
RF2/AN7/C1OUT/SEG20	16						
RF2		I/O	ST	Digital I/O.			
AN7			Analog	Analog Input 7.			
C1OUT SEG20		0	 Analog	Comparator 1 output. SEG20 output for LCD.			
RF3/AN8/SEG21/C2INB/	15	Ŭ	, malog				
CTMUI	15						
RF3		I/O	ST	Digital I/O.			
AN8			Analog	Analog Input 8.			
SEG21 C2INB		0	Analog Analog	SEG21 output for LCD. Comparator 2 Input B.			
CTMUI		0		CTMU pulse generator charger for the C2INB			
		_		comparator input.			
RF4/AN9/SEG22/C2INA	14						
RF4		I/O	ST	Digital I/O.			
AN9 SEG22			Analog	Analog Input 9. SEG22 output for LCD			
C2INA		0	Analog Analog	Comparator 2 Input A.			
RF5/AN10/CVREF/	13		0				
SEG23/C1INB	10						
RF5		I/O	ST	Digital I/O.			
AN10 CVref		0	Analog	Analog Input 10. Comparator reference voltage output.			
SEG23		0	Analog Analog	SEG23 output for LCD.			
C1INB		Ī	Analog	Comparator 1 Input B.			
RF6/AN11/SEG24/C1INA	12						
RF6		I/O	ST	Digital I/O.			
AN11			Analog	Analog Input 11.			
SEG24 C1INA		0	Analog Analog	SEG24 output for LCD Comparator 1 Input A.			
RF7/AN5/SS1/SEG25	11						
RF7		I/O	ST	Digital I/O.			
AN5		0	AnalogT	Analog Input 5.			
SS1 SEG25			TL Analog	SPI1 slave select input.			
	omnatible innu	0 t	Analog	SEG25 output for LCD. CMOS = CMOS compatible input or output			
Legend:TTL= TTL compatible inputCMOS = CMOS compatible input or outputST= Schmitt Trigger input with CMOS levelsAnalog = Analog input							
I = Input				O = Output			
P = Powe I <sup>2</sup> C™ = I <sup>2</sup> C/SI				OD = Open-Drain (no P diode to VDD)			

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

Din Nama	Pin Number	Pin	Buffer	Description
Pin Name	QFN/TQFP	Туре	Туре	Description
				PORTG is a bidirectional I/O port.
RG0/ECCP3/P3A RG0 ECCP3 P3A	3	I/O I/O O	ST ST	Digital I/O. Capture 3 input/Compare 3 output/PWM3 output. ECCP3 PWM Output A.
RG1/TX2/CK2/AN19/ C3OUT RG1 TX2 CK2 AN19 C3OUT	4	I/O O I/O I O	ST — ST Analog —	Digital I/O. USART asynchronous transmit. USART synchronous clock (see related RX2/DT2). Analog Input 19. Comparator 3 output.
RG2/RX2/DT2/AN18/ C3INA RG2 RX2 DT2 AN18 C3INA	5	1/0 1 1/0 1	ST ST ST Analog Analog	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX2/CK2). Analog Input 18. Comparator 3 Input A.
RG3/CCP4/AN17/P3D/ C3INB RG3 CCP4 AN17 P3D C3INB	6	I/O I/O I O I	ST S/T Analog — Analog	Digital I/O. Capture 4 input/Compare 4 output/PWM4 output. Analog Input 18. ECCP3 PWM Output D. Comparator 3 Input B.
RG4/SEG26/RTCC/ T7CKI/T5G/CCP5/AN16/ P1D/C3INC RG4 SEG26 RTCC T7CKI <sup>(3)</sup> T5G CCP5 AN16 P1D C3INC	8	I/O O I I/O I O I	ST Analog ST ST ST Analog Analog	Digital I/O. SEG26 output for LCD. RTCC output Timer7 clock input. Timer5 external clock gate input. Capture 5 input/Compare 5 output/PWM5 output. Analog Input 16. ECCP1 PWM Output D. Comparator 3 Input C.
RG5	7			See the MCLR/RG5 pin.
			CMOS lev	CMOS = CMOS compatible input or output els Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

P = Power  $I^2C^{TM} = I^2C/SMBus$ 

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
Pin Name	QFN/TQFP			Description
Vss	9, 25, 41, 56	Р	_	Ground reference for logic and I/O pins.
Vdd	26, 38, 57	Р	_	Positive supply for logic and I/O pins.
AVss	20	Р	_	Ground reference for analog modules.
AVdd	19	Р	_	Positive supply for analog modules.
ENVREG	18	I	ST	Enable for on-chip voltage regulator.
VDDCORE/VCAP VDDCORE	10	Р		Core logic power or external filter capacitor connection.
VCAP		Р	_	External filter capacitor connection (regulator enabled/disabled).
Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input				els CMOS = CMOS compatible input or output Analog = Analog input O = Output

Ρ = Power

 $I^2C^{TM} = I^2C/SMBus$ 

= Open-Drain (no P diode to VDD)

OD

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

#### TABLE 1-4: PIC18F8XK90 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number	Pin	Buffer	Description
Fill Name	TQFP	Туре	Туре	Description
MCLR/RG5	9			Master Clear (input) or programming voltage (input).
		I.	ST	This pin is an active-low Reset to the device.
RG5		I.	ST	General purpose, input only pin.
OSC1/CLKI/RA7	49			Oscillator crystal or external clock input.
OSC1		I.	CMOS	Oscillator crystal input.
CLKI		I.	CMOS	External clock source input. Always associated
				with pin function, OSC1. (See related OSC1/CLKI,
				OSC2/CLKO pins.)
RA7		I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6	50			Oscillator crystal or clock output.
OSC2		0	—	Oscillator crystal output. Connects to crystal or
				resonator in Crystal Oscillator mode.
CLKO		0	—	In certain oscillator modes, OSC2 pin outputs CLKO,
				which has 1/4 the frequency of OSC1 and denotes the
				instruction cycle rate.
RA6		I/O	TTL	General purpose I/O pin.
Legend: TTL = TTL co	mpatible input			CMOS = CMOS compatible input or output
ST = Schmit	t Trigger input	with C	MOS leve	els Analog = Analog input
I = Input				O = Output
P = Power				OD = Open-Drain (no P diode to VDD)

- $I^2C^{TM} = I^2C/SMBus$

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

Pin Name	Pin Number	Pin	Buffer	Description
r III Naille	TQFP	Туре	Туре	Description
				PORTA is a bidirectional I/O port.
RA0/AN0/ULPWU RA0 AN0 ULPWU	30	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 0. Ultra low-power wake-up input.
RA1/AN1/SEG18 RA1 AN1 SEG18	29	I/O I O	TTL Analog Analog	Digital I/O. Analog Input 1. SEG18 output for LCD.
RA2/AN2/VREF- RA2 AN2 VREF-	28	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 2. A/D reference voltage (low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	27	I/O I I	TTL Analog Analog	Digital I/O. Analog Input 3. A/D reference voltage (high) input.
RA4/T0CKI/SEG14 RA4 T0CKI SEG14	34	I/O I O	ST ST Analog	Digital I/O. Timer0 external clock input. SEG14 output for LCD.
RA5/AN4/SEG15/T1CKI/ T3G/HLVDIN RA5 AN4 SEG15 T1CKI T3G HLVDIN	33	I/O I O I I I	TTL Analog Analog ST ST Analog	Digital I/O. Analog Input 4. SEG15 output for LCD. Timer1 clock input. Timer3 external clock gate input. High/Low-Voltage Detect (HLVD) input.
RA6				See the OSC2/CLKO/RA6 pin.
RA7				See the OSC1/CLKI/RA7 pin.
I = Input P = Power I <sup>2</sup> C™ = I <sup>2</sup> C/SN	tt Trigger input /Bus			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD) 2MX Configuration bit is set.

TABLE 1-4:	PIC18F8XK90 PINOUT I/O DESCRIPTIONS (	CONTINUED)

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

Pin Name	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0/SEG30/FLT0 RB0 INT0 SEG30 FLT0	58	I/O I O I	TTL ST Analog ST	Digital I/O. External Interrupt 0. SEG30 output for LCD. Enhanced PWM Fault input for ECCP1/2/3.
RB1/INT1/SEG8 RB1 INT1 SEG8	57	I/O I O	TTL ST Analog	Digital I/O. External Interrupt 1. SEG8 output for LCD.
RB2/INT2/SEG9/CTED1 RB2 INT2 SEG9 CTED1	56	I/O I O I	TTL ST Analog ST	Digital I/O. External Interrupt 2. SEG9 output for LCD. CTMU Edge 1 input.
RB3/INT3/SEG10/ CTED2/ECCP2/P2A RB3 INT3 SEG10 CTED2 ECCP2 P2A	55	I/O I 0 I I/O 0	TTL ST Analog ST ST ST	Digital I/O. External Interrupt 3. SEG10 output for LCD. CTMU Edge 2 input. Capture 2 input/Compare 2 output/PWM2 output. Enhanced PWM2 Output A.
RB4/KBI0/SEG11 RB4 KBI0 SEG11	54	I/O I O	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. SEG11 output for LCD.
RB5/KBI1/SEG29/T3CKI/ T1G RB5 KBI1 SEG29 T3CKI T1G	53	I/O I O I	TTL TTL Analog ST ST	Digital I/O. Interrupt-on-change pin. SEG29 output for LCD. Timer3 clock input. Timer1 external clock gate input.
Legend: TTL = TTL cc ST = Schmit I = Input P = Power	t Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

P = Power $I^2C^{TM} = I^2C/SMBus$ 

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

Pin Name	Pin Number	Pin	Buffer	Description
	TQFP	Туре Туре	Description	
RB6/KBI2/PGC RB6 KBI2 PGC RB7/KBI3/PGD RB7 KBI3 PGD	52 47	1/0 1 1/0 1/0 1/0	TTL TTL ST TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin. Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.
-	ompatible input t Trigger input Bus	with Cl	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

Pin Name	Pin Number	Pin	Buffer	Description	
Fill Name	TQFP	Туре	Туре	Description	
				PORTC is a bidirectional I/O port.	
RC0/SOSCO/SCKLI RC0 SOSCO SCKLI	36	I/O O I	ST — ST	Digital I/O. SOSC oscillator output. Digital SOSC input.	
RC1/SOSCI/ECCP2/ SEG32/P2A RC1 SOSCI ECCP2 <sup>(1)</sup> SEG32 P2A	35	I/O I I/O O	ST CMOS ST Analog —	Digital I/O. SOSC oscillator input. Capture 2 input/Compare 2 output/PWM2 output. SEG32 output for LCD. Enhanced PWM2 Output A.	
RC2/ECCP1/P1A/SEG13 RC2 ECCP1 P1A SEG13	43	I/O I/O O	ST ST — Analog	Digital I/O. Capture 1 input/Compare 1 output/PWM1 output. Enhanced PWM1 Output A. SEG13 output for LCD.	
RC3/SCK1/SCL1/SEG17 RC3 SCK1 SCL1 SEG17	44	I/O I/O I/O O	ST ST ST Analog	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I <sup>2</sup> C™ mode. SEG17 output for LCD.	
RC4/SDI1/SDA1/SEG16 RC4 SDI1 SDA1 SEG16	45	I/O I I/O O	ST ST ST Analog	Digital I/O. SPI data in. I <sup>2</sup> C data I/O. SEG16 output for LCD.	
RC5/SDO1/SEG12 RC5 SDO1 SEG12	46	I/O O O	ST  Analog	Digital I/O. SPI data out. SEG12 output for LCD.	
RC6/TX1/CK1/SEG27 RC6 TX1 CK1 SEG27	37	I/O O I/O O	ST — ST Analog	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX1/DT1). SEG27 output for LCD.	
RC7/RX1/DT1/SEG28 RC7 RX1 DT1 SEG28	38	I/O I I/O O	ST ST ST Analog	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX1/CK1). SEG28 output for LCD.	
Legend: TTL = TTL cc ST = Schmit I = Input P = Power $I^2C^{TM}$ = $I^2C/SM$	t Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)	

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

**2:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

Pin Name	Pin Number	Pin	Buffer	Description
Fin Name	TQFP	Туре	Туре	Description
RD0/SEG0/CTPLS RD0 SEG0 CTPLS	72	I/O O O	ST Analog ST	PORTD is a bidirectional I/O port. Digital I/O. SEG0 output for LCD. CTMU pulse generator output.
RD1/SEG1/T5CKI/T7G RD1 SEG1 T5CKI T7G	69	I/O O I I	ST Analog ST ST	Digital I/O. SEG1 output for LCD. Timer5 clock input. Timer7 external clock gate input.
RD2/SEG2 RD2 SEG2	68	I/O O	ST Analog	Digital I/O. SEG2 output for LCD.
RD3/SEG3 RD3 SEG3	67	I/O O	ST Analog	Digital I/O. SEG3 output for LCD.
RD4/SEG4/SDO2 RD4 SEG4 SDO2	66	I/O O O	ST Analog —	Digital I/O. SEG4 output for LCD. SPI data out.
RD5/SEG5/SDI2/SDA2 RD5 SEG5 SDI2 SDA2	65	I/O O I I/O	ST Analog ST I <sup>2</sup> C	Digital I/O. SEG5 output for LCD. SPI data in. I <sup>2</sup> C™ data in.
RD6/SEG6/SCK2/SCL2 RD6 SEG6 SCK2 SCL2	64	I/O O I/O I/O	ST Analog ST I <sup>2</sup> C	Digital I/O. SEG6 output for LCD. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I <sup>2</sup> C™ mode.
RD7/SEG7/SS2 RD7 SEG7 SS2	63	I/O O I	ST Analog TTL	Digital I/O. SEG7 output for LCD. SPI slave select input.
Legend: TTL = TTL cc ST = Schmit I = Input P = Power $I^2C^{TM} = I^2C/SM$	tt Trigger input v IBus			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

TABLE 1-4:	PIC18F8XK90 PINOUT I/O DESCRIPTIONS (	
IADLL 1-4.	FICTO OKNOU FINOUT NO DESCRIFTIONS	

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

Pin Name	Pin Number	Pin	Buffer	Description
	TQFP	Туре	Туре	Description
				PORTE is a bidirectional I/O port.
RE0/LCDBIAS1/P2D RE0 LCDBIAS1 P2D	4	I/O I O	ST Analog —	Digital I/O. BIAS1 input for LCD. ECCP2 PWM Output D.
RE1/LCDBIAS2/P2C RE1 LCDBIAS2 P2C	3	I/O I O	ST Analog —	Digital I/O. BIAS2 input for LCD. ECCP2 PWM Output C.
RE2/LCDBIAS3/P2B/ CCP10	78			
RE2 LCDBIAS3 P2B CCP10 <sup>(3)</sup>		I/O I O I/O	ST Analog ST ST	Digital I/O. BIAS3 input for LCD. ECCP2 PWM Output B. Capture 10 input/Compare 10 output/PWM10 output.
RE3/COM0/P3C/CCP9/ REFO RE3 COM0 P3C CCP9 <sup>(3,4)</sup> REFO	77	I/O O I/O O	ST Analog — S/T	Digital I/O. COM0 output for LCD. ECCP3 PWM Output C. Capture 9 input/Compare 9 output/PWM9 output. Reference clock out.
RE4/COM1/P3B/CCP8 RE4 COM1 P3B CCP8 <sup>(4)</sup>	76	I/O O I/O	ST Analog — ST	Digital I/O. COM1 output for LCD. ECCP4 PWM Output B. Capture 8 input/Compare 8 output/PWM8 output.
RE5/COM2/P1C/CCP7 RE5 COM2 P1C CCP7 <sup>(4)</sup>	75	I/O O O I/O	ST Analog — ST	Digital I/O. COM2 output for LCD. ECCP1 PWM Output C. Capture 7 input/Compare 7 output/PWM7 output.
RE6/COM3/P1B/CCP6 RE6 COM3 P1B CCP6 <sup>(4)</sup>	74	I/O O O I/O	ST Analog — ST	Digital I/O. COM3 output for LCD. ECCP1 PWM Output B. Capture 6 input/Compare 6 output/PWM6 output.
RE7/ECCP2/P2A/SEG31 RE7 ECCP2 <sup>(2)</sup> P2A SEG31	73	I/O I/O O	ST ST — Analog	Digital I/O. Capture 2 input/Compare 2 output/PWM2 output. ECCP2 PWM Output A. SEG31 output for LCD.
I = Input P = Power I <sup>2</sup> C™ = I <sup>2</sup> C/SN	tt Trigger input			CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

Pin Name	Pin Number	Pin	Buffer	Description
Fin Name	TQFP	Туре	Туре	Description
	00			PORTF is a bidirectional I/O port.
RF1/AN6/C2OUT/SEG19/ CTDIN RF1 AN6 C2OUT SEG19 CTDIN	23	I/O I O I	ST Analog — Analog ST	Digital I/O. Analog Input 6. Comparator 2 output. SEG19 output for LCD. CTMU pulse delay input.
RF2/AN7/C1OUT/ SEG20/CTMUI RF2 AN7 C1OUT SEG20 CTMUI	18	I/O I O O	ST Analog — Analog —	Digital I/O. Analog Input 7. Comparator 1 output. SEG20 output for LCD. CTMU pulse generator charger for the C2INB comparator input.
RF3/AN8/SEG21/C2INB RF3 AN8 SEG21 C2INB	17	I/O I O I	ST Analog Analog Analog	Digital I/O. Analog Input 8. SEG21 output for LCD. Comparator 2 Input B.
RF4/AN9/SEG22/C2INA RF4 AN9 SEG22 C2INA	16	I/O I O I	ST Analog Analog Analog	Digital I/O. Analog Input 9. SEG22 output for LCD. Comparator 2 Input A.
RF5/AN10/CVREF/ SEG23/C1INB RF5 AN10 CVREF SEG23 C1INB	15	I/O I O I	ST Analog Analog Analog Analog	Digital I/O. Analog Input 10. Comparator reference voltage output. SEG23 output for LCD. Comparator 1 Input B.
RF6/AN11/SEG24/C1INA RF6 AN11 SEG24 C1INA	14	I/O I O I	ST Analog Analog Analog	Digital I/O. Analog Input 11. SEG24 output for LCD. Comparator 1 Input A.
RF7/AN5/SS1/SEG25 RF7 <u>AN5</u> SS1 SEG25	13	I/O O I O	ST Analog TTL Analog	Digital I/O. Analog Input 5. SPI slave select input. SEG25 output for LCD.
		with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

TABLE 1-4:	PIC18F8XK90 PINOUT I/O DESCRIPTIONS (	CONTINUED)

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

**3:** Not available on PIC18F65K90 and PIC18F85K90 devices.

Pin Name	Pin Number	Pin	Buffer	Description
Fill Name	TQFP	Туре	Туре	Description
				PORTG is a bidirectional I/O port.
RG0/ECCP3/P3A RG0 ECCP3 P3A	5	I/O I/O O	ST ST	Digital I/O. Capture 3 input/Compare 3 output/PWM3 output. ECCP3 PWM Output A.
RG1/TX2/CK2/AN19/ C3OUT RG1 TX2 CK2 AN19 C3OUT	6	I/O O I/O I O	ST — ST Analog —	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX2/DT2). Analog Input 19. Comparator 3 output.
RG2/RX2/DT2/AN18/ C3INA RG2 RX2 DT2 AN18 C3INA	7	I/O I I/O I	ST ST ST Analog Analog	Digital I/O. EUSART asynchronous receive. EUSART synchronous data (see related TX2/CK2). Analog Input 18. Comparator 3 Input A.
RG3/CCP4/AN17/P3D/ C3INB RG3 CCP4 AN17 P3D C3INB	8	I/O I/O I O I	ST ST Analog — Analog	Digital I/O. Capture 4 input/Compare 4 output/PWM4 output. Analog Input 17. ECCP3 PWM Output D. Comparator 3 Input B.
RG4/SEG26/RTCC/ T7CKI/T5G/CCP5/AN16/ P1D/C3INC RG4 SEG26 RTCC T7CKI <sup>(3)</sup> T5G CCP5 AN16 P1D C3INC	10	I/O O I I/O I O I	ST Analog — ST ST ST Analog — Analog	Digital I/O. SEG26 output for LCD. RTCC output. Timer7 clock input. Timer5 external clock gate input. Capture 5 input/Compare 5 output/PWM5 output. Analog Input 16. ECCP1 PWM Output D. Comparator 3 Input C.
RG5	9			See the MCLR/RG5 pin.
<b>Legend:</b> TTL = TTL cc ST = Schmit I = Input P = Power $I^2C^{TM} = I^2C/SM$	tt Trigger input	with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

Pin Name	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTH is a bidirectional I/O port.
RH0/SEG47/AN23 RH0 SEG47 AN23	79	I/O O I	ST Analog Analog	Digital I/O. SEG47 output for LCD. Analog Input 23.
RH1/SEG46/AN22 RH1 SEG46 AN22	80	I/O O I	ST Analog Analog	Digital I/O. SEG46 output for LCD. Analog Input 22.
RH2/SEG45/AN21 RH2 SEG45 AN21	1	I/O O I	ST Analog Analog	Digital I/O. SEG45 output for LCD. Analog Input 21.
RH3/SEG44/AN20 RH3 SEG44 AN20	2	I/O O I	ST Analog Analog	Digital I/O. SEG44 output for LCD. Analog Input 20.
RH4/SEG40/CCP9/P3C/ AN12/C2INC RH4 SEG40 CCP9 <sup>(3,4)</sup> P3C AN12 C2INC	22	I/O O I/O O I	ST Analog ST — Analog Analog	Digital I/O. SEG40 output for LCD. Capture 9 input/Compare 9 output/PWM9 output. ECCP3 PWM Output C. Analog Input 12. Comparator 2 Input C.
RH5/SEG41/CCP8/P3B/ AN13/C2IND RH5 SEG41 CCP8 <sup>(4)</sup> P3B AN13 C2IND	21	I/O O I/O O I I	ST Analog ST — Analog Analog	Digital I/O. SEG41 output for LCD. Capture 8 input/Compare 8 output/PWM8 output. ECCP3 PWM Output B. Analog Input 13. Comparator 1 Input D.
RH6/SEG42/CCP7/P1C/ AN14/C1INC RH6 SEG42 CCP7 <sup>(4)</sup> P1C AN14 C1INC Legend: TTL = TTL cc ST = Schmi	20 ompatible input	I/O O I/O I I	ST Analog ST Analog Analog	Digital I/O. SEG42 output for LCD. Capture 7 input/Compare 7 output/PWM7 output. ECCP1 PWM Output C. Analog Input 14. Comparator 1 Input C. CMOS = CMOS compatible input or output els Analog = Analog input
I= InputO= OutputP= PowerOD= Open-Drain (no P diode to VDD) $I^2C^{TM} = I^2C/SMBus$				

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

### TABLE 1-4: PIC18F8XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number	Pin	Buffer	Description	
	TQFP	Туре	Туре	Description	
RH7/SEG43/CCP6/P1B/ AN15	19				
RH7		I/O	ST	Digital I/O.	
SEG43		0	Analog	SEG43 output for LCD.	
CCP6 <sup>(4)</sup>		I/O	ST	Capture 6 input/Compare 6 output/PWM6 output.	
P1B		0	_	ECCP1 PWM Output B.	
AN15		Ι	Analog	Analog Input 15.	
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output					
ST = Schmitt Trigger input with CMOS levels Analog = Analog input					
I = Input				O = Output	
$P = Power$ $I^2 C^{TM} = I^2 C/S N$				OD = Open-Drain (no P diode to VDD)	

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

Pin Name	Pin Number	Pin	Buffer	Description	
Fin Name	TQFP	Туре Туре		Description	
				PORTJ is a bidirectional I/O port.	
RJ0	62	I/O	ST	Digital I/O.	
RJ1/SEG33 RJ1 SEG33	61	I/O O	ST Analog	Digital I/O. SEG33 output for LCD.	
RJ2/SEG34 RJ2 SEG34	60	I/O O	ST Analog	Digital I/O. SEG34 output for LCD.	
RJ3/SEG35 RJ3 SEG35	59	I/O O	ST Analog	Digital I/O. SEG35 output for LCD.	
RJ4/SEG39 RJ4 SEG39	39	I/O O	ST Analog	Digital I/O. SEG39 output for LCD.	
RJ5/SEG38 RJ5 SEG38	40	I/O O	ST Analog	Digital I/O SEG38 output for LCD.	
RJ6/SEG37 RJ6 SEG37	41	I/O O	ST Analog	Digital I/O. SEG37 output for LCD.	
RJ7/SEG36 RJ7 SEG36	42	I/O O	ST Analog	Digital I/O. SEG36 output for LCD.	
Vss	11, 31, 51, 70	Р	_	Ground reference for logic and I/O pins.	
Vdd	32, 48, 71	Р	—	Positive supply for logic and I/O pins.	
AVss	26	Р	—	Ground reference for analog modules.	
AVdd	25	Р	—	Positive supply for analog modules.	
ENVREG	24	I	ST	Enable for on-chip voltage regulator.	
VDDCORE/VCAP VDDCORE	12			Core logic power or external filter capacitor connection.	
VCAP		Ρ	_	External filter capacitor connection (regulator enabled/disabled).	
	er	with C	MOS leve	CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to VDD)	

TABLE 1-4:	PIC18F8XK90 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

2: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

3: Not available on PIC18F65K90 and PIC18F85K90 devices.

NOTES:

### 2.0 GUIDELINES FOR GETTING STARTED WITH PIC18FXXKXX MICROCONTROLLERS

### 2.1 Basic Connection Requirements

Getting started with the PIC18F87K90 family family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin
   (see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG (if implemented) and VCAP/VDDCORE pins (see Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)")

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:


• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

**Note:** The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

## FIGURE 2-1: RECOMMENDED

### MINIMUM CONNECTIONS



### Key (all values are recommendations):

C1 through C6: 0.1  $\mu\text{F},$  20V ceramic R1: 10 k $\Omega$ 

R2: 100Ω to 470Ω

- Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)" for explanation of ENVREG pin connections.
  - 2: The example shown is for a PIC18F device with five VDD/VSS and AVDD/AVSS pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

### 2.2 Power Supply Pins

### 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1  $\mu$ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1  $\mu$ F in parallel with 0.001  $\mu$ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

### 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.


## 2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the  $\overline{\text{MCLR}}$  pin should be placed within 0.25 inch (6 mm) of the pin.

### FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



VIH and VIL specifications are met.

# 2.4 Voltage Regulator Pins (ENVREG and VCAP/VDDCORE)

The on-chip voltage regulator enable pin, ENVREG, must always be connected directly to either a supply voltage or to ground. Tying ENVREG to VDD enables the regulator, while tying it to ground disables the regulator. Refer to Section 28.3 "On-Chip Voltage Regulator" for details on connecting and using the on-chip regulator.

When the regulator is enabled, a low-ESR (< 5 $\Omega$ ) capacitor is required on the VCAP/VDDCORE pin to stabilize the voltage regulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD and must use a capacitor of 10  $\mu$ F connected to ground. The type can be ceramic or tantalum. Suitable examples of capacitors are shown in Table 2-1. Capacitors with equivalent specifications can be used.

Designers may use Figure 2-3 to evaluate ESR equivalence of candidate devices.

It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to **Section 31.0** "**Electrical Characteristics**" for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 31.0 "Electrical Characteristics"** for information on VDD and VDDCORE.


Some PIC18FXXKXX families, or some devices within a family, do not provide the option of enabling or disabling the on-chip voltage regulator:

- Some devices (with the name, PIC18LFXXKXX) permanently disable the voltage regulator. These devices do not have the ENVREG pin and require a 0.1  $\mu$ F capacitor on the VCAP/VDDCORE pin. The VDD level of these devices must comply with the "voltage regulator disabled" specification for Parameter D001, in Section 31.0 "Electrical Characteristics".
- Some devices permanently enable the voltage regulator.
   These devices also do not have the ENV/DEC picture.

These devices also do not have the ENVREG pin. The 10  $\mu F$  capacitor is still required on the VCAP/VDDCORE pin.

FIGURE 2-3:

FREQUENCY vs. ESR PERFORMANCE FOR SUGGESTED VCAP



## TABLE 2-1: SUITABLE CAPACITOR EQUIVALENTS

Make	Part #	Nominal Capacitance	Base Tolerance	Rated Voltage	Temp. Range
TDK	C3216X7R1C106K	10 µF	±10%	16V	-55 to 125°C
TDK	C3216X5R1C106K	10 µF	±10%	16V	-55 to 85°C
Panasonic	ECJ-3YX1C106K	10 µF	±10%	16V	-55 to 125°C
Panasonic	ECJ-4YB1C106K	10 µF	±10%	16V	-55 to 85°C
Murata	GRM32DR71C106KA01L	10 µF	±10%	16V	-55 to 125°C
Murata	GRM31CR61C106KC31L	10 µF	±10%	16V	-55 to 85°C

# 2.4.1 CONSIDERATIONS FOR CERAMIC CAPACITORS

In recent years, large value, low-voltage, surface-mount ceramic capacitors have become very cost effective in sizes up to a few tens of microfarad. The low-ESR, small physical size and other properties make ceramic capacitors very attractive in many types of applications.


Ceramic capacitors are suitable for use with the internal voltage regulator of this microcontroller. However, some care is needed in selecting the capacitor to ensure that it maintains sufficient capacitance over the intended operating range of the application.

Typical low-cost, 10  $\mu$ F ceramic capacitors are available in X5R, X7R and Y5V dielectric ratings (other types are also available, but are less common). The initial tolerance specifications for these types of capacitors are often specified as ±10% to ±20% (X5R and X7R), or -20%/+80% (Y5V). However, the effective capacitance that these capacitors provide in an application circuit will also vary based on additional factors, such as the applied DC bias voltage and the temperature. The total in-circuit tolerance is, therefore, much wider than the initial tolerance specification.

The X5R and X7R capacitors typically exhibit satisfactory temperature stability (ex:  $\pm 15\%$  over a wide temperature range, but consult the manufacturer's data sheets for exact specifications). However, Y5V capacitors typically have extreme temperature tolerance specifications of  $\pm 22\%/-82\%$ . Due to the extreme temperature tolerance, a 10  $\mu$ F nominal rated Y5V type capacitor may not deliver enough total capacitance to meet minimum internal voltage regulator stability and transient response requirements. Therefore, Y5V capacitors are not recommended for use with the internal regulator if the application must operate over a wide temperature range.

In addition to temperature tolerance, the effective capacitance of large value ceramic capacitors can vary substantially, based on the amount of DC voltage applied to the capacitor. This effect can be very significant, but is often overlooked or is not always documented.

A typical DC bias voltage vs. capacitance graph for X7R type and Y5V type capacitors is shown in Figure 2-4.



When selecting a ceramic capacitor to be used with the internal voltage regulator, it is suggested to select a high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor voltage. For example, choose a ceramic capacitor rated at 16V for the 2.5V core voltage. Suggested capacitors are shown in Table 2-1.

### 2.5 ICSP Pins

The PGC and PGD pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 $\Omega$ .

Pull-up resistors, series diodes and capacitors on the PGC and PGD pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGCx/PGDx pins), programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 30.0 "Development Support"**.

### 2.6 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 3.0 "Oscillator Configurations"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-4. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In planning the application's routing and I/O assignments, ensure that adjacent port pins, and other signals in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>™</sup> and PICmicro<sup>®</sup> Devices"
- AN849, "Basic PICmicro<sup>®</sup> Oscillator Design"
- AN943, "Practical PICmicro<sup>®</sup> Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"


## 2.7 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k $\Omega$  to 10 k $\Omega$  resistor to Vss on unused pins and drive the output to logic low.

#### FIGURE 2-5:

#### PLACEMENT OF THE OSCILLATOR CIRCUIT

SUGGESTED



NOTES:

## 3.0 OSCILLATOR CONFIGURATIONS

### 3.1 Oscillator Types

The PIC18F87K90 family of devices can be operated in the following oscillator modes:

- EC External Clock, RA6 available
- ECIO External Clock, Clock Out RA6 (Fosc/4 on RA6)
- HS High-Speed Crystal/Resonator
- XT Crystal/Resonator
- LP Low-Power Crystal
- RC External Resistor/Capacitor, RA6 available
- RCIO External Resistor/Capacitor, Clock Out RA6 (Fosc/4 on RA6)
- INTIO2 Internal Oscillator with I/O on RA6 and RA7
- INTIO1 Internal Oscillator with Fosc/4 Output on RA6 and I/O on RA7

There is also an option for running the 4xPLL on any of the clock sources in the input frequency range of 4 to 16 MHz.

The PLL is enabled by setting the PLLCFG bit (CONFIG1H<4>) or the PLLEN bit (OSCTUNE<6>).

For the EC and HS mode, the PLLEN (software) or PLLCFG (CONFIG) bit can be used to enable the PLL.

For the INTIOx modes (HF-INTOSC):

- Only the PLLEN can enable the PLL (PLLCFG is ignored).
- When the oscillator is configured for the internal oscillator (OSC<3:0> = 100x), the PLL can be enabled only when the HF-INTOSC frequency is 8 or 16 MHz.

When the RA6 and RA7 pins are not used for an oscillator function or CLKOUT function, they are available as general purpose I/Os. To optimize power consumption when using EC/HS/ XT/LP/RC as the primary oscillator, the frequency input range can be configured to yield an optimized power bias:

- Low-Power Bias External frequency less than 160 kHz
- Medium Power Bias External frequency between 160 kHz and 16 MHz
- High-Power Bias External frequency greater than 16 MHz

All of these modes are selected by the user by programming the OSC<3:0> Configuration bits (CONFIG1H<3:0>). In addition, PIC18F87K90 family devices can switch between different clock sources, either under software control or under certain conditions, automatically. This allows for additional power savings by managing device clock speed in real time without resetting the application. The clock sources for the PIC18F87K90 family of devices are shown in Figure 3-1.

For the HS and EC mode, there are additional power modes of operation – depending on the frequency of operation.

HS1 is the Medium Power mode with a frequency range of 4 MHz to 16 MHz. HS2 is the High-Power mode where the oscillator frequency can go from 16 MHz to 25 MHz. HS1 and HS2 are achieved by setting the CONFIG1H<3:0> correctly. (For details, see Register 28-2 on page 428.)

EC mode has these modes of operation:


- EC1 For low power with a frequency range up to 160 kHz
- EC2 Medium power with a frequency range of 160 kHz to 16 MHz
- EC3 High power with a frequency range of 16 MHz to 64 MHz

EC1, EC2 and EC3 are achieved by setting the CONFIG1H<3:0> correctly. (For details, see Register 28-2 on page 428.)

Table 3-1 shows the HS and EC modes' frequencyrange and OSC<3:0> settings.

Mode	Frequency Range	OSC<3:0> Setting
EC1 (low power)		1101
(EC1 & EC1IO)	DC-160 kHz	1100
EC2 (medium power)	160 kHz-16 MHz	1011
(EC2 & EC2IO)		1010
EC3 (high power)	16 MHz-64 MHz	0101
(EC3 & EC3IO)		0100
HS1 (medium power)	4 MHz-16 MHz	0011
HS2 (high power)	16 MHz-25 MHz	0010
ХТ	100 kHz-4 MHz	0001
LP	31.25 kHz	0000
RC (External)	0-4 MHz	011x
INTIO	32 kHz-16 MHz	100x (and OSCCON, OSCCON2)





### 3.2 Control Registers

The OSCCON register (Register 3-1) controls the main aspects of the device clock's operation. It selects the oscillator type to be used, which of the power-managed modes to invoke and the output frequency of the INTOSC source. It also provides status on the oscillators.

The OSCTUNE register (Register 3-3) controls the tuning and operation of the internal oscillator block. It also implements the PLLEN bit which controls the operation of the Phase Locked Loop (PLL) (see Section 3.5.2 "PLL Frequency Multiplier").

#### REGISTER 3-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	R/W-1	R/W-1	R/W-0	R <sup>(1)</sup>	R-0	R/W-0	R/W-0
IDLEN	IRCF2 <sup>(2)</sup>	IRCF1 <sup>(2)</sup>	IRCF0 <sup>(2)</sup>	OSTS	HFIOFS	SCS1 <sup>(4)</sup>	SCS0 <sup>(4)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IDLEN: Idle Enable bit
	1 = Device enters an Idle mode when a SLEEP instruction is executed
	0 = Device enters Sleep mode when a SLEEP instruction is executed
bit 6-4	IRCF<2:0>: Internal Oscillator Frequency Select bits <sup>(2)</sup>
	111 = HF-INTOSC output frequency is used (16 MHz)
	110 = HF-INTOSC/2 output frequency is used (8 MHz, default)
	101 = HF-INTOSC/4 output frequency is used (4 MHz) 100 = HF-INTOSC/8 output frequency is used (2 MHz)
	011 = HF-INTOSC/16 output frequency is used (1 MHz)
	If INTSRC = 0 and MFIOSEL = $0$ : <sup>(3,5)</sup>
	010 = HF-INTOSC/32 output frequency is used (500 kHz)
	001 = HF-INTOSC/64 output frequency is used (250 kHz)
	000 = LF-INTOSC output frequency is used (31.25 kHz)
	$\frac{\text{If INTSRC} = 1 \text{ and } \text{MFIOSEL} = 0.(3,5)}{1000000000000000000000000000000000000$
	010 = HF-INTOSC/32 output frequency is used (500 kHz) 001 = HF-INTOSC/64 output frequency is used (250 kHz)
	000 = HF-INTOSC/512 output frequency is used (31.25 kHz)
	If INTSRC = 0 and MFIOSEL = 1: $(3,5)$
	010 = MF-INTOSC output frequency is used (500 kHz)
	001 = MF-INTOSC/2 output frequency is used (250 kHz)
	000 = LF-INTOSC output frequency is used (31.25 kHz)
	<u>If INTSRC = 1 and MFIOSEL = 1:<sup>(3,5)</sup></u> 010 = MF-INTOSC output frequency is used (500 kHz)
	001 = MF-INTOSC output frequency is used (200 kHz)
	000 = MF-INTOSC/16 output frequency is used (31.25 kHz)
bit 3	<b>OSTS:</b> Oscillator Start-up Timer Time-out Status bit <sup>(1)</sup>
	1 = Oscillator Start-up Timer (OST) time-out has expired: primary oscillator is running as defined by
	<ul> <li>0 = Oscillator Start-up Timer (OST) time-out is running: primary oscillator is not ready; device is running from an internal oscillator (HF-INTOSC, MF-INTOSC or LF-INTOSC)</li> </ul>
Note 1:	Reset state depends on the state of the IESO Configuration bit (CONFIG1H<7>).
2:	Modifying these bits will cause an immediate clock frequency switch if the internal oscillator is providing
	the device clocks.
3:	Source selected by the INTSRC bit (OSCTUNE<7>).
4:	Modifying these bits will cause an immediate clock source switch.
5:	INTSRC = OSCTUNE<7> and MFIOSEL = OSCCON2<0>.

#### REGISTER 3-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

- bit 2 **HFIOFS:** INTOSC Frequency Stable bit
  - 1 = HF-INTOSC oscillator frequency is stable
     0 = HF-INTOSC oscillator frequency is not stable
- bit 1-0 SCS<1:0>: System Clock Select bits<sup>(4)</sup>
  - 1x = Internal oscillator block (LF-INTOSC, MF-INTOSC or HF-INTOSC)
  - 01 = SOSC oscillator
  - 00 = Default primary oscillator (OSC1/OSC2 or HF-INTOSC with or without PLL; defined by the OSC<3:0> Configuration bits, CONFIG1H<3:0>.)
- Note 1: Reset state depends on the state of the IESO Configuration bit (CONFIG1H<7>).
  - 2: Modifying these bits will cause an immediate clock frequency switch if the internal oscillator is providing the device clocks.
  - 3: Source selected by the INTSRC bit (OSCTUNE<7>).
  - 4: Modifying these bits will cause an immediate clock source switch.
  - 5: INTSRC = OSCTUNE<7> and MFIOSEL = OSCCON2<0>.

#### REGISTER 3-2: OSCCON2: OSCILLATOR CONTROL REGISTER 2

U-0	R-0	U-0	U-0	R/W-0	U-0	R-x	R/W-0
—	SOSCRUN			SOSCGO		MFIOFS	MFIOSEL
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	Unimplemented: Read as '0'
bit 6	SOSCRUN: SOSC Run Status bit
	<ul> <li>1 = System clock comes from a secondary SOSC</li> <li>0 = System clock comes from an oscillator other than SOSC</li> </ul>
bit 5-4	Unimplemented: Read as '0'
bit 3	SOSCGO: Oscillator Start Control bit
	<ul> <li>1 = Oscillator is running, even if no other sources are requesting it</li> <li>0 = Oscillator is shut off if no other sources are requesting it (When the SOSC is selected to run from a digital clock input, rather than an external crystal, this bit has no effect.)</li> </ul>
bit 2	Unimplemented: Read as '0'
bit 1	MFIOFS: MF-INTOSC Frequency Stable bit
	<ul> <li>1 = MF-INTOSC is stable</li> <li>0 = MF-INTOSC is not stable</li> </ul>
bit 0	MFIOSEL: MF-INTOSC Select bit 1 = MF-INTOSC is used in place of HF-INTOSC frequencies of 500 kHz, 250 kHz and 31.25 kHz 0 = MF-INTOSC is not used

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	INTSRC: Inte	rnal Oscillator I	Low-Frequenc	y Source Selec	t bit		
	1 = 31.25 kHz	z device clock is	derived from <sup>2</sup>	16 MHz INTOSC	source (divide	-by-512 enabled	d, HF-INTOSC)
	0 = 31 kHz de	evice clock is d	lerived from IN	ITRC 31 kHz os	cillator (LF-IN	TOSC)	
bit 6	PLLEN: Freq	uency Multiplie	r PLL Enable	bit			
	1 = PLL is en	abled					
	0 = PLL is dis	sabled					
bit 5-0	TUN<5:0>: Fast RC Oscillator (INTOSC) Frequency Tuning bits						
	011111 <b>= Ma</b>	ximum frequer	псу				
	•						
	•						
	000001 000000 = Center frequency. Fast RC oscillator is running at the calibrated frequency. 111111						
	•						
	•						
	100000 <b>= M</b> ir	nimum frequen	су				

#### REGISTER 3-3: OSCTUNE: OSCILLATOR TUNING REGISTER

#### 3.3 Clock Sources and Oscillator Switching

Essentially, PIC18F87K90 family devices have these independent clock sources:

- Primary oscillators
- · Secondary oscillators
- Internal oscillator

The **primary oscillators** can be thought of as the main device oscillators. These are any external oscillators connected to the OSC1 and OSC2 pins, and include the External Crystal and Resonator modes and the External Clock modes. If selected by the OSC<3:0> Configuration bits (CONFIG1H<3:0>), the internal oscillator block may be considered a primary oscillator. The internal oscillator block can be one of the following:

- 31 kHz LF-INTRC source
- 31 kHz to 500 kHz MF-INTOSC source
- · 31 kHz to 16 MHz HF-INTOSC source

The particular mode is defined by the OSC Configuration bits. The details of these modes are covered in Section 3.4 "External Oscillator Modes".

The **secondary oscillators** are external clock sources that are not connected to the OSC1 or OSC2 pin. These sources may continue to operate, even after the controller is placed in a power-managed mode. PIC18F87K90 family devices offer the SOSC (Timer1/3/5/7) oscillator as a secondary oscillator source. This oscillator, in all power-managed modes, is often the time base for functions, such as a Real-Time Clock (RTC).

The SOSCEN bit in the corresponding timer should be set correctly for the enabled SOSC. The SOSCEL<1:0> bits (CONFIG1L<4:3>) decide the SOSC mode of operation:

- 11 = High-power SOSC circuit
- 10 = Digital (SCLKI) mode
- 01 = Low-power SOSC circuit

In addition to being a primary clock source in some circumstances, the **internal oscillator** is available as a power-managed mode clock source. The LF-INTOSC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor. The internal oscillator block is discussed in more detail in Section 3.6 "Internal Oscillator Block".

The PIC18F87K90 family includes features that allow the device clock source to be switched from the main oscillator, chosen by device configuration, to one of the alternate clock sources. When an alternate clock source is enabled, various power-managed operating modes are available.

### 3.3.1 OSC1/OSC2 OSCILLATOR

The OSC1/OSC2 oscillator block is used to provide the oscillator modes and frequency ranges:

Mode	Design Operating Frequency	
LP	31.25-100 kHz	
XT	100 kHz to 4 MHz	
HS	4 MHz to 25 MHz	
EC	0 to 64 MHz (external clock)	
EXTRC	0 to 4 MHz (external RC)	

The crystal-based oscillators (XT, HS and LP) have a built-in start-up time. The operation of the EC and EXTRC clocks is immediate.

#### 3.3.2 CLOCK SOURCE SELECTION

The System Clock Select bits, SCS<1:>0 (OSCCON2<1:0>), select the clock source. The available clock sources are the primary clock defined by the OSC<3:0> Configuration bits, the secondary clock (SOSC oscillator) and the internal oscillator. The clock source changes after one or more of the bits is written to, following a brief clock transition interval.

The OSTS (OSCCON<3>) and SOSCRUN (OSCCON2<6>) bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer (OST) has timed out and the primary clock is providing the device clock in primary clock modes. The SOSCRUN bit indicates when the SOSC oscillator (from Timer1/3/5/7) is providing the device clock in secondary clock modes. In power-managed modes, only one of these bits will be set at any time. If neither of these bits is set, the INTRC is providing the clock, or the internal oscillator has just started and is not yet stable.

The IDLEN bit (OSCCON<7>) determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 4.0** "Power-Managed Modes".

- Note 1: The secondary oscillator must be enabled to select the secondary clock source. The SOSC oscillator is enabled by setting the SOSCGO bit in the OSCCON2 register (OSCCON<3>). If the SOSC oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
  - 2: It is recommended that the secondary oscillator be operating and stable before executing the SLEEP instruction or a very long delay may occur while the SOSC oscillator starts.

# 3.3.2.1 System Clock Selection and Device Resets

Since the SCS bits are cleared on all forms of Reset, this means the primary oscillator, defined by the OSC<3:0> Configuration bits, is used as the primary clock source on device Resets. This could either be the internal oscillator block by itself, or one of the other primary clock source (HS, EC, XT, LP, External RC and PLL-enabled modes).

In those cases when the internal oscillator block, without PLL, is the default clock on Reset, the Fast RC oscillator (INTOSC) will be used as the device clock source. It will initially start at 8 MHz; the postscaler selection that corresponds to the Reset value of the IRCF<2:0> bits ('110').

Regardless of which primary oscillator is selected, INTRC will always be enabled on device power-up. It serves as the clock source until the device has loaded its configuration values from memory. It is at this point that the OSC Configuration bits are read and the oscillator selection of the operational mode is made.

Note that either the primary clock source or the internal oscillator will have two bit setting options for the possible values of the SCS<1:0> bits, at any given time.

#### 3.3.3 OSCILLATOR TRANSITIONS

PIC18F87K90 family devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 4.1.2 "Entering Power-Managed Modes"**.

### 3.4 External Oscillator Modes

# 3.4.1 CRYSTAL OSCILLATOR/CERAMIC RESONATORS (HS MODES)

In HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 3-2 shows the pin connections.

The oscillator design requires the use of a crystal rated for parallel resonant operation.

Note: Use of a crystal rated for series resonant operation may give a frequency out of the crystal manufacturer's specifications.

# TABLE 3-2:CAPACITOR SELECTION FOR<br/>CERAMIC RESONATORS

Typical Capacitor Values Used:							
Mode Freq. OSC1 OSC2							
HS	8.0 MHz 16.0 MHz	27 pF 22 pF	27 pF 22 pF				
<b>a</b>	16.0 MHz 22 pF 22 pF						

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator-specific information:

- AN588, "PIC<sup>®</sup> Microcontroller Oscillator Design Guide"
- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices"
- AN849, "Basic PIC® Oscillator Design"
- AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

See the notes following Table 3-3 for additional information.

#### TABLE 3-3: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq.		cal Capacitor Values Tested:		
	Fieq.	C1	C2		
HS	4 MHz	27 pF	27 pF		
	8 MHz	22 pF	22 pF		
	20 MHz	15 pF	15 pF		

Capacitor values are for design guidance only.


Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

Refer to the Microchip application notes cited in Table 3-2 for oscillator-specific information. Also see the notes following this table for additional information.

- Note 1: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
  - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - **3:** Rs may be required to avoid overdriving crystals with low drive level specification.
  - **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

# FIGURE 3-2:

#### CRYSTAL/CERAMIC RESONATOR OPERATION (HS OR HSPLL CONFIGURATION)




**3:** RF varies with the oscillator mode chosen.

## 3.5 RC Oscillator

For timing-insensitive applications, the RC and RCIO Oscillator modes offer additional cost savings. The actual oscillator frequency is a function of several factors:


- · Supply voltage
- Values of the external resistor (REXT) and capacitor (CEXT)
- Operating temperature Given the same device, operating voltage and temperature and component values, there will also be unit-to-unit frequency variations. These are due to factors, such as:
  - Normal manufacturing variation
  - Difference in lead frame capacitance between package types (especially for low CEXT values)
  - Variations within the tolerance of limits of REXT and CEXT

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-3 shows how the R/C combination is connected.



The RCIO Oscillator mode (Figure 3-4) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).






#### 3.5.1 EXTERNAL CLOCK INPUT (EC MODES)

The EC and ECPLL Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the EC Oscillator mode, the oscillator frequency, divided by 4, is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 3-5 shows the pin connections for the EC Oscillator mode.


# FIGURE 3-5: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 3-6. In this configuration, the divide-by-4 output on OSC2 is not available. Current consumption in this configuration will be somewhat higher than EC mode, as the internal oscillator's feedback circuitry will be enabled (in EC mode, the feedback circuit is disabled).



#### EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)



# 3.5.2 PLL FREQUENCY MULTIPLIER

A Phase Lock Loop (PLL) circuit is provided as an option for users who want to use a lower frequency oscillator circuit, or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals, or users who require higher clock speeds from an internal oscillator.


# 3.5.2.1 HSPLL and ECPLL Modes

The HSPLL and ECPLL modes provide the ability to selectively run the device at four times the external oscillating source to produce frequencies up to 64 MHz.

The PLL is enabled by setting the PLLEN bit (OSCTUNE<6>) or the PLLCFG bit (CONFIG1H<4>). The PLLEN bit provides software control for the PLL, even if PLLCFG is set to '0'. The PLL is enabled only when the HS or EC oscillator frequency is within the 4 MHz to 16 MHz input range.

This enables additional flexibility for controlling the application's clock speed in software. The PLLEN should be enabled in HS or EC Oscillator mode only if the input frequency is in the range of 4 MHz-16 MHz.

#### FIGURE 3-7: PLL BLOCK DIAGRAM



#### 3.5.2.2 PLL and HF-INTOSC

The PLL is available to the internal oscillator block when the internal oscillator block is configured as the primary clock source. In this configuration, the PLL is enabled in software and generates a clock output of up to 64 MHz.

The operation of INTOSC with the PLL is described in **Section 3.6.2 "INTPLL Modes**". Care should be taken that the PLL is enabled only if the HF-INTOSC postscaler is configured for 8 MHz or 16 MHz.

### 3.6 Internal Oscillator Block

The PIC18F87K90 family of devices includes an internal oscillator block which generates two different clock signals. Either clock can be used as the micro-controller's clock source, which may eliminate the need for an external oscillator circuit on the OSC1 and/or OSC2 pins.

The internal oscillator consists of three blocks, depending on the frequency of operation. They are HF-INTOSC, MF-INTOSC and LF-INTRC.

In HF-INTOSC mode, the internal oscillator can provide a frequency, ranging from 31 kHz to 16 MHz, with the postscaler deciding the selected frequency (IRCF<2:0>).

The INTSRC bit (OSCTUNE<7>) and MFIOSEL bit (OSCCON2<0>) also decide which INTOSC provides the lower frequency (500 kHz to 31 kHz). For the HF-INTOSC to provide these frequencies, INTSRC = 1 and MFIOSEL = 0.

In HF-INTOSC, the postscaler (IRCF<2:0>) provides the frequency range of 31 kHz to 16 MHz. If HF-INTOSC is used with the PLL, the input frequency to the PLL should be 8 MHz or 16 MHz (IRCF<2:0> = 111, 110).

For MF-INTOSC mode to provide a frequency range of 500 kHz to 31 kHz, INTSRC = 1 and MFIOSEL = 1. The postscaler (IRCF<2:0>), in this mode, provides the frequency range of 31 kHz to 500 kHz.

The LF-INTRC can provide only 31 kHz if INTSRC = 0.

The LF-INTRC provides 31 kHz and is enabled if it is selected as the device clock source. The mode is enabled automatically when any of the following is enabled:

- Power-up Timer
- · Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in **Section 28.0 "Special Features of the CPU"**.


The clock source frequency (HF-INTOSC, MF-INTOSC or LF-INTRC direct) is selected by configuring the IRCF bits of the OSCCON register, as well the INTSRC and MFIOSEL bits. The default frequency on device Resets is 8 MHz.

#### 3.6.1 INTIO MODES


Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct oscillator configurations, which are determined by the OSC Configuration bits, are available:

- In INTIO1 mode, the OSC2 pin (RA6) outputs Fosc/4, while OSC1 functions as RA7 (see Figure 3-8) for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6 (see Figure 3-9). Both are available as digital input and output ports.

#### FIGURE 3-8: INTIO1 OSCILLATOR MODE



#### FIGURE 3-9: INTIO2 OSCILLATOR MODE



### 3.6.2 INTPLL MODES

The 4x Phase Locked Loop (PLL) can be used with the HF-INTOSC to produce faster device clock speeds than are normally possible with the internal oscillator sources. When enabled, the PLL produces a clock speed of 32 MHz or 64 MHz.

PLL operation is controlled through software. The control bit, PLLEN (OSCTUNE<6>) is used to enable or disable its operation. Additionally, the PLL will only function when the selected HF-INTOSC frequency is either 8 MHz or 16 MHz (OSCCON<6:4> = 111 or 110).

Like the INTIO modes, there are two distinct INTPLL modes available:

- In INTPLL1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output. Externally, this is identical in appearance to INTIO1 (Figure 3-8).
- In INTPLL2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output. Externally, this is identical to INTIO2 (Figure 3-9).

#### 3.6.3 INTERNAL OSCILLATOR OUTPUT FREQUENCY AND TUNING

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 16 MHz. It can be adjusted in the user's application by writing to TUN<5:0> (OSCTUNE<5:0>) in the OSCTUNE register (Register 3-3).

When the OSCTUNE register is modified, the INTOSC (HF-INTOSC and MF-INTOSC) frequency will begin shifting to the new frequency. The oscillator will require some time to stabilize. Code execution continues during this shift and there is no indication that the shift has occurred.

The LF-INTOSC oscillator operates independently of the HF-INTOSC or the MF-INTOSC source. Any changes in the HF-INTOSC or the MF-INTOSC source, across voltage and temperature, are not necessarily reflected by changes in LF-INTOSC or vice versa. The frequency of LF-INTOSC is not affected by OSCTUNE.

#### 3.6.4 INTOSC FREQUENCY DRIFT

The INTOSC frequency may drift as VDD or temperature changes and can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. Depending on the device, this may have no effect on the LF-INTOSC clock source frequency. Tuning INTOSC requires knowing when to make the adjustment, in which direction it should be made, and in some cases, how large a change is needed. Three compensation techniques are shown here.

#### 3.6.4.1 Compensating with the EUSART

An adjustment may be required when the EUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high. To adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low. To compensate, increment OSCTUNE to increase the clock frequency.

#### 3.6.4.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the SOSC oscillator.

Both timers are cleared, but the timer clocked by the reference source generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is much greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

# 3.6.4.3 Compensating with the CCP Module in Capture Mode

A CCP module can use free-running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast. To compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow. To compensate, increment the OSCTUNE register.

### 3.7 Reference Clock Output

In addition to the FOSC/4 clock output in certain oscillator modes, the device clock in the PIC18F87K90 family can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 3-4). Setting the ROON bit (REFOCON<7>) makes the clock signal available on the REFO (RE3) pin. The RODIV<3:0> bits enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<5:4>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on RE3 when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for an EC or HS mode; otherwise, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode.

Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROON	—	ROSSLP	ROSEL <sup>(1)</sup>	RODIV3	RODIV2	RODIV1	RODIV0
bit 7							bit 0

#### REGISTER 3-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

Legend:				
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	1 = Refer	eference Oscillator Output E ence oscillator output is avai ence oscillator output is disa	lable on REFO pin	
bit 6	Unimpler	nented: Read as '0'		
bit 5	1 = Refer	Reference Oscillator Outpu ence oscillator continues to r ence oscillator is disabled in	un in Sleep	
bit 4	1 = Prima	Reference Oscillator Source ry oscillator (EC or HS) is us m clock is used as the base	ed as the base clock	clock switching of the device
bit 3-0	1111 = B 1110 = B 1101 = B 1001 = B 1011 = B 1001 = B 1000 = B 0111 = B 0110 = B 0101 = B 0101 = B 0011 = B 0011 = B 0010 = B 0011 = B	<b>:0&gt;:</b> Reference Oscillator Div ase clock value divided by 32 ase clock value divided by 16 ase clock value divided by 4, ase clock value divided by 2, ase clock value divided by 2, ase clock value divided by 1, ase clock value divided by 5 ase clock value divided by 22 ase clock value divided by 12 ase clock value divided by 12 ase clock value divided by 32 ase clock value divided by 4 ase clock value divided by 2 ase clock value divided by 4	2,768 3,384 192 096 048 024 12 56 28 4 2	

# **Note 1:** For ROSEL (REFOCON<4>), the primary oscillator is only available when configured as a default via the FOSC settings (regardless of whether the device is in Sleep mode).

#### 3.8 Effects of Power-Managed Modes on the Various Clock Sources

When PRI\_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin if used by the oscillator) will stop oscillating.

In secondary clock modes (SEC\_RUN and SEC\_IDLE), the SOSC oscillator is operating and providing the device clock. The SOSC oscillator may also run in all power-managed modes if required to clock SOSC.

In RC\_RUN and RC\_IDLE modes, the internal oscillator provides the device clock source. The 31 kHz LF-INTOSC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see Section 28.2 "Watchdog Timer (WDT)" through Section 28.5 "Fail-Safe Clock Monitor" for more information on WDT, Fail-Safe Clock Monitor and Two-Speed Start-up).

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTOSC is required to support WDT operation. The SOSC oscillator may be operating to support a Real-Time Clock (RTC). Other features may be operating that do not require a device clock source (i.e., MSSP slave, INTx pins and others). Peripherals that may add significant current consumption are listed in Section 31.2 "DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial/ Extended)".

### 3.9 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see Section 5.6 "Power-up Timer (PWRT)".

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on a power-up time of about 64 ms (Parameter 33, Table 31-10); it is always enabled.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (HS, XT or LP modes). The OST does this by counting 1,024 oscillator cycles before allowing the oscillator to clock the device.

There is a delay of interval, TCSD (Parameter 38, Table 31-10), following POR, while the controller becomes ready to execute instructions.

 TABLE 3-4:
 OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Oscillator Mode	OSC1 Pin	OSC2 Pin
EC, ECPLL	Floating, pulled by external clock	At logic low (clock/4 output)
HS, HSPLL	Feedback inverter is disabled at quiescent voltage level	Feedback inverter is disabled at quiescent voltage level
INTOSC, INTPLL1/2	I/O pin, RA6, direction is controlled by TRISA<6>	I/O pin, RA6, direction is controlled by TRISA<7>

**Note:** See Section 5.0 "Reset" for time-outs due to Sleep and MCLR Reset.

## 4.0 POWER-MANAGED MODES

The PIC18F87K90 family of devices offers a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (such as battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- Idle modes
- · Sleep mode

There is an Ultra Low-Power Wake-up (ULPWU) for waking from the Sleep mode.

These categories define which portions of the device are clocked, and sometimes, at what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block). The Sleep mode does not use a clock source.

The ULPWU mode, on the RA0 pin, enables a slow falling voltage to generate a wake-up, even from Sleep, without excess current consumption. (See Section 4.7 "Ultra Low-Power Wake-up".)

The power-managed modes include several powersaving features offered on previous PIC<sup>®</sup> devices. One is the clock switching feature, offered in other PIC18 devices. This feature allows the controller to use the SOSC oscillator instead of the primary one. Another power-saving feature is Sleep mode, offered by all PIC devices, where all device clocks are stopped.

### 4.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions:

- · Will the CPU be clocked or not
- · What will be the clock source

The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS<1:0> bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 4-1.

#### 4.1.1 CLOCK SOURCES

The SCS<1:0> bits select one of three clock sources for power-managed modes. Those sources are:

- The primary clock, as defined by the OSC<3:0> Configuration bits
- The secondary clock (the SOSC oscillator)
- The internal oscillator block (for LF-INTOSC modes)

#### 4.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS<1:0> bits select the clock source and determine which Run or Idle mode is used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These considerations are discussed in Section 4.1.3 "Clock Transitions and Status Indicators" and subsequent sections.

Entering the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current and impending mode, a change to a power-managed mode does not always require setting all of the previously discussed bits. Many transitions can be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured as desired, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

Mada	OSCCON Bits Module Clocking		Available Cleak and Casillater Source					
Mode	IDLEN<7> <sup>(1)</sup>	SCS<1:0>	CPU	Peripherals	Available Clock and Oscillator Source			
Sleep	0	N/A	Off	Off	None – All clocks are disabled			
PRI_RUN	N/A	00	Clocked	Clocked	Primary – XT, LP, HS, EC, RC and PLL modes. This is the normal, Full-Power Execution mode.			
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – SOSC Oscillator			
RC_RUN	N/A	1x	Clocked	Clocked	Internal oscillator block <sup>(2)</sup>			
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, RC, EC			
SEC_IDLE	1	01	Off	Clocked	Secondary – SOSC oscillator			
RC_IDLE	1	1x	Off	Clocked	Internal oscillator block <sup>(2)</sup>			

### TABLE 4-1:POWER-MANAGED MODES

**Note 1:** IDLEN reflects its value when the **SLEEP** instruction is executed.

2: Includes INTOSC (HF-INTOSC and MG-INTOSC) and INTOSC postscaler, as well as the LF-INTISC source.

# 4.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable. The HF-INTOSC and MF-INTOSC are termed as INTOSC in this chapter.

Three bits indicate the current clock source and its status, as shown in Table 4-2. The three bits are:

- OSTS (OSCCON<3>)
- HFIOFS (OSCCON<2>)
- SOSCRUN (OSCCON2<6>)

 TABLE 4-2:
 SYSTEM CLOCK INDICATOR

Main Clock Source	OSTS	HFIOFS or MFIOFS	SOSCRUN
Primary Oscillator	1	0	0
INTOSC (HF-INTOSC or MF-INTOSC)	0	1	0
Secondary Oscillator	0	0	1
MF-INTOSC or HF-INTOSC as Primary Clock Source	1	1	0
LF-INTOSC is Running or INTOSC is Not Yet Stable	0	0	0

When the OSTS bit is set, the primary clock is providing the device clock. When the HFIOFS or MFIOFS bit is set, the INTOSC output is providing a stable clock source to a divider that actually drives the device clock. When the SOSCRUN bit is set, the SOSC oscillator is providing the clock. If none of these bits are set, either the LF-INTOSC clock source is clocking the device or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the OSC<3:0> Configuration bits (CONFIG1H<3:0>), then the OSTS and HFIOFS or MFIOFS bits can be set when in PRI\_RUN or PRI\_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable output. Entering another INTOSC power-managed mode at the same frequency would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. At a lower VDD, it is possible to select a higher clock speed than is supportable by that VDD. Improper device operation may result if the VDD/ Fosc specifications are violated.
  - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

#### 4.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

#### 4.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

#### 4.2.1 PRI\_RUN MODE

The PRI\_RUN mode is the normal, Full-Power Execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled. (For details, see Section 28.4 "Two-Speed Start-up".) In this mode, the OSTS bit is set. The HFIOFS or MFIOFS bit may be set if the internal oscillator block is the primary clock source. (See Section 3.2 "Control Registers".)


#### 4.2.2 SEC\_RUN MODE


The SEC\_RUN mode is the compatible mode to the "clock-switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the SOSC oscillator. This enables lower power consumption while retaining a high-accuracy clock source.


SEC\_RUN mode is entered by setting the SCS<1:0> bits to '01'. The device clock source is switched to the SOSC oscillator (see Figure 4-1), the primary oscillator is shut down, the SOSCRUN bit (OSCCON2<6>) is set and the OSTS bit is cleared.

Note:	The SOSC oscillator can be enabled by setting the SOSCGO bit (OSCCON2<3>). If this bit is set, the clock switch to the SEC_RUN mode can switch immediately
	once SCS<1:0> are set to '01'.

On transitions from SEC\_RUN mode to PRI\_RUN mode, the peripherals and CPU continue to be clocked from the SOSC oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 4-2). When the clock switch is complete, the SOSCRUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up and the SOSC oscillator continues to run.







#### 4.2.3 RC\_RUN MODE

In RC\_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the LF-INTOSC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing-sensitive or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block – either LF-INTOSC or INTOSC (MF-INTOSC or HF-INTOSC) – there are no distinguishable differences between the PRI\_RUN and RC\_RUN modes during execution. Entering or exiting RC\_RUN mode, however, causes a clock switch delay. Therefore, if the primary clock source is the internal oscillator block, using RC\_RUN mode is not recommended. This mode is entered by setting the SCS1 bit to '1'. To maintain software compatibility with future devices, it is recommended that the SCS0 bit also be cleared, even though the bit is ignored. When the clock source is switched to the INTOSC multiplexer (see Figure 4-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.

Note: Caution should be used when modifying a single IRCF bit. At a lower VDD, it is possible to select a higher clock speed than is supportable by that VDD. Improper device operation may result if the VDD/ Fosc specifications are violated.

If the IRCF bits and the INTSRC bit are all clear, the INTOSC output (HF-INTOSC/MF-INTOSC) is not enabled, and the HFIOFS and MFIOFS bits will remain clear. There will be no indication of the current clock source. The LF-INTOSC source is providing the device clocks.


If the IRCF bits are changed from all clear (thus, enabling the INTOSC output) or if INTSRC or MFIOSEL is set, the HFIOFS or MFIOFS bit is set after the INTOSC output becomes stable. For details, see Table 4-3.


IRCF<2:0>	INTSRC	MFIOSEL	Status of MFIOFS or HFIOFS when INTOSC is Stable
000	0	x	MFIOFS = 0, HFIOFS = 0 and clock source is LF-INTOSC
000	1	0	MFIOFS = 0, HFIOFS = 1 and clock source is HF-INTOSC
000	1	1	MFIOFS = 1, HFIOFS = 0 and clock source is MF-INTOSC
Non-Zero	x	0	MFIOFS = 0, HFIOFS = 1 and clock source is HF-INTOSC
Non-Zero	x	1	MFIOFS = 1, HFIOFS = 0 and clock source is MF-INTOSC

#### TABLE 4-3: INTERNAL OSCILLATOR FREQUENCY STABILITY BITS

Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST (Parameter 39, Table 31-10).

If the IRCF bits were previously at a non-zero value, or if INTSRC was set before setting SCS1, and the INTOSC source was already stable, the HFIOFS or MFIOFS bit will remain set. On transitions from RC\_RUN mode to PRI\_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 4-4). When the clock switch is complete, the HFIOFS or MFIOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The LF-INTOSC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.





### 4.3 Sleep Mode

The power-managed Sleep mode in the PIC18F87K90 family of devices is identical to the legacy Sleep mode offered in all other PIC devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 4-5). All clock source status bits are cleared.

Entering Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the LF-INTOSC source will continue to operate. If the SOSC oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS<1:0> bits becomes ready (see Figure 4-6). Alternately, the device will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor is enabled (see **Section 28.0 "Special Features of the CPU**"). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

#### 4.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.


If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS<1:0> bits. The CPU, however, will not be clocked. The clock source status bits are not affected. This approach is a quick method to switch from a given Run mode to its corresponding Idle mode.


If the WDT is selected, the LF-INTOSC source will continue to operate. If the SOSC oscillator is enabled, it will also continue to run.

Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (Parameter 38, Table 31-10) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC\_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC\_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or Sleep mode, a WDT timeout will result in a WDT wake-up to the Run mode currently specified by the SCS<1:0> bits.

#### FIGURE 4-5: TRANSITION TIMING FOR ENTRY TO SLEEP MODE





#### 4.4.1 PRI\_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing-sensitive applications, this allows for the fastest resumption of device operation with its more accurate, primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI\_IDLE mode is entered from PRI\_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the OSC<3:0> Configuration bits. The OSTS bit remains set (see Figure 4-7).


When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval, TCSD (Parameter 39, Table 31-10), is required between the wake event and the start of code execution. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 4-8).

#### 4.4.2 SEC\_IDLE MODE


In SEC\_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the SOSC oscillator. This mode is entered from SEC\_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS<1:0> bits to '01' and execute SLEEP. When the clock source is switched to the SOSC oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the SOSCRUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the SOSC oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the SOSC oscillator. The IDLEN and SCS bits are not affected by the wake-up and the SOSC oscillator continues to run (see Figure 4-8).

#### FIGURE 4-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE



#### FIGURE 4-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



### 4.4.3 RC\_IDLE MODE

In RC\_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode provides controllable power conservation during Idle periods.

From RC\_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. To maintain software compatibility with future devices, it is recommended that SCS0 also be cleared, though its value is ignored. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC/MFIOSEL bit is set, the INTOSC output is enabled. The HFIOFS/MFIOFS bits become set, after the INTOSC output becomes stable after an interval of TIOBST (Parameter 38, Table 31-10). (For information on the HFIOFS/MFIOFS bits, see Table 4-3.)

Clocks to the peripherals continue while the INTOSC source stabilizes. The HFIOFS/MFIOFS bits will remain set if the IRCF bits were previously at a non-zero value or if INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the HFIOFS/MFIOFS bits will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD (Parameter 38, Table 31-10), following the wake event, the CPU begins executing code clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

#### 4.5 Selective Peripheral Module Control

Idle mode allows users to substantially reduce power consumption by stopping the CPU clock. Even so, peripheral modules still remain clocked, and thus, consume power. There may be cases where the application needs what this mode does not provide: the allocation of power resources to the CPU, processing with minimal power consumption from the peripherals.

PIC18F87K90 family devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- Peripheral Enable bit, generically named XXXEN Located in the respective module's main control register
- Peripheral Module Disable (PMD) bit, generically named XXXMD – Located in one of the PMDx Control registers (PMD0, PMD1, PMD2 or PMD3)

Disabling a module by clearing its XXXEN bit disables the module's functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as the second approach.

Most peripheral modules have an enable bit.

In contrast, setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral are also disabled, so writes to those registers have no effect and read values are invalid. Many peripheral modules have a corresponding PMD bit.

There are four PMD registers in the PIC18F87K90 family devices: PMD0, PMD1, PMD2 and PMD3. These registers have bits associated with each module for disabling or enabling a particular peripheral.

#### REGISTER 4-1: PMD3: PERIPHERAL MODULE DISABLE REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CCP10MD <sup>(1)</sup>	CCP9MD <sup>(1)</sup>	CCP8MD	CCP7MD	CCP6MD	CCP5MD	CCP4MD	TMR12MD <sup>(1)</sup>
bit 7	•	•	•			•	bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 7	CCP10MD: P	MD CCP10 Er	able/Disable I	bit <sup>(1)</sup>			
				enabled for CC	P10, disabling a	all of its clock s	sources
		lisabled for CC		(1)			
bit 6		ID CCP9 Enab			P9, disabling al	l of ito ploak or	
		lisabled for CC			r9, uisabiling al		Juices
bit 5		ID CCP8 Enab					
	1 = Periphera	al Module Disa	ble (PMD) is e	enabled for CC	P8, disabling al	l of its clock so	ources
	0 = PMD is d	lisabled for CC	P8				
bit 4		ID CCP7 Enab					
				enabled for CC	P7, disabling al	of its clock so	ources
bit 3		lisabled for CC /ID CCP6 Enat					
DIL 3				anabled for CC	P6, disabling al	l of its clock so	
	•	lisabled for CC			r o, disabiling al		Juices
bit 2	CCP5MD: PN	ID CCP5 Enab	le/Disable bit				
				enabled for CC	P5, disabling al	of its clock so	ources
		lisabled for CC	-				
bit 1		ID CCP4 Enab					
		al Module Disa lisabled for CC		enabled for CC	P4, disabling al	l of its clock so	ources
bit 0	<b>TMR12MD:</b> ⊤	MR12MD Disa	ble bit <sup>(1)</sup>				
		nabled and all			e disabled		
	0 = PMD is d	lisabled and TN	/IR12MD is en	abled			

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR10MD <sup>(1)</sup>	TMR8MD	TMR7MD <sup>(1)</sup>	TMR6MD	TMR5MD	CMP3MD	CMP2MD	CMP1MD
bit 7							bit
Legend:							
R = Readable		W = Writable b	oit	•	nented bit, read		
-n = Value at P	VOR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown
bit 7	TMR10MD:	TMR10MD Disab	ole bit <sup>(1)</sup>				
		ral Module Disab disabled and TM			TMR10MD clo	ock sources are	disabled
bit 6	TMR8MD: T	MR8MD Disable	bit				
	-	enabled and all ٦ disabled and TM			disabled		
bit 5	TMR7MD: T	MR7MD Disable	bit <sup>(1)</sup>				
	-	enabled and all 1 disabled and TM			disabled		
bit 4	TMR6MD: T	MR6MD Disable	bit				
	-	enabled and all 1 disabled and TM			disabled		
bit 3	TMR5MD: T	MR5MD Disable	bit				
		enabled and all ٦ disabled and TM			disabled		
bit 2	CMP3MD: P	MD Comparator	3 Enable/Dis	able bit			
	1 = PMD is	enabled for Com disabled for Com	parator 3, dis		clock sources		
bit 1	CMP2MD: P	MD Comparator	3 Enable/Dis	sable bit			
		enabled for Com disabled for Com		sabling all of its	clock sources		
bit 0	CMP1MD: P	MD Comparator	3 Enable/Dis	sable bit			
	1 = PMD is	enabled for Com disabled for Com	parator 1, dis		clock sources		
Note 1: Uni		disabled for Com		nory of 32 Kby	es (PIC18FY5	K90)	

#### REGISTER 4-2: PMD2: PERIPHERAL MODULE DISABLE REGISTER 2

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

#### REGISTER 4-3: PMD1: PERIPHERAL MODULE DISABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	CTMUMD	RTCCMD <sup>(1)</sup>	TMR4MD	TMR3MD	TMR2MD	TMR1MD	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	CTMUMD: PMD CTMU Enable/Disable bit
	<ul> <li>1 = Peripheral Module Disable (PMD) is enabled for CMTU, disabling all of its clock sources</li> <li>0 = PMD is disabled for CMTU</li> </ul>
bit 5	RTCCMD: PMD RTCC Enable/Disable bit <sup>(1)</sup>
	<ul><li>1 = PMD is enabled for RTCC, disabling all of its clock sources</li><li>0 = PMD is disabled for RTCC</li></ul>
bit 4	TMR4MD: TMR4MD Disable bit
	<ul><li>1 = PMD is enabled and all TMR4MD clock sources are disabled</li><li>0 = PMD is disabled and TMR4MD is enabled</li></ul>
bit 3	TMR3MD: TMR3MD Disable bit
	<ul><li>1 = PMD is enabled and all TMR3MD clock sources are disabled</li><li>0 = PMD is disabled and TMR3MD is enabled</li></ul>
bit 2	TMR2MD: TMR2MD Disable bit
	<ul><li>1 = PMD is enabled and all TMR2MD clock sources are disabled</li><li>0 = PMD is disabled and TMR2MD is enabled</li></ul>
bit 1	TMR1MD: TMR1MD Disable bit
	<ul><li>1 = PMD is enabled and all TMR1MD clock sources are disabled</li><li>0 = PMD is disabled and TMR1MD is enabled</li></ul>
bit 0	Unimplemented: Read as '0'

Note 1: RTCCMD can only be set to '1' after an EECON2 unlock sequence. Refer to Section 17.0 "Real-Time Clock and Calendar (RTCC)" for the unlock sequence (see Example 17-1).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSP2MD	SSP1MD	ADCMD
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 7	1 = Periphera	ID ECCP3 Ena al Module Disa lisabled for EC	ble (PMD) is e		CP3, disabling a	all of its clock s	ources
bit 6	<b>CCP2MD:</b> PMD ECCP2 Enable/Disable bit 1 = PMD is enabled for ECCP2, disabling all of its clock sources 0 = PMD is disabled for ECCP2						
bit 5	<b>CCP1MD:</b> PMD ECCP1 Enable/Disable bit 1 = PMD is enabled for ECCP1, disabling all of its clock sources 0 = PMD is disabled for ECCP1						
bit 4	<b>UART2MD:</b> PMD UART2 Enable/Disable bit 1 = PMD is enabled for UART2, disabling all of its clock sources 0 = PMD is disabled for UART2						
bit 3	<b>UART1MD:</b> PMD UART1 Enable/Disable bit 1 = PMD is enabled for UART1, disabling all of its clock sources 0 = PMD is disabled for UART1						
bit 2	<b>SSP2MD:</b> PMD MSSP2 Enable/Disable bit 1 = PMD is enabled for MSSP2, disabling all of its clock sources 0 = PMD is disabled for MSSP2						
bit 1	<ul> <li>SSP1MD: PMD MSSP1 Enable/Disable bit</li> <li>1 = PMD is enabled for MSSP1, disabling all of its clock sources</li> <li>0 = PMD is disabled for MSSP1</li> </ul>						
bit 0	<b>ADCMD:</b> PMD Analog/Digital Converter PMD Enable/Disable bit 1 = PMD is enabled for Analog/Digital Converter, disabling all of its clock sources 0 = PMD is disabled for Analog/Digital Converter						

#### REGISTER 4-4: PMD0: PERIPHERAL MODULE DISABLE REGISTER 0

#### 4.6 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 4.2 "Run Modes", Section 4.3 "Sleep Mode" and Section 4.4 "Idle Modes").

#### 4.6.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle or Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCONx or PIEx registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see **Section 10.0 "Interrupts"**).

#### 4.6.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 4.2 "Run Modes" and Section 4.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 28.2 "Watchdog Timer (WDT)").

Executing a SLEEP or CLRWDT instruction clears the WDT timer and postscaler, loses the currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifies the IRCF bits in the OSCCON register (if the internal oscillator block is the device clock source).

#### 4.6.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the HFIOFS/MFIOFS bits are set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up, and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 4-4.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 28.4 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 28.5 "Fail-Safe Clock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer, driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

#### 4.6.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. The two cases are:

- When in PRI\_IDLE mode, where the primary clock source is not stopped
- When the primary clock source is not any of the LP, XT, HS or HSPLL modes

In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI\_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval, TCSD, following the wake event, is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

### 4.7 Ultra Low-Power Wake-up

The Ultra Low-Power Wake-up (ULPWU) on pin, RA0, allows a slow falling voltage to generate an interrupt without excess current consumption.

To use this feature:

- 1. Charge the capacitor on RA0 by configuring the RA0 pin to an output and setting it to '1'.
- 2. Stop charging the capacitor by configuring RA0 as an input.
- 3. Discharge the capacitor by setting the ULPEN and ULPSINK bits in the WDTCON register.
- 4. Configure Sleep mode.
- 5. Enter Sleep mode.

When the voltage on RA0 drops below VIL, the device wakes up and executes the next instruction.

This feature provides a low-power technique for periodically waking up the device from Sleep mode.

The time-out is dependent on the discharge time of the RC circuit on RA0.

When the ULPWU module wakes the device from Sleep mode, the ULPLVL bit (WDTCON<5>) is set. Software can check this bit upon wake-up to determine the wake-up source.


See Example 4-1 for initializing the ULPWU module.

#### EXAMPLE 4-1: ULTRA LOW-POWER WAKE-UP INITIALIZATION

```
//Charge the capacitor on RAO
       TRISAbits.TRISA0 = 0;
PORTAbits.RA0 = 1;
for(i = 0; i < 10000; i++) Nop();</pre>
       //Stop Charging the capacitor
       //on RAO
       TRISAbits.TRISA0 = 1;
       //Enable the Ultra Low Power
       //Wakeup module and allow
       //capacitor discharge
       WDTCONbits ULPEN = 1;
WDTCONbits.ULPSINK = 1;
       //For Sleep
OSCCONDits.IDLEN = 0;
       //Enter Sleep Mode
       11
Sleep();
       //for sleep, execution will
       //resume here
```

A series resistor, between RA0 and the external capacitor, provides overcurrent protection for the RA0/AN0/ ULPWU pin and enables software calibration of the time-out (see Figure 4-9).

FIGURE 4-9: ULTRA LOW-POWER



A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired delay in Sleep. This technique compensates for the affects of temperature, voltage and component accuracy. The peripheral can also be configured as a simple programmable Low-Voltage Detect (LVD) or temperature sensor.

**Note:** For more information, see AN 879, "Using the Microchip Ultra Low-Power Wake-up Module" (DS00879).

# TABLE 4-4:EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE<br/>(BY CLOCK SOURCES)

Power-Managed Mode	Clock Source <sup>(5)</sup>	Exit Delay	Clock Ready Status Bits	
	LP, XT, HS			
	HSPLL		OSTS	
	EC, RC	TCSD <sup>(1)</sup>		
PRI_IDLE mode	HF-INTOSC <sup>(2)</sup>		HFIOFS	
	MF-INTOSC <sup>(2)</sup>		MFIOFS	
	LF-INTOSC		None	
SEC_IDLE mode	SOSC	TCSD <sup>(1)</sup>	SOSCRUN	
	HF-INTOSC <sup>(2)</sup>		HFIOFS	
RC_IDLE mode	MF-INTOSC <sup>(2)</sup>	TCSD <sup>(1)</sup>	MFIOFS	
	LF-INTOSC		None	
	LP, XT, HS	Tost <sup>(3)</sup>		
	HSPLL	Tost + t <sub>rc</sub> <sup>(3)</sup>	OSTS	
Sleep mode	EC, RC	TCSD <sup>(1)</sup>		
Sleep mode	HF-INTOSC <sup>(2)</sup>		HFIOFS	
	MF-INTOSC <sup>(2)</sup>	TIOBST <sup>(4)</sup>	MFIOFS	
	LF-INTOSC	]	None	

**Note 1:** TCSD (Parameter 38, Table 31-10) is a required delay when waking from Sleep and all Idle modes, and runs concurrently with any other required delays (see Section 4.4 "Idle Modes").

2: Includes postscaler derived frequencies. On Reset, INTOSC defaults to HF-INTOSC at 8 MHz.

**3:** TOST is the Oscillator Start-up Timer (Parameter 32, Table 31-10). TRC is the PLL Lock-out Timer (Parameter F12, Table 31-7); it is also designated as TPLL.

- 4: Execution continues during TIOBST (Parameter 39, Table 31-10), the INTOSC stabilization period.
- **5:** The clock source is dependent upon the settings of the SCS (OSCCON<1:0>), IRCF (OSCCON<6:4>) and FOSC (CONFIG1H<3:0>) bits.

NOTES:

# 5.0 RESET

The PIC18F87K90 family of devices differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Configuration Mismatch (CM) Reset
- f) Brown-out Reset (BOR)
- g) RESET Instruction
- h) Stack Full Reset
- i) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR, and covers the operation of the various start-up timers. Stack Reset events are covered in Section 6.1.3.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 28.2 "Watchdog Timer (WDT)". A simplified block diagram of the on-chip Reset circuit is shown in Figure 5-1.


## 5.1 RCON Register

Device Reset events are tracked through the RCON register (Register 5-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be set by the event and must be cleared by the application after the event.

The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 5.7** "**Reset State of Registers**".

The RCON register also has a control bit for setting interrupt priority (IPEN). Interrupt priority is discussed in **Section 10.0 "Interrupts**".

### FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



R/W-0	R/W-1	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0	
IPEN	SBOREN	CM	RI	TO	PD	POR	BOR	
bit 7			·				bit	
Legend:								
R = Readab	le bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				
bit 7	IPEN: Interru	pt Priority Ena	ble bit					
		riority levels o						
1.1.0	•	•	• •	PIC16CXXX Co	ompatibility mo	de)		
bit 6		DR Software E	nable bit					
	<u>If BOREN&lt;1:</u> 1 = BOR is (							
	0 = BOR is disabled							
	If BOREN<1:0> = 00, 10 or 11:							
	Bit is disabled and read as '0'.							
bit 5	CM: Configuration Mismatch Flag bit							
	<ul> <li>1 = A Configuration Mismatch Reset has not occurred</li> <li>0 = A Configuration Mismatch Reset has occurred (must be set in software after a Configuration)</li> </ul>							
	Mismatch Reset occurs)							
bit 4	RI: RESET IN	struction Flag	bit					
	1 = The RESET instruction was not executed (set by firmware only)							
	0 = The RESET instruction was executed, causing a device Reset (must be set in software after Brown-out Reset occurs)							
bit 3			,					
DILS	<b>TO:</b> Watchdog Time-out Flag bit 1 = Set by power-up, CLRWDT instruction or SLEEP instruction							
	0 = A WDT time-out has occurred							
bit 2	PD: Power-Down Detection Flag bit							
	1 = Set by power-up or by the CLRWDT instruction							
	0 = Set by execution of the SLEEP instruction							
bit 1	POR: Power-on Reset Status bit							
	<ul> <li>1 = A Power-on Reset has not occurred (set by firmware only)</li> <li>0 = A Power-on Reset has occurred (must be set in software after a Power-on Reset occurs)</li> </ul>							
bit 0	BOR: Brown-out Reset Status bit							
	1 = A Brown-out Reset has not occurred (set by firmware only)							

#### REGISTER 5-1: RCON: RESET CONTROL REGISTER

**Note 1:** It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after a Power-on Reset).

# 5.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering a hard external Reset of the device. A Reset is generated by holding the pin low. PIC18 extended microcontroller devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The  $\overline{\text{MCLR}}$  pin is not driven low by any internal Resets, including the WDT.

## 5.3 Power-on Reset (POR)

A Power-on Reset condition is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the  $\overline{\text{MCLR}}$  pin through a resistor (1 k $\Omega$  to 10 k $\Omega$ ) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (Parameter D004). For a slow rise time, see Figure 5-2.

When the device starts normal operation (exiting the Reset condition), device operating parameters (such as voltage, frequency and temperature) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

Power-on Reset events are captured by the  $\overrightarrow{POR}$  bit (RCON<1>). The state of the bit is set to '0' whenever a Power-on Reset occurs and does not change for any other Reset event.  $\overrightarrow{POR}$  is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any Power-on Reset.

## 5.4 Brown-out Reset (BOR)

The PIC18F87K90 family has four BOR modes:

- High-Power BOR
- Medium Power BOR
- Low-Power BOR
- Zero-Power BOR


Each power mode is selected by the BORPWR<1:0> bits setting (CONFIG2L<6:5>). For low, medium and high-power BOR, the module monitors the VDD depending on the BORV<1:0> setting (CONFIG1L<3:2>). A BOR event re-arms the Power-on Reset. It also causes a Reset depending on which of the trip levels has been set: 1.8V, 2V, 2.7V or 3V. The typical ( $\Delta$ IBOR) trip level for the Low and Medium Power BOR will be 0.75 µA and 3 µA.

In Zero-Power BOR (ZPBORMV), the module monitors the VDD voltage and re-arms the POR at about 2V. ZPBORMV does not cause a Reset, but re-arms the POR.

The BOR accuracy varies with its power level. The lower the power setting, the less accurate the BOR trip levels are. So, the high-power BOR has the highest accuracy and the low-power BOR has the lowest accuracy. The trip levels (BVDD, Parameter D005), current consumption (Section 31.2 "DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial/Extended)") and time required below BVDD (TBOR, Parameter 35) can all be found in Section 31.0 "Electrical Characteristics"

# FIGURE 5-2:

#### EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode, D, helps discharge the capacitor quickly when VDD powers down.
  - 2:  $R < 40 \text{ k}\Omega$  is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.

### 5.4.1 DETECTING BOR

The BOR bit always resets to '0' on any Brown-out Reset or Power-on Reset event. This makes it difficult to determine if a Brown-out Reset event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any Power-on Reset event. If BOR is '0' while POR is '1', it can be reliably assumed that a Brown-out Reset event has occurred.

LP-BOR cannot be detected with the  $\overline{\text{BOR}}$  bit in the RCON register. LP-BOR can rearm the  $\overline{\text{POR}}$  and can cause a Power-on Reset.

## 5.5 Configuration Mismatch (CM)

The Configuration Mismatch (CM) Reset is designed to detect, and attempt to recover from, random, memory corrupting events. These include Electrostatic Discharge (ESD) events that can cause widespread, single bit changes throughout the device and result in catastrophic failure.

In PIC18F87K90 family Flash devices, the device Configuration registers (located in the configuration memory space) are continuously monitored during operation by comparing their values to complimentary shadow registers. If a mismatch is detected between the two sets of registers, a CM Reset automatically occurs. These events are captured by the CM bit (RCON<5>). The state of the bit is set to '0' whenever a CM event occurs and does not change for any other Reset event.

A CM Reset behaves similarly to a Master Clear Reset, RESET instruction, WDT time-out or Stack Event Reset. As with all hard and power Reset events, the device Configuration Words are reloaded from the Flash Configuration Words, in program memory, as the device restarts.

### 5.6 **Power-up Timer (PWRT)**

PIC18F87K90 family devices incorporate an on-chip Power-up Timer (PWRT) to help regulate the Power-on Reset process. The PWRT is enabled by setting the PWRTEN bit (CONFIG2L<0>). The main function is to ensure that the device voltage is stable before code is executed.

The Power-up Timer (PWRT) of the PIC18F87K90 family devices is a 13-bit counter that uses the LF-INTOSC source as the clock input. This yields an approximate time interval of 2,048 x 32  $\mu$ s = 66 ms. While the PWRT is counting, the device is held in Reset.


The power-up time delay depends on the LF-INTOSC clock and will vary from chip-to-chip due to temperature and process variation. See DC Parameter 33 for details.


#### 5.6.1 TIME-OUT SEQUENCE

If enabled, the PWRT time-out is invoked after the POR pulse has cleared. The total time-out will vary based on the status of the PWRT. Figure 5-3, Figure 5-4, Figure 5-5 and Figure 5-6 all depict time-out sequences on power-up with the Power-up Timer enabled.


Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the PWRT will expire. Bringing MCLR high will begin execution immediately (Figure 5-5). This is useful for testing purposes or for synchronizing more than one PIC18 device operating in parallel.

# FIGURE 5-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)






#### FIGURE 5-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



# FIGURE 5-6: SLOW RISE TIME (MCLR TIED TO VDD, VDD RISE > TPWRT)



### 5.7 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register ( $\overline{CM}$ ,  $\overline{RI}$ ,  $\overline{TO}$ ,  $\overline{PD}$ ,  $\overline{POR}$  and  $\overline{BOR}$ ) are set or cleared differently in

different Reset situations, as indicated in Table 5-1. These bits are used in software to determine the nature of the Reset.

Table 5-2 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets, and WDT wake-ups.

# TABLE 5-1:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR<br/>RCON REGISTER

Condition	Program			RCON F	Register	jister		STKPTR Register	
Condition	Counter <sup>(1)</sup>	СМ	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	1	0	0	0	0
RESET instruction	0000h	u	0	u	u	u	u	u	u
Brown-out Reset	0000h	1	1	1	1	u	0	u	u
Configuration Mismatch Reset	0000h	0	u	u	u	u	u	u	u
MCLR Reset during power-managed Run modes	0000h	u	u	1	u	u	u	u	u
MCLR Reset during power- managed Idle modes and Sleep mode	0000h	u	u	1	0	u	u	u	u
MCLR Reset during full-power execution	0000h	u	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u	u	u	u	u	u	u	1
WDT time-out during full-power or power-managed Run modes	0000h	u	u	0	u	u	u	u	u
WDT time-out during power-managed Idle or Sleep modes	PC + 2	u	u	0	0	u	u	u	u
Interrupt exit from power-managed modes	PC + 2	u	u	u	0	u	u	u	u

Legend: u = unchanged

**Note 1:** When the wake-up is due to an interrupt and the GIEH or GIEL bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS					
Register	Applicable	Devices	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt
TOSU	PIC18F6XK90	PIC18F8XK90	0 0000	0 0000	0 uuuu <b>(1)</b>
TOSH	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu <b>(1)</b>
TOSL	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu <b>(1)</b>
STKPTR	PIC18F6XK90	PIC18F8XK90	00-0 0000	uu-0 0000	uu-u uuuu <b>(1)</b>
PCLATU	PIC18F6XK90	PIC18F8XK90	0 0000	0 0000	u uuuu
PCLATH	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu
PCL	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	PC + 2 <sup>(2)</sup>
TBLPTRU	PIC18F6XK90	PIC18F8XK90	00 0000	00 0000	uu uuuu
TBLPTRH	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu
TBLPTRL	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu
TABLAT	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu
PRODH	PIC18F6XK90	PIC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
PRODL	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu
INTCON	PIC18F6XK90	PIC18F8XK90	0000 000x	0000 000u	uuuu uuuu <sup>(3)</sup>
INTCON2	PIC18F6XK90	PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu <sup>(3)</sup>
INTCON3	PIC18F6XK90	PIC18F8XK90	1100 0000	1100 0000	uuuu uuuu <b>(3)</b>
INDF0	PIC18F6XK90	PIC18F8XK90	N/A	N/A	N/A
POSTINC0	PIC18F6XK90	PIC18F8XK90	N/A	N/A	N/A
POSTDEC0	PIC18F6XK90	PIC18F8XK90	N/A	N/A	N/A
PREINC0	PIC18F6XK90	PIC18F8XK90	N/A	N/A	N/A
PLUSW0	PIC18F6XK90	PIC18F8XK90	N/A	N/A	N/A
FSR0H	PIC18F6XK90	PIC18F8XK90	0000	0000	uuuu
FSR0L	PIC18F6XK90	PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu
WREG	PIC18F6XK90	PIC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
INDF1	PIC18F6XK90	PIC18F8XK90	N/A	N/A	N/A
POSTINC1	PIC18F6XK90	PIC18F8XK90	N/A	N/A	N/A
POSTDEC1	PIC18F6XK90	PIC18F8XK90	N/A	N/A	N/A
PREINC1	PIC18F6XK90	PIC18F8XK90	N/A	N/A	N/A
PLUSW1	PIC18F6XK90	PIC18F8XK90	N/A	N/A	N/A
FSR1H	PIC18F6XK90	PIC18F8XK90	0000	0000	uuuu
FSR1L	PIC18F6XK90	PIC18F8XK90	XXXX XXXX	սսսս սսսս	սսսս սսսս
BSR	PIC18F6XK90	PIC18F8XK90	0000	0000	uuuu

### TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for the Reset value for a specific condition.

TABLE 5-2:	2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)					
Register	Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt		
INDF2	PIC18F6XK90 PIC18F8XK90	N/A	N/A	N/A		
POSTINC2	PIC18F6XK90 PIC18F8XK90	N/A	N/A	N/A		
POSTDEC2	PIC18F6XK90 PIC18F8XK90	) N/A	N/A	N/A		
PREINC2	PIC18F6XK90 PIC18F8XK90	) N/A	N/A	N/A		
PLUSW2	PIC18F6XK90 PIC18F8XK90	) N/A	N/A	N/A		
FSR2H	PIC18F6XK90 PIC18F8XK90	0 0000	0000	uuuu		
FSR2L	PIC18F6XK90 PIC18F8XK90	) xxxx xxxx	uuuu uuuu	uuuu uuuu		
STATUS <sup>(4)</sup>	PIC18F6XK90 PIC18F8XK90	)x xxxx	u uuuu	u uuuu		
TMR0H	PIC18F6XK90 PIC18F8XK90	0000 0000	uuuu uuuu	uuuu uuuu		
TMR0L	PIC18F6XK90 PIC18F8XK90	) xxxx xxxx	uuuu uuuu	uuuu uuuu		
TOCON	PIC18F6XK90 PIC18F8XK90	) 1111 1111	1111 1111	uuuu uuuu		
SPBRGH1	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
OSCCON	PIC18F6XK90 PIC18F8XK90	) 0110 q000	0110 q000	uuuu quuu		
IPR5	PIC18F6XK90 PIC18F8XK90	) 1111 1111	1111 1111	uuuu uuuu		
WDTCON	PIC18F6XK90 PIC18F8XK90	0 0 - x0 - 000	0-x0 -000	u-uu -uuu		
RCON	PIC18F6XK90 PIC18F8XK90	) 0111 11qq	0uqq qquu	uuuu qquu		
TMR1H	PIC18F6XK90 PIC18F8XK90	) xxxx xxxx	uuuu uuuu	uuuu uuuu		
TMR1L	PIC18F6XK90 PIC18F8XK90	) xxxx xxxx	uuuu uuuu	uuuu uuuu		
T1CON	PIC18F6XK90 PIC18F8XK90	0000 0000	uuuu uuuu	uuuu uuuu		
TMR2	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
PR2	PIC18F6XK90 PIC18F8XK90	) 1111 1111	1111 1111	uuuu uuuu		
T2CON	PIC18F6XK90 PIC18F8XK90	0 - 000 0000	-000 0000	-uuu uuuu		
SSP1BUF	PIC18F6XK90 PIC18F8XK90	) xxxx xxxx	uuuu uuuu	uuuu uuuu		
SSP1ADD	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
SSP1STAT	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
SSP1CON1	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
SSP1CON2	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
ADRESH	PIC18F6XK90 PIC18F8XK90	) xxxx xxxx	սսսս սսսս	uuuu uuuu		
ADRESL	PIC18F6XK90 PIC18F8XK90	) xxxx xxxx	uuuu uuuu	uuuu uuuu		
ADCON0	PIC18F6XK90 PIC18F8XK90	0 -000 0000	-000 0000	-uuu uuuu		
ADCON1	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
ADCON2	PIC18F6XK90 PIC18F8XK90	0 00 00 00 00 00 00 00 00 00 00 00 00 0	0-00 0000	u-uu uuuu		
ECCP1AS	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		

### TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for the Reset value for a specific condition.

TABLE 5-2:	INITIALIZATION COND	ALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)				
Register	Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt		
ECCP1DEL	PIC18F6XK90 PIC18F8XK9	0000 0000	0000 0000	uuuu uuuu		
CCPR1H	PIC18F6XK90 PIC18F8XK9	) xxxx xxxx	սսսս սսսս	սսսս սսսս		
CCPR1L	PIC18F6XK90 PIC18F8XK9	) xxxx xxxx	սսսս սսսս	սսսս սսսս		
CCP1CON	PIC18F6XK90 PIC18F8XK9	O 0000 0000	0000 0000	uuuu uuuu		
PIR5	PIC18F6XK90 PIC18F8XK9	0000 0000	0000 0000	սսսս սսսս		
PIE5	PIC18F6XK90 PIC18F8XK9	0000 0000	0000 0000	uuuu uuuu <sup>(1)</sup>		
IPR4	PIC18F6XK90 PIC18F8XK9	D 1111 1111	1111 1111	uuuu uuuu		
PIR4	PIC18F6XK90 PIC18F8XK9	0000 0000	0000 0000	uuuu uuuu <sup>(1)</sup>		
PIE4	PIC18F6XK90 PIC18F8XK9	0000 0000	0000 0000	սսսս սսսս		
CVRCON	PIC18F6XK90 PIC18F8XK9	O 0000 0000	0000 0000	uuuu uuuu		
CMSTAT	PIC18F6XK90 PIC18F8XK9	D 111	111	uuu		
TMR3H	PIC18F6XK90 PIC18F8XK9	) xxxx xxxx	սսսս սսսս	սսսս սսսս		
TMR3L	PIC18F6XK90 PIC18F8XK9	) xxxx xxxx	սսսս սսսս	սսսս սսսս		
T3CON	PIC18F6XK90 PIC18F8XK9	0000 0000	0000 0x00	00x0 0x00		
T3GCON	PIC18F6XK90 PIC18F8XK9	00x0 0000 0	00x0 0x00	uuuu uuuu		
SPBRG1	PIC18F6XK90 PIC18F8XK9	0000 0000	0000 0000	uuuu uuuu		
RCREG1	PIC18F6XK90 PIC18F8XK9	0000 0000	0000 0000	սսսս սսսս		
TXREG1	PIC18F6XK90 PIC18F8XK9	0000 0000 O	0000 0000	uuuu uuuu		
TXSTA1	PIC18F6XK90 PIC18F8XK9	<b>D</b> 0000 0010	0000 0010	uuuu uuuu		
RCSTA1	PIC18F6XK90 PIC18F8XK9	x000 0000 0	0000 000x	uuuu uuuu		
T1GCON	PIC18F6XK90 PIC18F8XK9	00x0 0000 0	0000 0x00	uuuu uuuu		
IPR6	PIC18F6XK90 PIC18F8XK9	D1 -111	1 -111	u -uuu		
HLVDCON	PIC18F6XK90 PIC18F8XK9	0 0000 0101	0000 0101	սսսս սսսս		
PIR6	PIC18F6XK90 PIC18F8XK9	00 -000	0 -000	u -uuu		
IPR3	PIC18F6XK90 PIC18F8XK9	D 1111 1111	1111 1111	uuuu uuuu		
PIR3	PIC18F6XK90 PIC18F8XK9	0000 0000	0000 0000	սսսս սսսս		
PIE3	PIC18F6XK90 PIC18F8XK9	0000 0000	0000 0000	սսսս սսսս		
IPR2	PIC18F6XK90 PIC18F8XK9	<b>)</b> 1-11 1111	1-11 1111	u-uu uuuu		
PIR2	PIC18F6XK90 PIC18F8XK9	0 000 00-0	0-00 0000	u-uu uuuu		
PIE2	PIC18F6XK90 PIC18F8XK9	0 000 00-0	0-00 0000	u-uu uuuu		
IPR1	PIC18F6XK90 PIC18F8XK9	<b>D</b> –111 1111	-111 1111	-uuu uuuu		
PIR1	PIC18F6XK90 PIC18F8XK9	0 -000 0000	-000 0000	-uuu uuuu		
PIE1	PIC18F6XK90 PIC18F8XK9	0 -000 0000	-000 0000	-uuu uuuu		

# TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 5-1 for the Reset value for a specific condition.

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)					
Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt		
PIC18F6XK90 PIC18F8XK90	00-0 0001	00-0 0001	uu-u uuuu		
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	1 1111	1 1111	u uuuu		
PIC18F6XK90 PIC18F8XK90	1111 111-	1111 111-	uuuu uuu-		
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	1111 1111	1111 1111	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	x xxxx	u uuuu	u uuuu		
PIC18F6XK90 PIC18F8XK90	xxxx xxx-	uuuu uuu-	uuuu uuu-		
PIC18F6XK90 PIC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	XXXX XXXX	xxxx xxxx	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	x0 000x	x0 000x	uu uuuu		
PIC18F6XK90 PIC18F8XK90	0000 000-	0000 000-	uuuu uuu-		
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	xxxx xxxx	xxxx xxxx	uuuu uuuu		
PIC18F6XK90 PIC18F8XK90	xx0x 0000	uu0u 0000	uuuu uuuu		
	Applicable Devices           PIC18F6XK90         PIC18F8XK90           PIC18F6XK90         PIC18F8XK90	Applicable Devices         Power-on Reset, Brown-out Reset           PIC18F6XK90         PIC18F8XK90         0000         0001           PIC18F6XK90         PIC18F8XK90         0000         0000           PIC18F6XK90         PIC18F8XK90         1111         1111           PIC18F6XK90         PIC18F8XK90         xxxx xxxx           PIC18F6XK90         PIC18F8XK90         xxxx xxxx<	Applicable Devices         Power-on Reset, Brown-out Reset, Brown-out Reset, Brown-out Reset, Brown-out Reset, CM Resets, CM Resets, CM Resets           PIC18F6XK90         PIC18F8XK90         0000         0000         0000         0000           PIC18F6XK90         PIC18F8XK90         0111         1111         1111         1111           PIC18F6XK90         PIC18F8XK90         1111         1111         1111         1111           PIC18F6XK90         PIC18F8XK90         xxxx xxxx         uuuu uuu         PIC18F6XK90         xxxx xxxx <td< td=""></td<>		

#### CONDITIONS FOR ALL RECISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are Note 1: updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for the Reset value for a specific condition.

TABLE 5-2:			IUNG FUR ALL RE	GISTERS (CONTINU MCLR Resets,	
Register	Applicable I	Devices	Power-on Reset, Brown-out Reset	WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt
EECON1	PIC18F6XK90 P	IC18F8XK90	xx-0 x000	uu-0 u000	uu-u uuuu
EECON2	PIC18F6XK90 P	IC18F8XK90	0000 0000	0000 0000	0000 0000
LCDDATA23	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA22	PIC18F6XK90 PI	IC18F8XK90	x	u	u
LCDDATA22	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA21	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA20	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA19	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA18	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA17	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	սսսս սսսս
LCDDATA16	PIC18F6XK90 P	IC18F8XJ90	x	u	u
LCDDATA16	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA15	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA14	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA13	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA12	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA11	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	սսսս սսսս	uuuu uuuu
LCDDATA10	PIC18F6XK90 PI	IC18F8XK90	x	u	u
LCDDATA10	PIC18F6XK90 P	IC18F8XJ90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA9	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA8	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA7	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	սսսս սսսս	uuuu uuuu
LCDDATA6	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA5	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA4	PIC18F6XK90 P	IC18F8XJ90	x	u	u
LCDDATA4	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA3	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA2	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA1	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
LCDDATA0	PIC18F6XK90 P	IC18F8XK90	XXXX XXXX	uuuu uuuu	uuuu uuuu
BAUDCON1	PIC18F6XK90 P	IC18F8XK90	0100 0-00	0100 0-00	uuuu u-uu
OSCCON2	PIC18F6XK90 P	IC18F8XK90	-0 0-x0	-0 0-u0	-u u-uu
EEADRH	PIC18F6XK90 P	IC18F8XK90	00	00	uu

TABLE 5-2:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
------------	---

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 5-1 for the Reset value for a specific condition.

TABLE 5-2:	-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)					
Register	Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt		
EEADR	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	սսսս սսսս		
EEDATA	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	սսսս սսսս		
PIE6	PIC18F6XK90 PIC18F8XK90	)0 -000	0 -000	u -uuu		
RTCCFG	PIC18F6XK90 PIC18F8XK90	0-00 0000	u-uu uuuu	u-uu uuuu		
RTCCAL	PIC18F6XK90 PIC18F8XK90	0000 0000	uuuu uuuu	uuuu uuuu		
RTCVALH	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu		
RTCVALL	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu		
ALRMCFG	PIC18F6XK90 PIC18F8XK90	0000 0000	սսսս սսսս	սսսս սսսս		
ALRMRPT	PIC18F6XK90 PIC18F8XK90	0000 0000	սսսս սսսս	սսսս սսսս		
ALRMVALH	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	սսսս սսսս	սսսս սսսս		
ALRMVALL	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu		
CTMUCONH	PIC18F6XK90 PIC18F8XK90	0-00 0000	0-00 0000	u-uu uuuu		
CTMUCONL	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 00xx	uuuu uuuu		
CTMUICON	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	սսսս սսսս		
CM1CON	PIC18F6XK90 PIC18F8XK90	0001 1111	0001 1111	սսսս սսսս		
PADCFG1	PIC18F6XK90 PIC18F8XK90	00000-	uuuuu-	uuuuu-		
ECCP2AS	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	սսսս սսսս		
ECCP2DEL	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	սսսս սսսս		
CCPR2H	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu		
CCPR2L	PIC18F6XK90 PIC18F8XK90	) xxxx xxxx	սսսս սսսս	սսսս սսսս		
CCP2CON	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	սսսս սսսս		
ECCP3AS	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	սսսս սսսս		
ECCP3DEL	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	սսսս սսսս		
CCPR3H	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	սսսս սսսս	սսսս սսսս		
CCPR3L	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	սսսս սսսս	սսսս սսսս		
CCP3CON	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	սսսս սսսս		
CCPR8H	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	սսսս սսսս	սսսս սսսս		
CCPR8L	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	սսսս սսսս	սսսս սսսս		
CCP8CON	PIC18F6XK90 PIC18F8XK90	00 0000	00 0000	uu uuuu		
CCPR9H	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	սսսս սսսս	սսսս սսսս		
CCPR9L	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	սսսս սսսս	սսսս սսսս		
CCP9CON	PIC18F6XK90 PIC18F8XK90	00 0000	00 0000	uu uuuu		
CCPR10H	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	սսսս սսսս	սսսս սսսս		

### TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

 $\label{eq:logend: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.}$ 

**Note 1:** When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for the Reset value for a specific condition.

TABLE 5-2:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)					
Register	Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt		
CCPR10L	PIC18F6XK90 PIC18F8XK90	) xxxx xxxx	uuuu uuuu	uuuu uuuu		
CCP10CON	PIC18F6XK90 PIC18F8XK90	000 0000	00 0000	uu uuuu		
TMR7H	PIC18F6XK90 PIC18F8XK90	) xxxx xxxx	uuuu uuuu	uuuu uuuu		
TMR7L	PIC18F6XK90 PIC18F8XK90	) xxxx xxxx	uuuu uuuu	uuuu uuuu		
T7CON	PIC18F6XK90 PIC18F8XK90	0000 0000	uuuu uuuu	uuuu -uuu		
T7GCON	PIC18F6XK90 PIC18F8XK90	00x0 0000 0	0000 0x00	uuuu uuuu		
TMR6	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
PR6	PIC18F6XK90 PIC18F8XK90	) 1111 1111	1111 1111	uuuu uuuu		
T6CON	PIC18F6XK90 PIC18F8XK90	0 -000 0000	-000 0000	-uuu uuuu		
TMR8	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
PR8	PIC18F6XK90 PIC18F8XK90	) 1111 1111	1111 1111	uuuu uuuu		
T8CON	PIC18F6XK90 PIC18F8XK90	0 -000 0000	-000 0000	-uuu uuuu		
TMR10	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
PR10	PIC18F6XK90 PIC18F8XK90	) 1111 1111	1111 1111	uuuu uuuu		
T10CON	PIC18F6XK90 PIC18F8XK90	0 -000 0000	-000 0000	-uuu uuuu		
TMR12	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu		
PR12	PIC18F6XK90 PIC18F8XK90	) 1111 1111	1111 1111	uuuu uuuu		
T12CON	PIC18F6XK90 PIC18F8XK90	0 -000 0000	-000 0000	-uuu uuuu		
CM2CON	PIC18F6XK90 PIC18F8XK90	0001 1111	0001 1111	uuuu uuuu		
CM3CON	PIC18F6XK90 PIC18F8XK90	0001 1111	0001 1111	uuuu uuuu		
CCPTMRS0	PIC18F6XK90 PIC18F8XK90	0000 0000	սսսս սսսս	uuuu uuuu		
CCPTMRS1	PIC18F6XK90 PIC18F8XK90	00-0 -000	uu-u -uuu	uu-u -uuu		
CCPTMRS2	PIC18F6XK90 PIC18F8XK90	00 -000	u -uuu	u -uuu		
REFOCON	PIC18F6XK90 PIC18F8XK90	0-00 0000	u-uu uuuu	u-uu uuuu		
ODCON1	PIC18F6XK90 PIC18F8XK90	0000	uuuu	uuuu		
ODCON2	PIC18F6XK90 PIC18F8XK90	0000 0000	սսսս սսսս	uuuu uuuu		
ODCON3	PIC18F6XK90 PIC18F8XK90	000	uuu	uuu		
ANCON0	PIC18F6XK90 PIC18F8XK90	) 1111 1111	սսսս սսսս	uuuu uuuu		
ANCON1	PIC18F6XK90 PIC18F8XK90	) 1111 1111	սսսս սսսս	uuuu uuuu		
ANCON2	PIC18F6XK90 PIC18F8XK90	) 1111 1111	սսսս սսսս	uuuu uuuu		
RCSTA2	PIC18F6XK90 PIC18F8XK90	0000 000x	0000 000x	uuuu uuuu		
TXSTA2	PIC18F6XK90 PIC18F8XK90	0000 0010	0000 0010	uuuu uuuu		
BAUDCON2	PIC18F6XK90 PIC18F8XK90	0100 0-00	0100 0-00	uuuu u-uu		

TABLE 5-2:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
------------	---

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
- 4: See Table 5-1 for the Reset value for a specific condition.

TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)					
Register	Applicable Devices	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt	
SPBRGH2	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu	
SPBRG2	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu	
RCREG2	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu	
TXREG2	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu	
PSTR2CON	PIC18F6XK90 PIC18F8XK90	00-0 0001	00-0 0001	uu-u uuuu	
PSTR3CON	PIC18F6XK90 PIC18F8XK90	00-0 0001	00-0 0001	uu-u uuuu	
PMD0	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu	
PMD1	PIC18F6XK90 PIC18F8XK90	-000 000-	-000 000-	-uuu uuu-	
PMD2	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu	
PMD3	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu	
TMR5H	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR5L	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu	
T5CON	PIC18F6XK90 PIC18F8XK90	0000 0000	uuuu uuuu	uuuu uuuu	
T5GCON	PIC18F6XK90 PIC18F8XK90	0000 0x00	00x0 0x00	uuuu uuuu	
CCPR4H	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCPR4L	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	սսսս սսսս	uuuu uuuu	
CCP4CON	PIC18F6XK90 PIC18F8XK90	00 0000	00 0000	uu uuuu	
CCPR5H	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCPR5L	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCP5CON	PIC18F6XK90 PIC18F8XK90	00 0000	00 0000	uu uuuu	
CCPR6H	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCPR6L	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	սսսս սսսս	uuuu uuuu	
CCP6CON	PIC18F6XK90 PIC18F8XK90	00 0000	00 0000	uu uuuu	
CCPR7H	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCPR7L	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	սսսս սսսս	սսսս սսսս	
CCP7CON	PIC18F6XK90 PIC18F8XK90	00 0000	00 0000	uu uuuu	
TMR4	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu	
PR4	PIC18F6XK90 PIC18F8XK90	1111 1111	սսսս սսսս	սսսս սսսս	
T4CON	PIC18F6XK90 PIC18F8XK90	-000 0000	-000 0000	-uuu uuuu	
SSP2BUF	PIC18F6XK90 PIC18F8XK90	xxxx xxxx	սսսս սսսս	uuuu uuuu	
SSP2ADD	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	սսսս սսսս	
SSP2STAT	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	սսսս սսսս	
SSP2CON1	PIC18F6XK90 PIC18F8XK90	0000 0000	0000 0000	սսսս սսսս	

### TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for the Reset value for a specific condition.

TABLE J-Z.	INTIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)				
Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets, CM Resets	Wake-up via WDT or Interrupt
SSP2CON2	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu
LCDREF	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu
LCDRL	PIC18F6XK90	PIC18F8XK90	0000 -000	0000 -000	uuuu -uuu
LCDSE5	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu
LCDSE4	PIC18F6XK90	PIC18F8XK90	0	u	u
LCDSE4	PIC18F6XK90	PIC18F8XK90	0000 0000	սսսս սսսս	uuuu uuuu
LCDSE3	PIC18F6XK90	PIC18F8XK90	0000 0000	uuuu uuuu	uuuu uuuu
LCDSE2	PIC18F6XK90	PIC18F8XK90	0000 0000	սսսս սսսս	սսսս սսսս
LCDSE1	PIC18F6XK90	PIC18F8XK90	0000 0000	uuuu uuuu	uuuu uuuu
LCDSE0	PIC18F6XK90	PIC18F8XK90	0000 0000	uuuu uuuu	uuuu uuuu
LCDPS	PIC18F6XK90	PIC18F8XK90	0000 0000	0000 0000	uuuu uuuu
LCDCON	PIC18F6XK90	PIC18F8XK90	000- 0000	000- 0000	uuu- uuuu

#### TABLE 5-2: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

**Note 1:** When the wake-up is due to an interrupt, and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

4: See Table 5-1 for the Reset value for a specific condition.

NOTES:

# 6.0 MEMORY ORGANIZATION

PIC18F87K90 family devices have these types of memory:


- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses. This enables concurrent access of the two memory spaces.

The data EEPROM, for practical purposes, can be regarded as a peripheral device because it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 7.0 "Flash Program Memory"**. The data EEPROM is discussed separately in **Section 8.0 "Data EEPROM Memory"**.

#### FIGURE 6-1: MEMORY MAPS FOR PIC18F87K90 FAMILY DEVICES



# 6.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit Program Counter that is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The entire PIC18F87K90 family offers a range of on-chip Flash program memory sizes, from 32 Kbytes (up to 16,384 single-word instructions) to 128 Kbytes (65,536 single-word instructions).

- PIC18F65K90 and PIC18F85K90 32 Kbytes of Flash memory, storing up to 16,384 single-word instructions
- PIC18F66K90 and PIC18F86K90 64 Kbytes of Flash memory, storing up to 32,768 single-word instructions
- PIC18F67K90 and PIC18F87K90 128 Kbytes of Flash memory, storing up to 65,536 single-word instructions

The program memory maps for individual family members are shown in Figure 6-1.

#### 6.1.1 HARD MEMORY VECTORS

All PIC18 devices have a total of three hard-coded return vectors in their program memory space. The Reset vector address is the default value to which the Program Counter returns on all device Resets; it is located at 0000h.

PIC18 devices also have two interrupt vector addresses for handling high-priority and low-priority interrupts. The high-priority interrupt vector is located at 0008h and the low-priority interrupt vector is at 0018h. The locations of these vectors are shown, in relation to the program memory map, in Figure 6-2.

#### FIGURE 6-2: HARD VECTOR FOR PIC18F87K90 FAMILY DEVICES

	Reset Vector	0000h					
	High-Priority Interrupt Vector	0008h					
	Low-Priority Interrupt Vector	0018h					
	On-Chip Program Memory						
	Read '0'	1FFFFh					
Legenc	gend: (Top of Memory) represents upper b of on-chip program memory space ( Figure 6-1 for device-specific values Shaded area represents unimpleme memory. Areas are not shown to sc						

### 6.1.2 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and contained in three separate 8-bit registers.

The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the Program Counter by any operation that writes PCL. Similarly, the upper two bytes of the Program Counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 6.1.5.1 "Computed GOTO").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit (LSb) of PCL is fixed to a value of '0'. The PC increments by two to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the Program Counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the Program Counter.

### 6.1.3 RETURN ADDRESS STACK

The return address stack enables execution of any combination of up to 31 program calls and interrupts. The PC is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. The value also is pulled off the stack on ADDULNK and SUBULNK instructions, if the extended instruction set is enabled. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers.


A CALL type instruction causes a push onto the stack. The Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack. The contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed.

#### 6.1.3.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, holds the contents of the stack location pointed to by the STKPTR register (Figure 6-3). This allows users to implement a software stack, if necessary. After a CALL, RCALL or interrupt (or ADDULNK and SUBULNK instructions, if the extended instruction set is enabled), the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

While accessing the stack, users must disable the Global Interrupt Enable bits to prevent inadvertent stack corruption.



#### FIGURE 6-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS

## 6.1.3.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 6-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero.

The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

What happens when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (For a description of the device Configuration bits, see **Section 28.1 "Configuration Bits"**.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and the STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note:	Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the								
	stack conditions can be verified and appropriate actions can be taken. This is								
	not the same as a Reset, as the contents of the SFRs are not affected.								

### 6.1.3.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

#### R/C-0 R/C-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 STKFUL<sup>(1)</sup> STKUNF<sup>(1)</sup> SP4 SP3 SP2 SP1 SP0 bit 7 bit 0 Legend: C = Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '0' = Bit is cleared -n = Value at POR '1' = Bit is set x = Bit is unknown STKFUL: Stack Full Flag bit<sup>(1)</sup> bit 7 1 = Stack became full or overflowed 0 = Stack has not become full or overflowed STKUNF: Stack Underflow Flag bit<sup>(1)</sup> bit 6 1 = Stack underflow occurred

# REGISTER 6-1: STKPTR: STACK POINTER REGISTER

bit 5 Unimplemented: Read as '0'

bit 4-0 SP<4:0>: Stack Pointer Location bits

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

0 = Stack underflow did not occur

#### 6.1.3.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit (CONFIG4L<0>). When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

#### 6.1.4 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers to provide a "fast return" option for interrupts. This stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the Stack registers. The values in the registers are then loaded back into the working registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high-priority interrupts are enabled, the Stack registers cannot be used reliably to return from low-priority interrupts. If a high-priority interrupt occurs while servicing a low-priority interrupt, the Stack register values stored by the low-priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low-priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 6-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

#### EXAMPLE 6-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR
•	;SAVED IN FAST REGISTER
SUB1 •	;STACK
RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

### 6.1.5 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

## 6.1.5.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the Program Counter. An example is shown in Example 6-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions that returns the value, 'nn', to the calling function.

The offset value (in WREG) specifies the number of bytes that the Program Counter should advance and should be multiples of two (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

#### EXAMPLE 6-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET, W
	CALL	TABLE
ORG	nn00h	
TABLE	ADDWF	PCL
	RETLW	nnh
	RETLW	nnh
	RETLW	nnh

#### 6.1.5.2 Table Reads

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored, two bytes per program word, while programming. The Table Pointer (TBLPTR) specifies the byte address and the Table Latch (TABLAT) contains the data that is read from the program memory. Data is transferred from program memory, one byte at a time.

The table read operation is discussed further in **Section 7.1 "Table Reads and Table Writes**".

### 6.2 PIC18 Instruction Cycle

#### 6.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping, quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the Program Counter is incremented on every Q1, with the instruction fetched from the program memory and latched into the Instruction Register (IR) during Q4.


The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 6-4.

#### 6.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles, Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction (such as GOTO) causes the Program Counter to change, two cycles are required to complete the instruction. (See Example 6-3.)

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



#### FIGURE 6-4: CLOCK/INSTRUCTION CYCLE

#### EXAMPLE 6-3: INSTRUCTION PIPELINE FLOW

Тс	YO TCY1	TCY2	Tcy3	TCY4	TcY5
1. MOVLW 55h Fetc	ch 1 Execute 1				
2. MOVWF PORTB	Fetch 2	Execute 2		_	
3. BRA SUB_1		Fetch 3	Execute 3		
4. BSF PORTA, BIT3 (Forced	NOP)		Fetch 4	Flush (NOP)	
5. Instruction @ address SUB	_1			Fetch SUB_1	Execute SUB_1

All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

#### 6.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two or four bytes in program memory. The Least Significant Byte (LSB) of an instruction word is always stored in a program memory location with an even address (LSB = 0). To maintain alignment with instruction boundaries, the PC increments in steps of two and the LSB will always read '0' (see Section 6.1.2 "Program Counter").

Figure 6-5 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1> which accesses the desired byte address in program memory. Instruction #2 in Figure 6-5 shows how the instruction, GOTO 0006h, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. For more details on the instruction set, see **Section 29.0 "Instruction Set Summary"**.

FIGURE 6-5:	INSTRUCTIONS IN PROGRAM MEMORY

				LSB = 1	LSB = 0	Word Address $\downarrow$
	Program N	lemory				000000h
	Byte Locat	ions $\rightarrow$				000002h
						000004h
						000006h
Instruction 1:	MOVLW	055h		0Fh	55h	000008h
Instruction 2:	GOTO	0006h		EFh	03h	00000Ah
				F0h	00h	00000Ch
Instruction 3:	MOVFF	123h,	456h	C1h	23h	00000Eh
				F4h	56h	000010h
						000012h
						000014h

### 6.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits. The other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence, immediately after the first word, the data in the second word is accessed and

used by the instruction sequence. If the first word is skipped for some reason, and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 6-4 shows how this works.

Note: For information on two-word instructions in the extended instruction set, see Section 6.5 "Program Memory and the Extended Instruction Set".

EXAMPLE 6-4: TWO-WORD INSTRUCTIONS
------------------------------------

CASE 1:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; No, skip this word
1111 0100 0101 0110		; Execute this word as a NOP
0010 0100 0000 0000	ADDWF REG3	; continue code
CASE 2:		
Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; Yes, execute this word
1111 0100 0101 0110		; 2nd word of instruction
0010 0100 0000 0000	ADDWF REG3	; continue code

© 2009-2011 Microchip Technology Inc.

#### 6.3 Data Memory Organization

Note:	The operation of some aspects of data								
	memory are changed when the PIC18								
	extended instruction set is enabled. See								
	Section 6.6 "Data Memory and the								
	Extended Instruction Set" for more								
	information.								

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4,096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each. PIC18FX6K90 and PIC18FX7K90 devices implement all 16 complete banks, for a total of 4 Kbytes. PIC18FX5K90 devices implement only the first eight complete banks, for a total of 2 Kbytes.

Figure 6-6 and Figure 6-7 show the data memory organization for the devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this section.

To ensure that commonly used registers (select SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to select SFRs and the lower portion of GPR Bank 0 without using the Bank Select Register. For details on the Access RAM, see Section 6.3.2 "Access Bank".

### 6.3.1 BANK SELECT REGISTER

Large areas of data memory require an efficient addressing scheme to make possible rapid access to any address. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit, low-order address and a 4-bit Bank Pointer.


Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the four Most Significant bits of a location's address. The instruction itself includes the eight Least Significant bits. Only the four lower bits of the BSR are implemented (BSR<3:0>). The upper four bits are unused, always read as '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.


The value of the BSR indicates the bank in data memory. The eight bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 6-7.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh, will end up resetting the Program Counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 6-6 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. When this instruction executes, it ignores the BSR completely. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.





#### FIGURE 6-7: USE OF THE BANK SELECT REGISTER (DIRECT ADDRESSING)

#### 6.3.2 ACCESS BANK

While the use of the BSR, with an embedded 8-bit address, allows users to address the entire range of data memory, it also means that the user must ensure that the correct bank is selected. If not, data may be read from, or written to, the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. But verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Bank 15. The lower half is known as the "Access RAM" and is composed of GPRs. The upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 6-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0', however, the instruction is forced to use the Access Bank address map. In that case, the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables.

Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 6.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

#### 6.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

### 6.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy all of Bank 15 (F00h to FFFh) and the top part of Bank 14 (EF4h to EFFh).

A list of these registers is given in Table 6-1 and Table 6-2.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the peripheral functions. The Reset and Interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of the peripheral features are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name
FFFh	TOSU	FDFh	INDF2 <sup>(1)</sup>	FBFh	ECCP1AS	F9Fh	IPR1	F7Fh	EECON1	F5Fh	RTCCFG
FFEh	TOSH	FDEh	POSTINC2 <sup>(1)</sup>	FBEh	ECCP1DEL	F9Eh	PIR1	F7Eh	EECON2	F5Eh	RTCCAL
FFDh	TOSL	FDDh	POSTDEC2 <sup>(1)</sup>	FBDh	CCPR1H	F9Dh	PIE1	F7Dh	LCDDATA23 <sup>(3)</sup>	F5Dh	RTCVALH
FFCh	STKPTR	FDCh	PREINC2 <sup>(1)</sup>	FBCh	CCPR1L	F9Ch	PSTR1CON	F7Ch	LCDDATA22 <sup>(3)</sup>	F5Ch	RTCVALL
FFBh	PCLATU	FDBh	PLUSW2 <sup>(1)</sup>	FBBh	CCP1CON	F9Bh	OSCTUNE	F7Bh	LCDDATA21	F5Bh	ALRMCFG
FFAh	PCLATH	FDAh	FSR2H	FBAh	PIR5	F9Ah	TRISJ <sup>(3)</sup>	F7Ah	LCDDATA20	F5Ah	ALRMRPT
FF9h	PCL	FD9h	FSR2L	FB9h	PIE5	F99h	TRISH <sup>(3)</sup>	F79h	LCDDATA19	F59h	ALRMVALH
FF8h	TBLPTRU	FD8h	STATUS	FB8h	IPR4	F98h	TRISG	F78h	LCDDATA18	F58h	ALRMVALL
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	PIR4	F97h	TRISF	F77h	LCDDATA17 <sup>(3)</sup>	F57h	CTMUCONH
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	PIE4	F96h	TRISE	F76h	LCDDATA16 <sup>(3)</sup>	F56h	CTMUCONL
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD	F75h	LCDDATA15	F55h	CTMUICON
FF4h	PRODH	FD4h	SPBRGH1	FB4h	CMSTAT	F94h	TRISC	F74h	LCDDATA14	F54h	CMCON1
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB	F73h	LCDDATA13	F53h	PADCFG1
FF2h	INTCON	FD2h	IPR5	FB2h	TMR3L	F92h	TRISA	F72h	LCDDATA12	F52h	ECCP2AS
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	LATJ <sup>(3)</sup>	F71h	LCDDATA11 <sup>(3)</sup>	F51h	ECCP2DEL
FF0h	INTCON3	FD0h	RCON	FB0h	T3GCON	F90h	LATH <sup>(3)</sup>	F70h	LCDDATA10 <sup>(3)</sup>	F50h	CCPR2H
FEFh	INDF0 <sup>(1)</sup>	FCFh	TMR1H	FAFh	SPBRG1	F8Fh	LATG	F6Fh	LCDDATA9	F4Fh	CCPR2L
	POSTINC0 <sup>(1)</sup>	FCEh	TMR1L	FAEh	RCREG1	F8Eh	LATF	F6Eh	LCDDATA8	F4Eh	CCP2CON
FEDh	POSTDEC0 <sup>(1)</sup>	FCDh	T1CON	FADh	TXREG1	F8Dh	LATE	F6Dh	LCDDATA7	F4Dh	ECCP3AS
FECh	PREINC0 <sup>(1)</sup>	FCCh	TMR2	FACh	TXSTA1	F8Ch	LATD	F6Ch	LCDDATA6	F4Ch	ECCP3DEL
FEBh	PLUSW0 <sup>(1)</sup>	FCBh	PR2	FABh	RCSTA1	F8Bh	LATC	F6Bh	LCDDATA5 <sup>(3)</sup>	F4Bh	CCPR3H
FEAh	FSR0H	FCAh	T2CON	FAAh	T1GCON	F8Ah	LATB	F6Ah	LCDDATA4 <sup>(3)</sup>	F4Ah	CCPR3L
FE9h	FSR0L	FC9h	SSP1BUF	FA9h	IPR6	F89h	LATA	F69h	LCDDATA3	F49h	CCP3CON
FE8h	WREG	FC8h	SSP1ADD	FA8h	HLVDCON	F88h	PORTJ <sup>(3)</sup>	F68h	LCDDATA2	F48h	CCPR8H
FE7h	INDF1 <sup>(1)</sup>	FC7h	SSP1STAT	FA7h	(2)	F87h	PORTH <sup>(3)</sup>	F67h	LCDDATA1	F47h	CCPR8L
		FC6h	SSP1CON1	FA6h	PIR6	F86h	PORTG	F66h	LCDDATA0	F46h	CCP8CON
FE5h	POSTDEC1 <sup>(1)</sup>	FC5h	SSP1CON2	FA5h	IPR3	F85h	PORTF	F65h	BAUDCON1	F45h	CCPR9H <sup>(4)</sup>
FE4h	PREINC1 <sup>(1)</sup>	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE	F64h	OSCCON2	F44h	CCPR9L <sup>(4)</sup>
FE3h	PLUSW1 <sup>(1)</sup>	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD	F63h	EEADRH	F43h	CCP9CON <sup>(4)</sup>
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC	F62h	EEADR	F42h	CCPR10H <sup>(4)</sup>
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB	F61h	EEDATA	F41h	CCPR10L <sup>(4)</sup>
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA	F60h	PIE6	F40h	CCP10CON <sup>(4)</sup>
F3Fh	TMR7H <sup>(4)</sup>	F32h	TMR12 <sup>(4)</sup>	F25h	ANCON0	F18h	PMD1	F0Bh	CCPR6H	EFEh	SSP2CON2

#### TABLE 6-1: PIC18F87K90 FAMILY SPECIAL FUNCTION REGISTER MAP<sup>(5)</sup>

**Note 1:** This is not a physical register.

2: Unimplemented registers are read as '0'.

**3:** This register is not available in 64-pin devices (PIC18F6XK90).

4: This register is not available in devices with a program memory of 32 Kbytes (PIC18FX5K90).

5: Addresses, EF4h through F5Fh, are also used by SFRs, but are not part of the Access RAM. Users must always load the proper BSR value to access these registers.

# TABLE 6-1: PIC18F87K90 FAMILY SPECIAL FUNCTION REGISTER MAP<sup>(5)</sup> (CONTINUED)

Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name	Addr.	Name
F3Eh	TMR7L <sup>(4)</sup>	F31h	PR12 <sup>(4)</sup>	F24h	ANCON1	F17h	PMD2	F0Ah	CCPR6L	EFDh	LCDREF
F3Dh	T7CON <sup>(4)</sup>	F30h	T12CON <sup>(4)</sup>	F23h	ANCON2	F16h	PMD3	F09h	CCP6CON	EFCh	LCDRL
F3Ch	T7GCON <sup>(4)</sup>	F2Fh	CM2CON	F22h	RCSTA2	F15h	TMR5H	F08h	CCPR7H	EFBh	LCDSE5 <sup>(3)</sup>
F3Bh	TMR6	F2Eh	CM3CON	F21h	TXSTA2	F14h	TMR5L	F07h	CCPR7L	EFAh	LCDSE4
F3Ah	PR6	F2Dh	CCPTMRS0	F20h	BAUDCON2	F13h	T5CON	F06h	CCP7CON	EF9h	LCDSE3
F39H	T6CON	F2Ch	CCPTMRS1	F1Fh	SPBRGH2	F12h	T5GCON	F05h	TMR4	EF8h	LCDSE2
F38h	TMR8	F2Bh	CCPTMRS2	F1Eh	SPBRG2	F11h	CCPR4H	F04h	PR4	EF7h	LCDSE1
F37h	PR8	F2Ah	REFOCON	F1Dh	RCREG2	F10h	CCPR4L	F03h	T4CON	EF6h	LCDSE0
F36h	T8CON	F29H	ODCON1	F1Ch	TXREG2	F0Fh	CCP4CON	F02h	SSP2BUF	EF5h	LCDPS
F35h	TMR10 <sup>(4)</sup>	F28h	ODCON2	F1Bh	PSTR2CON	F0Eh	CCPR5H	F01h	SSP2ADD	EF4h	LCDCON
F34h	PR10 <sup>(4)</sup>	F27h	ODCON3	F1Ah	PSTR3CON	F0Dh	CCPR5L	F00h	SSP2STAT		
F33h	T10CON <sup>(4)</sup>	F26h		F19h	PMD0	F0Ch	CCP5CON	EFFh	SSP2CON1	]	

**Note 1:** This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is not available in 64-pin devices (PIC18F6XK90).

4: This register is not available in devices with a program memory of 32 Kbytes (PIC18FX5K90).

5: Addresses, EF4h through F5Fh, are also used by SFRs, but are not part of the Access RAM. Users must always load the proper BSR value to access these registers.

Address	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BO
EF4h	LCDCON	LCDEN	SLPEN	WERR	—	CS1	CS0	LMUX1	LMUX0	000-000
EF5h	LCDPS	WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0	0000 000
EF6h	LCDSE0	SE07	SE06	SE05	SE04	SE03	SE02	SE01	SE00	0000 000
EF7h	LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE09	SE08	0000 000
EF8h	LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	0000 000
EF9h	LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	0000 000
EFAh	LCDSE4	SE39	SE38	S37	SE36	SE35	SE34	SE33	SE32	0000 000
EFBh	LCDSE5(2)	SE47	SE46	SE45	SE44	SE43	SE42	SE41	SE40	0000 000
EFCh	LCDRL	LRLAP1	LRLAP0	LRLBP1	LRLBP0	_	LRLAT2	LRLAT1	LRLAT0	0000 -00
EFDh	LCDREF	LCDIRE	LCDIRS	LCDCST2	LCDCST1	LCDCST0	VLCD3PE	VLCD2PE	VLCD1PE	0000 000
EFEh	SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 000
EFFh	SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 000
F00h	SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 000
F01h	SSP2ADD	MSSP Addre	ss Register in	I <sup>2</sup> C™ Slave I	Mode. SSP1 E	Baud Rate Rel	oad Register	in I <sup>2</sup> C Master	Mode	0000 000
F02h	SSP2BUF			smit Register						XXXX XXX
F03h	T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR40N	T4CKPS1	T4CKPS0	-000 000
F04h	PR4	Timer4 Perio	d Register							0000 000
F05h	TMR4	Timer4 Regis	ter							1111 111
F06h	CCP7CON	_		DC7B1	DC7B0	CCP7M3	CCP7M2	CCP7M1	CCP7M0	00 000
-07h	CCPR7L	Capture/Com	apture/Compare/PWM Register 7 Low Byte							xxxx xxx
-08h	CCPR7H	Capture/Com	pare/PWM R	egister7 High	Byte					xxxx xxx
=09h	CCP6CON	_	_	DC6B1	DC6B0	CCP6M3	CCP6M2	CCP6M1	CCP6M0	00 000
F0Ah	CCPR6L	Capture/Compare/PWM Register 6 Low Byte								xxxx xxx
F0Bh	CCPR6H	Capture/Compare/PWM Register6 High Byte								xxxx xxx
F0Ch	CCP5CON	_	— — DC5B1 DC5B0 CCP5M3 CCP5M2 CCP5M1 CCP5M0							
F0Dh	CCPR5L	Capture/Com	nare/PWM R	egister 5 Low			00101112	0010111	00.0110	00 000
F0Eh	CCPR5H			egister 5 High	,					xxxx xxx
F0Fh	CCP4CON			DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	00 000
F10h	CCPR4L	Capture/Com	nare/PWM R	egister 4 Low			001 1112		001 1110	xxxx xxx
F11h	CCPR4H			egister 4 High	-					XXXX XXX
F12h	T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO/ T5DONE	T5GVAL	T5GSS1	T5GSS0	0000 000
F13h	T5CON	TMR5CS1	TMR5CS0	T5CKPS1	T5CKPS0	SOSCEN	T5SYNC	RD16	TMR5ON	0000 000
F14h	TMR5L	Timer5 Regis								0000 000
F15h	TMR5H	Timer5 Regis								xxxx xxx
F16h	PMD3	CCP10MD <sup>(3)</sup>	CCP9MD <sup>(3)</sup>	CCP8MD	CCP7MD	CCP6MD	CCP5MD	CCP4MD	TMR12MD <sup>(3)</sup>	0000 000
F17h	PMD2	TMR10MD <sup>(3)</sup>	TMR8MD	TMR7MD <sup>(3)</sup>	TMR6MD	TMR5MD	CMP3MD	CMP2MD	CMP1MD	0000 000
F18h	PMD1		CTMUMD	RTCCMD	TMR4MD	TMR3MD	TMR2MD	TMR1MD		-000 000
F19h	PMD0	CCP3MD	CCP2MD	CCP1MD	UART2MD	UART1MD	SSP2MD	SSP1MD	ADCMD	0000 000
F1Ah	PSTR3CON	CMPL1	CMPL0		STRSYNC	STRD	STRC	STRB	STRA	00-0 000
F1Bh	PSTR3CON PSTR2CON	CMPL1	CMPL0		STRSYNC	STRD	STRC	STRB	STRA	00-0 000
=1Ch	TXREG2	Transmit Data		_	SIKSING	SIKD	SIKC	STRD	JIKA	
										XXXX XXX
-1Dh	RCREG2	Receive Data		rator Low Dot						0000 000
-1Eh	SPBRG2			rator Low Byte						0000 000
F1Fh	SPBRGH2			rator High Byt				14//	40000	0000 000
F20h	BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	-	WUE	ABDEN	0100 0-0
F21h	TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 001
F22h	RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000
F23h	ANCON2	ANSEL23	ANSEL22	ANSEL21	ANSEL20	ANSEL19	ANSEL18	ANSEL17	ANSEL16	1111 111

TABLE 6-2:	PIC18F87K90 FAMILY REGISTER FILE SUMMARY

Unimplemented in 64-pin devices (PIC18F6XK90). 2:

Address	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	
F24h	ANCON1	ANSEL15	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8	1111 1111	
F25h	ANCON0	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0	1111 1111	
F26h	_	_	_	_	_	_		_	_	_	
F27h	ODCON3	U2OD	U10D	_	_	_	_	_	CTMUDS	000	
F28h	ODCON2	CCP100D <sup>(3)</sup>	CCP9OD <sup>(3)</sup>	CCP8OD	CCP7OD	CCP6OD	CCP5OD	CCP4OD	CCP3OD	0000 0000	
F29H	ODCON1	SSP10D	CCP2OD	CCP10D	—	_	_	_	SSP2OD	0000	
F2Ah	REFOCON	ROON	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	0-00 0000	
F2Bh	CCPTMRS2	_	_	_	C10TSEL0	_	C9TSEL0	C8TSEL1	C8TSEL0	0 -000	
F2Ch	CCPTMRS1	C7TSEL1	C7TSEL0	_	C6TSEL0	_	C5TSEL0	C4TSEL1	C4TSEL0	00-0 -000	
F2Dh	CCPTMRS0	C3TSEL1	C3TSEL0	C2TSEL2	C2TSEL1	C2TSEL0	C1TSEL2	C1TSEL1	C1TSEL0	0000 0000	
F2Eh	CM3CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	0001 1111	
F2Fh	CM2CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	0001 1111	
F30h	T12CON	_	T12OUTPS3	T12OUTPS2	T12OUTPS1	T12OUTPS0	TMR12ON	T12CKPS1	T12CKPS0	-000 0000	
F31h	PR12	Timer12 Peri	ner12 Period Register								
F32h	TMR12	TMR12 Regi	ster							0000 0000	
F33h	T10CON <sup>(3)</sup>	_	T10OUTPS3	T10OUTPS2	T10OUTPS1	T10OUTPS0	TMR100N	T10CKPS1	T10CKPS0	-000 0000	
F34h	PR10	Timer10 Peri	imer10 Period Register								
F35h	TMR10	TMR10 Regi	ster							0000 0000	
F36h	T8CON	_	T8OUTPS3	T8OUTPS2	T8OUTPS1	T8OUTPS0	TMR8ON	T8CKPS1	T8CKPS0	-000 0000	
F37h	PR8	Timer8 Perio	ïmer8 Period Register								
F38h	TMR8	Timer8 Regis	Timer8 Register								
F39H	T6CON	_	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	-000 0000	
F3Ah	PR6	Timer6 Perio	d Register							1111 1111	
F3Bh	TMR6	Timer6 Regis	ster							0000 0000	
F3Ch	T7GCON <sup>(3)</sup>	TMR7GE	T7GPOL	T7GTM	T7GSPM	T7GGO/ T7DONE	T7GVAL	T7GSS1	T7GSS0	0000 0x00	
F3Dh	T7CON <sup>(3)</sup>	TMR7CS1	TMR7CS0	T7CKPS1	T7CKPS0	_	T7SYNC	RD16	TMR7ON	0000 0x00	
F3Eh	TMR7L <sup>(3)</sup>	Timer7 Regis	ster Low Byte							XXXX XXXX	
F3Fh	TMR7H <sup>(3)</sup>	Timer7 Regis	ster High Byte							XXXX XXXX	
F40h	CCP10CON <sup>(3)</sup>	_	_	DC10B1	DC10B0	CCP10M3	CCP10M2	CCP10M1	CCP10M0	00 0000	
F41h	CCPR10L(3)	Capture/Com	npare/PWM R	egister 10 Lov	v Byte					XXXX XXXX	
F42h	CCPR10H <sup>(3)</sup>	Capture/Com	npare/PWM R	egister 10 Hig	h Byte					XXXX XXXX	
F43h	CCP9CON <sup>(3)</sup>	—	—	DC9B1	DC9B0	CCP9M3	CCP9M2	CCP9M1	CCP9M0	00 0000	
F44h	CCPR9L <sup>(3)</sup>	Capture/Com	npare/PWM R	egister 9 Low	Byte					XXXX XXXX	
F45h	CCPR9H <sup>(3)</sup>	Capture/Com	npare/PWM R	egister 9 High	Byte					XXXX XXXX	
F46h	CCP8CON	—	—	DC8B1	DC8B0	CCP8M3	CCP8M2	CCP8M1	CCP8M0	00 0000	
F47h	CCPR8L	Capture/Com	npare/PWM R	egister 8 Low	Byte					XXXX XXXX	
F48h	CCPR8H	Capture/Con	pare/PWM R	egister 8 High	Byte					XXXX XXXX	
F49h	CCP3CON	P3M1	P3M0	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	0000 0000	
F4Ah	CCPR3L	Capture/Con	npare/PWM R	egister 3 Low	Byte					XXXX XXXX	
F4Bh	CCPR3H	Capture/Com	npare/PWM R	egister 3 High	Byte					XXXX XXXX	
F4Ch	ECCP3DEL	P3RSEN	P3DC6	P3DC5	P3DC4	P3DC3	P3DC2	P3DC1	P3DC0	0000 0000	
F4Dh	ECCP3AS	ECCP3ASE	ECCP3AS2	ECCP3AS1	ECCP3AS0	PSS3AC1	PSS3AC0	PSS3BD1	PSS3BD0	0000 0000	
F4Eh	CCP2CON	P2M1	P2M0	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	0000 0000	
F4Fh	CCPR2L	Capture/Con	npare/PWM R	egister 2 Low	Byte					XXXX XXXX	

### TABLE 6-2: PIC18F87K90 FAMILY REGISTER FILE SUMMARY (CONTINUED)

Note 1: This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.

2: Unimplemented in 64-pin devices (PIC18F6XK90).

Address	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
F50h	CCPR2H	Capture/Com	npare/PWM R	egister 2 High	Byte					XXXX XXXX
F51h	ECCP2DEL	P2RSEN	P2DC6	P2DC5	P2DC4	P2DC3	P2DC2	P2DC1	P2DC0	0000 0000
F52h	ECCP2AS	ECCP2ASE	ECCP2AS2	ECCP2AS1	ECCP2AS0	PSS2AC1	PSS2AC0	PSS2BD1	PSS2BD0	0000 0000
F53h	PADCFG1	RDPU	REPU	RJPU <sup>(2)</sup>	_	_	RTSECSEL1	RTSECSEL0	_	00000-
F54h	CM1CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	0001 1111
F55h	CTMUICON	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG1	0000 0000
F56h	CTMUCONL	EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	0000 0000
F57h	CTMUCONH	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	0-00 0000
F58h	ALRMVALL	Alarm Value	arm Value High Register Window based on APTR<1:0>					0000 0000		
F59h	ALRMVALH	Alarm Value	arm Value High Register Window based on APTR<1:0>							
F5Ah	ALRMRPT	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	xxxx xxxx 0000 0000
F5Bh	ALRMCFG	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	0000 0000
F5Ch	RTCVALL		Low Register				7 11 10 100			0000 0000
F5Dh	RTCVALH		High Register							xxxx xxxx
F5Eh	RTCCAL	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	
	RTCCFG		CALO	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	XXXX XXXX
F5Fh		RTCEN		RICWREN		HALF SEC				0-00 0000
F60h	PIE6				EEIE		CMP3IE	CMP2IE	CMP1IE	0 -000
F61h	EEDATA	EEPROM Da	<u> </u>							0000 0000
F62h	EEADR		Idress Registe	,						0000 0000
F63h	EEADRH	EEPROM Ad	Idress Registe	er High Byte						00
F64h	OSCCON2	_	SOSCRUN	_	_	SOSCGO	_	MFIOFS	MFIOSEL	-0 0-x0
F65h	BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	0000 0-x0
F66h	LCDDATA0	S07C0	S06C0	S05C0	S04C0	S03C0	S02C0	S01C0	S00C0	XXXX XXXX
F67h	LCDDATA1	S15C0	S14C0	S13C0	S12C0	S11C0	S10C0	S09C0	S08C0	XXXX XXXX
F68h	LCDDATA2	S23C0	S22C0	S21C0	S20C0	S19C0	S18C0	S17C0	S16C0	XXXX XXXX
F69h	LCDDATA3	S31C0	S30C0	S29C0	S28C0	S27C0	S26C0	S25C0	S24C0	xxxx xxxx
F6Ah	LCDDATA4	S39C0	S38C0	S37C0	S36C0	S35C0	S34C0	S33C0	S32C0	xxxx xxxx
F6Bh	LCDDATA5	S47C0	S46C0	S45C0	S44C0	S43C0	S42C0	S41C0	S40C0	XXXX XXXX
F6Ch	LCDDATA6	S07C1	S06C1	S05C1	S04C1	S03C1	S02C1	S01C1	S00C1	xxxx xxxx
F6Dh	LCDDATA7	S15C1	S14C1	S13C1	S12C1	S11C1	S10C1	S09C1	S08C1	xxxx xxxx
F6Eh	LCDDATA8	S23C1	S22C1	S21C1	S20C1	S19C1	S18C1	S17C1	S16C1	xxxxxxxx
F6Fh	LCDDATA9	S31C1	S30C1	S29C1	S28C1	S27C1	S26C1	S25C1	S24C1	XXXX XXXX
F70h	LCDDATA10 <sup>(2)</sup>	S39C1 <sup>(2)</sup>	S38C1 <sup>(2)</sup>	S37C1 <sup>(2)</sup>	S36C1 <sup>(2)</sup>	S35C1 <sup>(2)</sup>	S34C1 <sup>(2)</sup>	S33C1 <sup>(2)</sup>	S32C1	xxxx xxxx
F71h	LCDDATA11 <sup>(2)</sup>	S47C1	S46C1	S45C1	S44C1	S43C1	S42C1	S41C1	S40C1	xxxx xxxx
	LCDDATA12	S07C2	S06C2	S05C2	S04C2	S03C2	S02C2	S01C2	S00C2	xxxx xxxx
F73h	LCDDATA13	S15C2	S14C2	S13C2	S12C2	S11C2	S10C2	S09C2	S08C2	xxxx xxxx
F74h	LCDDATA14	S23C2	S22C2	S21C2	S20C2	S19C2	S18C2	S17C2	S16C2	xxxx xxxx
F75h	LCDDATA15	S31C2	S30C2	S29C2	S28C2	S27C2	S26C2	S25C2	S24C2	
F76h	LCDDATA16 <sup>(2)</sup>	S39C2 <sup>(2)</sup>	S38C2 <sup>(2)</sup>	S37C2 <sup>(2)</sup>	S36C2 <sup>(2)</sup>	S35C2 <sup>(2)</sup>	S34C2 <sup>(2)</sup>	S33C2 <sup>(2)</sup>	S32C2	xxxx xxxx xxxx xxxx
F77h	LCDDATA10 <sup>(2)</sup>	S47C2	S46C2	S45C2	S44C2	S43C2	S42C2		S40C2	
F78h	LCDDATA18	S47C2 S07C3	S46C2 S06C3	S45C2 S05C3	S44C2 S04C3	S43C2 S03C3	S42C2 S02C3	S41C2 S01C3	S40C2 S00C3	xxxx xxxx xxxx xxxx
		1								
F79h	LCDDATA19	S15C3	S14C3	S13C3	S12C3	S11C3	S10C3	S09C3	S08C3	XXXX XXXX
F7Ah	LCDDATA20	S23C3	S22C3	S21C3	S20C3	S19C3	S18C3	S17C3	S16C3	XXXX XXXX
F7Bh	LCDDATA21	S31C3	S30C3	S29C3	S28C3	S27C3	S26C3	S25C3	S24C3	XXXX XXXX
F7Ch	LCDDATA22	S39C3 <sup>(2)</sup>	S38C3 <sup>(2)</sup>	S37C3 <sup>(2)</sup>	S36C3 <sup>(2)</sup>	S35C3 <sup>(2)</sup>	S34C3 <sup>(2)</sup>	S33C3 <sup>(2)</sup>	S32C3	XXXX XXXX
F7Dh	LCDDATA23 <sup>(2)</sup>	S47C3	S46C3	S45C3	S44C3	S43C3	S42C3	S41C3	S40C3	XXXX XXXX
F7Eh	EECON2		ontrol Register	2 (not a phys	<u> </u>		1		1	
F7Fh	EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	xx-0 x000
F80h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX XXXX

TABLE 6-2:	PIC18F87K90 FAMILY REGISTER FILE SUMMARY (	CONTINUED)

Note 1: This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.

2: Unimplemented in 64-pin devices (PIC18F6XK90).

### TABLE 6-2: PIC18F87K90 FAMILY REGISTER FILE SUMMARY (CONTINUED)

Address	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
F81h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX
F82h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX
F83h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX XXXX
F84h	PORTE	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	XXXX XXXX
F85h	PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	_	xxxx xxx-
F86h	PORTG	_	_	RG5 <sup>(1)</sup>	RG4	RG3	RG2	RG1	RG0	xx xxxx
F87h	PORTH <sup>(2)</sup>	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	XXXX XXXX
F88h	PORTJ <sup>(2)</sup>	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	XXXX XXXX
F89h	LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX XXXX
F8Ah	LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX XXXX
F8Bh	LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	XXXX XXXX
F8Ch	LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	XXXX XXXX
F8Dh	LATE	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	XXXX XXXX
F8Eh	LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	—	xxxx xxx-
F8Fh	LATG	—	_	_	LATG4	LATG3	LATG2	LATG1	LATG0	x xxxx
F90h	LATH <sup>(2)</sup>	LATH7	LATH6	LATH5	LATH4	LATH3	LATH2	LATH1	LATH0	XXXX XXXX
F91h	LATJ <sup>(2)</sup>	LATJ7	LATJ6	LATJ5	LATJ4	LATJ3	LATJ2	LATJ1	LATJ0	XXXX XXXX
F92h	TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1111 1111
F93h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111
F94h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111
F95h	TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	1111 1111
F96h	TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	1111 1111
F97h	TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	_	1111 111-
F98h	TRISG	_	_	_	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	1 1111
F99h	TRISH <sup>(2)</sup>	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	1111 1111
F9Ah	TRISJ <sup>(2)</sup>	TRISJ7	TRISJ6	TRISJ5	TRISJ4	TRISJ3	TRISJ2	TRISJ1	TRISJ0	1111 1111
F9Bh	OSCTUNE	INTSRC	PLLEN	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000 0000
F9Ch	PSTR1CON	CMPL1	CMPL0	_	STRSYNC	STRD	STRC	STRB	STRA	00-0 0001
F9Dh	PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	-000 0000
F9Eh	PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	-000 0000
F9Fh	IPR1		ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	-111 1111
FA0h	PIE2	OSCFIE	_	SSP2IE	BCL2IE	BCL1IE	HLVDIE	TMR3IE	TMR3GIE	0-10 0000
FA1h	PIR2	OSCFIF		SSP2IF	BCL2IF	BCL1IF	HLVDIF	TMR3IF	TMR3GIF	0-10 0000
FA2h	IPR2	OSCFIP		SSP2IP	BCL2IP	BCL1IP	HLVDIP	TMR3IP	TMR3GIP	1-00 1110
FA3h	PIE3	TMR5GIE	LCDIE	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE	0000 0000
FA4h	PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	0000 0000
FA5h	IPR3	TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP	1111 1111
FA6h	PIR6	_		_	EEIF	_	CMP3IF	CMP2IF	CMP1IF	0 -000
FA7h	_							_		
FA8h	HLVDCON		BGVST	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0000 0000
FA9h	IPR6				EEIP		CMP3IP	CMP2IP	CMP1IP	1 -111
FAAh	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ T1DONE	T1GVAL	T1GSS1	T1GSS0	0000 0x00
EADH	RCSTA1	SDEN	RX9	SREN	CREN		EEDD		DVOD	0000 000
FABh	TXSTA1	SPEN CSRC	TX9		CREN SYNC	ADDEN SENDB	FERR BRGH	OERR TRMT	RX9D TX9D	0000 000x
FACh				TXEN	STING	JENUB	риоц		IVAD	0000 0010
FADh FAEh	TXREG1		nsmit Registe							XXXX XXXX
	RCREG1	USART1 Receive Register c							0000 0000	

Note 1: This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.

2: Unimplemented in 64-pin devices (PIC18F6XK90).

Address	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
FB0h	T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/ T3DONE	T3GVAL	T3GSS1	T3GSS0	0000 0x00
FB1h	T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	SOSCEN	T3SYNC	RD16	TMR3ON	0000 0000
FB2h	TMR3L	Timer3 Regis	ter Low Byte	•	•			•	•	XXXX XXXX
FB3h	TMR3H	Timer3 Regis	ter High Byte							XXXX XXXX
FB4h	CMSTAT	CMP3OUT	CMP2OUT	CMP10UT	_	—	_	_	_	111
FB5h	CVRCON	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	0000 0000
FB6h	PIE4	CCP10IE <sup>(3)</sup>	CCP9IE <sup>(3)</sup>	CCP8IE	CCP7IE <sup>(3)</sup>	CCP6IE	CCP5IE	CCP4IE	CCP3IE	0000 0000
FB7h	PIR4	CCP10IF <sup>(3)</sup>	CCP9IF <sup>(3)</sup>	CCP8IF	CCP7IF <sup>(3)</sup>	CCP6IF	CCP5IF	CCP4IF	CCP3IF	0000 0000
FB8h	IPR4	CCP10IP <sup>(3)</sup>	CCP9IP <sup>(3)</sup>	CCP8IP	CCP7IP <sup>(3)</sup>	CCP6IP	CCP5IP	CCP4IP	CCP3IP	1111 1111
FB9h	PIE5	TMR7GIE <sup>(3)</sup>	TMR12IE <sup>(3)</sup>	TMR10IE <sup>(3)</sup>	TMR8IE	TMR7IE <sup>(3)</sup>	TMR6IE	TMR5IE	TMR4IE	0000 0000
FBAh	PIR5	TMR7GIF <sup>(3)</sup>	TMR12IF <sup>(3)</sup>	TMR10IF <sup>(3)</sup>	TMR8IF	TMR7IF <sup>(3)</sup>	TMR6IF	TMR5IF	TMR4IF	0000 0000
FBBh	CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000
FBCh	CCPR1L	Capture/Com	pare/PWM R	egister 1 Low	Byte					XXXX XXXX
FBDh	CCPR1H	Capture/Com	pare/PWM R	egister 1 High	Byte					XXXX XXXX
FBEh	ECCP1DEL	P1RSEN	P1DC6	P1DC5	P1DC4	P1DC3	P1DC2	P1DC1	P1DC0	0000 0000
FBFh	ECCP1AS	ECCP1ASE	ECCP1AS2	ECCP1AS1	ECCP1AS0	PSS1AC1	PSS1AC0	PSS1BD1	PSS1BD0	0000 0000
FC0h	ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000
FC1h	ADCON1	TRIGSEL1	TRIGSEL0	VCFG1	VCFG0	VNCFG	CHSN2	CHSN1	CHSN0	0000 0000
FC2h	ADCON0		CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	-000 0000
FC3h	ADRESL	A/D Result Register Low Byte								
FC4h	ADRESH	A/D Result Register Low Byte A/D Result Register High Byte								
FC5h	SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	XXXX XXXX
					CKP					0000 0000
FC6h	SSP1CON1	WCOL	SSPOV	SSPEN		SSPM3	SSPM2	SSPM1	SSPM0	0000 0000
FC7h	SSP1STAT	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 0000
FC8h	SSP1ADD	MSSP Address Register in I <sup>2</sup> C <sup>™</sup> Slave Mode. SSP1 Baud Rate Reload Register in I <sup>2</sup> C Master Mode MSSP Receive Buffer/Transmit Register								0000 0000
FC9h	SSP1BUF	MSSP Receiv		-		TOOLITOOO	THEREAL	TACKDO	TOOLDOO	XXXX XXXX
FCAh	T2CON	—		T2OUTPS2	12001PS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000
FCBh	PR2	Timer2 Perio								1111 1111
FCCh	TMR2	Timer2 Regis		1	1			1		0000 0000
FCDh	T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	T1SYNC	RD16	TMR10N	0000 0000
FCEh	TMR1L	Timer1 Regis	ter Low Byte							XXXX XXXX
FCFh	TMR1H	Timer1 Regis	ter High Byte	1	1			1	1	XXXX XXXX
FD0h	RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR	0111 11qq
FD1h	WDTCON	REGSLP	_	ULPLVL	SRETEN	_	ULPEN	ULPSINK	SWDTEN	0-x0 -000
FD2h	IPR5	TMR7GIP <sup>(3)</sup>	TMR12IP <sup>(3)</sup>	TMR101 <sup>(3)</sup> P	TMR8IP	TMR7IP <sup>(3)</sup>	TMR6IP	TMR5IP	TMR4IP	1111 1111
FD3h	OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	HFIOFS	SCS1	SCS0	0110 q000
FD4h	SPBRGH1	USART1 Bau	id Rate Gene	rator High Byt	e					0000 0000
FD5h	T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	TOPS2	TOPS1	TOPS0	1111 1111
FD6h	TMR0L	Timer0 Regis	ter Low Byte							XXXX XXXX
FD7h	TMR0H	Timer0 Regis	ter High Byte							0000 0000
FD8h	STATUS	_	—	_	N	OV	Z	DC	С	x xxxx
FD9h	FSR2L	Indirect Data	Memory Add	ress Pointer 2	Low Byte					XXXX XXXX
FDAh	FSR2H	_	—	—	—	Indirect Data	Memory Add	ress Pointer 2	High Byte	xxxx
FDBh	PLUSW2		s of FSR2 to a 2 offset by W	address data i	memory – valu	ue of FSR2 pro	e-incremented	l (not a physic	al register) –	
FDCh	PREINC2			address data	memory - val	ue of FSR2 pr	eincremente	ed (not a phys	ical register)	
FDDh	POSTDEC2	Uses contents of FSR2 to address data memory – value of FSR2 preincremented (not a physical register) Uses contents of FSR2 to address data memory – value of FSR2 post-decremented (not a physical register)								
	POSTINC2		Ises contents of FSR2 to address data memory – value of FSR2 post-decremented (not a physical register) Ises contents of FSR2 to address data memory – value of FSR2 post-incremented (not a physical register)							

#### TABLE 6-2: PIC18F87K90 FAMILY REGISTER FILE SUMMARY (CONTINUED)

Note 1: This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.

2: Unimplemented in 64-pin devices (PIC18F6XK90).

Address	File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR
FDFh	INDF2	Uses content	ts of FSR2 to	address data	memory - val	ue of FSR2 no	ot changed (n	ot a physical r	egister)	
FE0h	BSR	_	_	_	_	Bank Select	Register			0000
FE1h	FSR1L	Indirect Data	Memory Add	ress Pointer 1	Low Byte					xxxx xxxx
FE2h	FSR1H	_	_	_	_	Indirect Data	Memory Add	ress Pointer 1	High Byte	xxxx
FE3h	PLUSW1		ts of FSR1 to 1 offset by W		memory – valı	ue of FSR1 pre	e-incremented	d (not a physic	al register) –	
FE4h	PREINC1	Uses content	ts of FSR1 to	address data	memory – val	ue of FSR1 pr	e-incremente	d (not a physi	cal register)	
FE5h	POSTDEC1	Uses content	ts of FSR1 to	address data	memory - val	ue of FSR1 po	ost-decrement	ted (not a phy	sical register)	
FE6h	POSTINC1	Uses content	es contents of FSR1 to address data memory - value of FSR1 post-incremented (not a physical register							
FE7h	INDF1	Uses content	es contents of FSR1 to address data memory – value of FSR1 not changed (not a physical register)							
FE8h	WREG	Working Reg	prking Register							xxxx xxxx
FE9h	FSR0L	Indirect Data	ndirect Data Memory Address Pointer 0 Low Byte							xxxx xxxx
FEAh	FSR0H	_	— — — Indirect Data Memory Address Pointer 0 High Byte							xxxx
FEBh	PLUSW0		Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) – value of FSR0 offset by W							
FECh	PREINC0	Uses content	ts of FSR0 to	address data	memory - val	ue of FSR0 pr	e-incremente	d (not a physi	cal register)	
FEDh	POSTDEC0	Uses content	Uses contents of FSR0 to address data memory - value of FSR0 post-decremented (not a physical register)							
FEEh	POSTINC0	Uses content	Uses contents of FSR0 to address data memory - value of FSR0 post-incremented (not a physical register)							
FEFh	INDF0	Uses content	ts of FSR0 to	address data	memory - val	ue of FSR0 no	ot changed (n	ot a physical r	egister)	
FF0h	INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000
FF1h	INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111
FF2h	INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x
FF3h	PRODL	Product Reg	ister Low Byte	•						XXXX XXXX
FF4h	PRODH	Product Reg	ister High Byte	Э						xxxxxxxx
FF5h	TABLAT	Program Mei	mory Table La	itch						0000 0000
FF6h	TBLPTRL	Program Mer	mory Table Po	ointer Low Byt	e (TBLPTR<7	:0>)				0000 0000
FF7h	TBLPTRH	Program Mei	mory Table Po	ointer High By	te (TBLPTR<	15:8>)				0000 0000
FF8h	TBLPTRU	_	—	bit 21	Program Me	mory Table Po	inter Upper B	yte (TBLPTR	<20:16>)	00 0000
FF9h	PCL	PC Low Byte	(PC<7:0>)							0000 0000
FFAh	PCLATH	Holding Regi	ster for PC<1	5:8>						0000 0000
FFBh	PCLATU	—	—	—	Holding Reg	ister for PC<2	0:16>			0 0000
FFCh	STKPTR	STKFUL	STKUNF	—	Return Stack	Pointer				uu-0 0000
FFDh	TOSL	Top-of-Stack	Low Byte (TC	)S<7:0>)						0000 0000
FFEh	TOSH	Top-of-Stack	Top-of-Stack High Byte (TOS<15:8>)							0000 0000
FFFh	TOSU	_	_	_	Top-of-Stack	Upper Byte (1	TOS<20:16>)			0 0000

### TABLE 6-2: PIC18F87K90 FAMILY REGISTER FILE SUMMARY (CONTINUED)

Note 1: This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.

2: Unimplemented in 64-pin devices (PIC18F6XK90).

### 6.3.5 STATUS REGISTER

The STATUS register, shown in Register 6-2, contains the arithmetic status of the ALU. The STATUS register can be the operand for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the write to these five bits is disabled.

These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will set the Z bit but leave the other bits unchanged. The STATUS register then reads back as '000u uluu'.

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions be used to alter the STATUS register because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions not affecting any Status bits, see the instruction set summaries in Table 29-2 and Table 29-3.

Note: The C and DC bits operate in subtraction, as borrow and digit borrow bits, respectively.

# REGISTER 6-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	N	OV	Z	DC <sup>(1)</sup>	C <sup>(2)</sup>
bit 7							bit 0
Legend:	labla bit	\// = \//ritabla	hit	II – Unimplon	contod hit roc	nd an (0'	
R = Read	e at POR	W = Writable '1' = Bit is set		U = Unimplen '0' = Bit is clea			0.4/0
	e al POR				areu	x = Bit is unkr	IOWII
bit 7-5	Unimplemer	nted: Read as '	0'				
bit 4	N: Negative	bit					
	This bit is use (ALU MSB = 1 = Result wa 0 = Result wa	1). as negative	rithmetic (2's co	omplement). It i	ndicates whet	her the result wa	as negative
bit 3	OV: Overflow	/ bit					
	which ca	uses the sign to occurred for si	bit (bit 7) to cha			overflow of the 7 )	-bit magnitude
bit 2		lt of an arithme It of an arithme		ration is zero ration is not zer	o		
bit 1	For ADDWF,	rry/Borrow bit <sup>(1</sup> ADDLW, SUBI	W and SUBWF				
bit 0		out from the 4t		of the result occ of the result	urred		
		ADDLW, SUBI	w and Subwf i	instructions:			
				it of the result o bit of the result			
Note 1:	For borrow, the p operand.	olarity is revers	ed. A subtracti	on is executed l	by adding the	2's complement	of the second
2:	For borrow, the p operand.	olarity is revers	ed. A subtracti	on is executed l	by adding the	2's complement	of the second

#### 6.4 Data Addressing Modes

Note:	The execution of some instructions in the
	core PIC18 instruction set are changed
	when the PIC18 extended instruction set is
	enabled. For more information, see
	Section 6.6 "Data Memory and the
	Extended Instruction Set".

While the program memory can be addressed in only one way, through the Program Counter, information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). For details on this mode's operation, see **Section 6.6.1 "Indexed Addressing with Literal Offset**".

# 6.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all. They either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples of this mode include SLEEP, RESET and DAW.

Other instructions work in a similar way, but require an additional explicit argument in the opcode. This method is known as the Literal Addressing mode because the instructions require some literal value as an argument. Examples of this include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

#### 6.4.2 DIRECT ADDRESSING

Direct Addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byte-oriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies the instruction's data source as either a register address in one of the banks of data RAM (see Section 6.3.3 "General Purpose Register File") or a location in the Access Bank (see Section 6.3.2 "Access Bank").

The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 6.3.1 "Bank Select Register") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit, 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction, either the target register is being operated on or the W register.

#### 6.4.3 INDIRECT ADDRESSING

Indirect Addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures such as tables and arrays in data memory.

The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code using loops, such as the example of clearing an entire RAM bank in Example 6-5. It also enables users to perform Indexed Addressing and other Stack Pointer operations for program memory in data memory.

#### EXAMPLE 6-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	BRA	NEXT	;	NO, clear next
CONTINU	UE		;	YES, continue

# 6.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers: FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.


Indirect Addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers. The operands

# FIGURE 6-8: INDIRECT ADDRESSING

are mapped in the SFR space, but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L.

Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.



#### 6.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value.

These operands are:

- POSTDEC Accesses the FSR value, then automatically decrements it by '1' afterwards
- POSTINC Accesses the FSR value, then automatically increments it by '1' afterwards
- PREINC Increments the FSR value by '1', then uses it in the operation
- PLUSW Adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value, offset by the value in the W register – with neither value actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair. Rollovers of the FSRnL register, from FFh to 00h, carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (for example, Z, N and OV bits).

The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

### 6.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations.

As a specific case, assume that the FSR0H:FSR0L registers contain FE7h, the address of INDF1. Attempts to read the value of the INDF1, using INDF0 as an operand, will return 00h. Attempts to write to INDF1, using INDF0 as the operand, will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair, but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, however, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution, so that they do not inadvertently change settings that might affect the operation of the device.

### 6.5 Program Memory and the Extended Instruction Set

The operation of program memory is unaffected by the use of the extended instruction set.

Enabling the extended instruction set adds five additional two-word commands to the existing PIC18 instruction set: ADDFSR, CALLW, MOVSF, MOVSS and SUBFSR. These instructions are executed as described in Section 6.2.4 "Two-Word Instructions".

# 6.6 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Using the Access Bank for many of the core PIC18 instructions introduces a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode. Inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.

#### 6.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset or the Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- Use of the Access Bank ('a' = 0)
- A file address argument that is less than or equal to 5Fh

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing) or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

#### 6.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit = 1) or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes, when the extended instruction set is enabled, is shown in Figure 6-9.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in Section 29.2.1 "Extended Instruction Syntax".

#### FIGURE 6-9: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

#### **EXAMPLE INSTRUCTION:** ADDWF, f, d, a (Opcode: 0010 01da ffff ffff)

#### When a = 0 and $f \ge 60h$ :

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM, between 060h and FFFh. This is the same as locations, F60h to FFFh (Bank 15), of data memory.

Locations below 060h are not available in this addressing mode.


#### When a = 0 and $f \le 5Fh$ :

The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.

Note that in this mode, the correct syntax is now: ADDWF [k], d where 'k' is the same as 'f'.

#### When a = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.



### 6.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE


The use of Indexed Literal Offset Addressing mode effectively changes how the lower part of Access RAM (00h to 5Fh) is mapped. Rather than containing just the contents of the bottom part of Bank 0, this mode maps the contents from Bank 0 and a user-defined "window" that can be located anywhere in the data memory space.

The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described. (See **Section 6.3.2 "Access Bank**".) An example of Access Bank remapping in this addressing mode is shown in Figure 6-10. Remapping the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit = 1) will continue to use Direct Addressing as before. Any Indirect or Indexed Addressing operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map.

# 6.6.4 BSR IN INDEXED LITERAL OFFSET MODE

Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing, using the BSR to select the data memory bank, operates in the same manner as previously described.

# FIGURE 6-10: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



NOTES:

# 7.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. For execution of a write to, or erasure of, program memory:

- Memory of 32 Kbytes and 64 Kbytes (PIC18FX5K90 and PIC18FX6K90 devices) – Blocks of 64 bytes
- Memory of 128 Kbytes (PIC18FX7K90 devices) Blocks of 128 bytes

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

### 7.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 7-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in Section 7.5 "Writing to Flash Program Memory". Figure 7-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.





FIGURE 7-1: TABLE READ OPERATION

## FIGURE 7-2: TABLE WRITE OPERATION



# 7.2 Control Registers

Several control registers are used in conjunction with the  ${\tt TBLRD}$  and  ${\tt TBLWT}$  instructions. These include the:

- · EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

### 7.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 7-1) is the control register for memory accesses. The EECON2 register, not a physical register, is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access is a program or data EEPROM memory access. When clear, any subsequent operations operate on the data EEPROM memory. When set, any subsequent operations operate on the program memory.

The CFGS control bit determines if the access is to the Configuration/Calibration registers or to program memory/data EEPROM memory. When set, subsequent operations operate on Configuration registers regardless of EEPGD (see Section 28.0 "Special Features of the CPU"). When clear, memory selection access is determined by EEPGD.

The FREE bit, when set, allows a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, allows a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is							
	read as '1'. This can indicate that a write							
	operation was prematurely terminated by							
	a Reset, or a write operation was							
	attempted improperly.							

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR6<4>) is set when the write is complete. It must be cleared in software.

#### REGISTER 7-1: EECON1: EEPROM CONTROL REGISTER 1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	—	FREE	WRERR <sup>(1)</sup>	WREN	WR	RD
bit 7							bit 0

Legend:	S = Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	EEPGD: Flash Program or Data EEPROM Memory Select bit
	<ol> <li>1 = Access Flash program memory</li> <li>0 = Access data EEPROM memory</li> </ol>
bit 6	CFGS: Flash Program/Data EEPROM or Configuration Select bit
	1 = Access Configuration registers
	0 = Access Flash program or data EEPROM memory
bit 5	Unimplemented: Read as '0'
bit 4	FREE: Flash Block Erase Enable bit
	1 = Erase the program memory row addressed by TBLPTR on the next WR command
	(cleared by completion of erase operation)
	0 = Perform write-only
bit 3	WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup>
	<ul> <li>1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation or an improper write attempt)</li> </ul>
	0 = The write operation completed
bit 2	WREN: Flash Program/Data EEPROM Write Enable bit
	1 = Allows write cycles to Flash program/data EEPROM
	0 = Inhibits write cycles to Flash program/data EEPROM
bit 1	WR: Write-Control bit
	<ul> <li>1 = Initiates a data EEPROM erase/write cycle, or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> </ul>
	0 = Write cycle to the EEPROM is complete
bit 0	RD: Read Control bit
	1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. The RD bit cannot be set when EEPGD = 1 or CFGS = 1.)
	0 = Does not initiate an EEPROM read

**Note 1:** When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

# 7.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

#### 7.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways, based on the table operation. These operations are shown in Table 7-1 and only affect the low-order 21 bits.

## 7.2.4 TABLE POINTER BOUNDARIES

The TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into the TABLAT.

When a TBLWT is executed, the six LSbs of the Table Pointer register (TBLPTR<5:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 16 MSbs of the TBLPTR (TBLPTR<21:6>) determine which program memory block of 64 bytes is written to. For more details, see Section 7.5 "Writing to Flash Program Memory".


When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 7-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

#### TABLE 7-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

#### FIGURE 7-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




### 7.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

The TBLPTR points to a byte address in program memory space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 7-4 shows the interface between the internal program memory and the TABLAT.

# FIGURE 7-4: READS FROM FLASH PROGRAM MEMORY



#### EXAMPLE 7-1: READING A FLASH PROGRAM MEMORY WORD

	BCF BSF MOVLW MOVWF MOVLW MOVWF	EECON1, CFGS EECON1, EEPGD CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH	; point to Flash program memory ; access Flash program memory ; Load TBLPTR with the base ; address of the word
	MOVLW MOVWF	CODE_ADDR_LOW TBLPTRL	
READ_WORD	MOVWI		
	TBLRD*+	F	; read into TABLAT and increment
	MOVF	TABLAT, W	; get data
	MOVWF	WORD_EVEN	
	TBLRD*+	F	; read into TABLAT and increment
	MOVF	TABLAT, W	; get data
	MOVF	WORD_ODD	

# 7.4 Erasing Flash Program Memory

The erase block is 32 words or 64 bytes for the PIC18FX5K90 and PIC18FX6K90 devices, and 64 words or 128 bytes for the PIC18FX7K90 devices. Word erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 or 128 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. The TBLPTR<5:0> bits are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

### 7.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load the Table Pointer register with the address of the row to be erased.
- 2. Set the EECON1 register for the erase operation:
  - · Set the EEPGD bit to point to program memory
  - Clear the CFGS bit to access program memory
  - · Set the WREN bit to enable writes
  - Set the FREE bit to enable the erase
- 3. Disable the interrupts.
- 4. Write 0x55 to EECON2.
- 5. Write 0xAA to EECON2.
- Set the WR bit. This begins the row erase cycle. The CPU will stall for the duration of the erase for TIW. (See Parameter D133A.)
- 7. Re-enable interrupts.

	MOVLW	CODE ADDR UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
ERASE_ROW			
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	0x55	
Sequence	MOVWF	EECON2	; write 55h
	MOVLW	0xAA	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

#### EXAMPLE 7-2: ERASING A FLASH PROGRAM MEMORY ROW

# 7.5 Writing to Flash Program Memory

The programming block is 32 words or 64 bytes for PIC18FX5K90 and PIC18FX6K90 devices, and 64 words or 128 bytes for PIC18FX7K90 devices. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers for PIC18FX5K90 and PIC18FX6K90 devices and 128 holding registers for PIC18FX7K90 used by the table writes for programming.


Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 or 128 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write.

The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write is terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets, and after write operations, is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 64 or 128 holding registers before executing a write operation.





#### 7.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read the 64 or 128 bytes into RAM.
- 2. Update the data values in RAM as necessary.
- 3. Load the Table Pointer register with the address being erased.
- 4. Execute the row erase procedure.
- 5. Load the Table Pointer register with the address of the first byte being written.
- 6. Write the 64 or 128 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
  - Set the EEPGD bit to point to program memory
  - Clear the CFGS bit to access program memory
  - Set WREN to enable byte writes
- 8. Disable the interrupts.

- 9. Write 0x55 to EECON2.
- 10. Write 0xAA to EECON2.
- Set the WR bit. This will begin the write cycle. The CPU will stall for the duration of the write for TIW. (See Parameter D133A.)
- 12. Re-enable the interrupts.
- 13. Verify the memory (table read).

An example of the required code is shown in Example 7-3.

Note:	Before setting the WR bit, the Table
	Pointer address needs to be within the
	intended address range of 64 or 128 bytes
	in the holding register.

Note: Self-write execution to Flash and EEPROM memory cannot be done while running in LP Oscillator mode (Low-Power mode). Therefore, executing a self-write will put the device into High-Power mode.

#### EXAMPLE 7-3: WRITING TO FLASH PROGRAM MEMORY

EXAMPLE 7-3:	WRI	TING TO FLASH PRO	GR	
	MOVLW	SIZE_OF_BLOCK	;	number of bytes in erase block
	MOVWF	COUNTER		-
	MOVLW	BUFFER_ADDR_HIGH	;	point to buffer
	MOVWF	FSR0H		-
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
	MOVLW	CODE_ADDR_UPPER	;	Load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the memory block
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
READ_BLOCK				
	TBLRD*+	F	;	read into TABLAT, and inc
	MOVF	TABLAT, W		get data
	MOVWF			store data
		COUNTER		done?
	BRA	READ_BLOCK	;	repeat
MODIFY_WORD				
	MOVLW	DATA_ADDR_HIGH	;	point to buffer
	MOVWF	FSR0H		
	MOVLW	DATA_ADDR_LOW		
	MOVWF	FSROL		undete buffen und
	MOVLW	NEW_DATA_LOW	'	update buffer word
	MOVWF	POSTINCO NEW_DATA_HIGH		
	MOVLW MOVWF	INDF0		
ERASE_BLOCK	MOVWE	INDFO		
ERASE_BLOCK	MOVLW	CODE_ADDR_UPPER	;	load TBLPTR with the base
	MOVER	TBLPTRU		address of the memory block
	MOVLW	CODE_ADDR_HIGH	,	dudiebb of the memory brock
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
	BSF	EECON1, EEPGD	;	point to Flash program memory
	BCF	EECON1, CFGS		access Flash program memory
	BSF	EECON1, WREN		enable write to memory
	BSF	EECON1, FREE	;	enable Row Erase operation
	BCF	INTCON, GIE	;	disable interrupts
	MOVLW	0x55		
Required	MOVWF	EECON2	;	write 55h
Sequence	MOVLW	0xAA		
	MOVWF	EECON2	;	write OAAh
	BSF	EECON1, WR		start erase (CPU stall)
	BSF	INTCON, GIE		re-enable interrupts
	TBLRD*-			dummy read decrement
	MOVLW	BUFFER_ADDR_HIGH	;	point to buffer
	MOVWF	FSR0H		
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
WRITE_BUFFER_E				
	MOVLW	SIZE_OF_BLOCK	;	number of bytes in holding register
	MOVWF	COUNTER		
WRITE_BYTE_TO_	_HREGS MOVFF	DOGUTNOO MDEO		get low byte of buffer data
	MOVFF	POSTINCO, WREG TABLAT		present data to table latch
	MOVWF TBLWT+*			write data, perform a short write
	,+1MTGT			to internal TBLWT holding register.
	DECESZ	COUNTER		loop until buffers are full
	GOTO	WRITE_BYTE_TO_HREGS	,	Toop anort parters are rart

#### EXAMPLE 7-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

PROGRAM_MEMORY	Ľ			
	BSF	EECON1,	EEPGD	; point to Flash program memory
	BCF	EECON1,	CFGS	; access Flash program memory
	BSF	EECON1,	WREN	; enable write to memory
	BCF	INTCON,	GIE	; disable interrupts
	MOVLW	0x55		
Required	MOVWF	EECON2		; write 55h
Sequence	MOVLW	0xAA		
	MOVWF	EECON2		; write OAAh
	BSF	EECON1,	WR	; start program (CPU stall)
	BSF	INTCON,	GIE	; re-enable interrupts
	BCF	EECON1,	WREN	; disable write to memory

#### 7.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

# 7.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

#### 7.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See **Section 28.0 "Special Features of the CPU"** for more details.

#### 7.6 Flash Program Operation During Code Protection

See Section 28.6 "Program Verification and Code Protection" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
TBLPTRU	—	—	bit 21 <sup>(1)</sup>	Program Me	emory Table I	Pointer Uppe	r Byte (TBLP	'TR<20:16>)	75
TBPLTRH	Program Me	emory Table	Pointer H	ligh Byte (TE	BLPTR<15:8	\$>)			75
TBLPTRL	Program Me	emory Table	Pointer L	ow Byte (TB	LPTR<7:0>	)			75
TABLAT	Program Me	emory Table	Latch						75
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	75
EECON2	EEPROM Control Register 2 (not a physical register)						79		
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	79
IPR6	—	—	—	EEIP	—	CMP3IP	CMP2IP	CMP1IP	77
PIR6	_	_	_	EEIF	_	CMP3IF	CMP2IF	CMP1IF	77
PIE6	_	_	_	EEIE	_	CMP3IE	CMP2IE	CMP1IE	80

#### TABLE 7-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

**Note 1:** Bit 21 of TBLPTRU allows access to the device Configuration bits.

NOTES:

# 8.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. The PIC18F87K90 family of devices has a 1024-byte data EEPROM. It is not directly mapped in either the register file or program memory space, but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Five SFRs are used to read and write to the data EEPROM, as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR
- EEADRH

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADRH:EEADR register pair holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature, as well as from chip-to-chip. Please refer to Parameter D122 (Table 31-1 in Section 31.0 "Electrical Characteristics") for exact limits.

# 8.1 EEADR and EEADRH Registers

The EEADRH:EEADR register pair is used to address the data EEPROM for read and write operations. EEADRH holds the two MSbs of the address; the upper 6 bits are ignored. The 10-bit range of the pair can address a memory range of 1024 bytes (00h to 3FFh).

## 8.2 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 8-1) is the control register for data and program memory access. Control bit, EEPGD, determines if the access will be to program memory or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit, CFGS, determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set, and cleared, when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is								
	read as '1'. This can indicate that a write								
	operation was prematurely terminated by								
	a Reset, or a write operation was								
	attempted improperly.								

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note:	The EEIF interrupt flag bit (PIR6<4>) is
	set when the write is complete. It must be
	cleared in software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 7.1 "Table Reads and Table Writes"** regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0			
EEPGD	CFGS		FREE	WRERR <sup>(1)</sup>	WREN	WR	RD			
bit 7	•		•	•	•	•	bit (			
Legend:		S = Settable t	vit							
R = Readable	e hit	W = Writable		II = I Inimpler	mented bit, read	1 as 'O'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr				
	TOR				areu					
bit 7	EEPGD: Fla	ash Program or E	ata EEPRO	M Memory Sele	ect bit					
		Flash program n		5						
	0 = Access	data EEPROM n	nemory							
bit 6	CFGS: Flas	h Program/Data	EEPROM or	Configuration S	Select bit					
		= Access Configuration registers								
	0 = Access Flash program or data EEPROM memory									
bit 5	Unimplemented: Read as '0'									
bit 4	FREE: Flash Row Erase Enable bit									
	<ul> <li>1 = Erase the program memory row addressed by the TBLPTR on the next WR command (cleared by completion of an erase operation)</li> </ul>									
	0 = Perforn	•		porudony						
bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit <sup>(1)</sup>										
	1 = A write	= A write operation is prematurely terminated (any Reset during self-timed programming in normal								
	operation or an improper write attempt) 0 = The write operation completed									
			•							
bit 2 WREN: Flash Program/Data EEPROM Write Enable bit										
		<ul> <li>1 = Allows write cycles to Flash program/data EEPROM</li> <li>0 = Inhibits write cycles to Flash program/data EEPROM</li> </ul>								
bit 1	WR: Write-0	•	lash program		VI					
			l erase/write	cycle or a prog	ram memory er	ase cycle or wri	te cvcle			
	1 = Initiates a data EEPROM erase/write cycle, or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once the write is complete. The									
		can only be set (								
		ycle to the EEPR	OM is compl	ete						
bit 0	RD: Read C									
		an EEPROM re not cleared) in s								
		ot initiate an EEF					<b>∪</b> = ⊥.)			

#### REGISTER 8-1: EECON1: DATA EEPROM CONTROL REGISTER 1

**Note 1:** When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

### 8.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADRH:EEADR register pair, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). After one cycle, the data is available in the EEDATA register; therefore, it can be read after one NOP instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation). The basic process is shown in Example 8-1.

### 8.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADRH:EEADR register pair and the data written to the EEDATA register. The sequence in Example 8-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 0x55 to EECON2, write 0xAA to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code

EXAMPLE 8-1: DATA EEPROM READ

execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADRH:EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

# 8.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

Note: Self-write execution to Flash and EEPROM memory cannot be done while running in LP Oscillator mode (Low-Power mode). Therefore, executing a self-write will put the device into High-Power mode.

MOVLW DATA_EE_ADI MOVWF EEADRH MOVLW DATA_EE_ADI	; Upper bits of Data Memory Address to read
MOVWF EEADR	; Lower bits of Data Memory Address to read
BCF EECON1, EEF BCF EECON1, CFC	*
BSF EECON1, RD NOP	; EEPROM Read
MOVF EEDATA, W	; W = EEDATA

#### EXAMPLE 8-2: DATA EEPROM WRITE

	MOVLW	DATA_EE_ADDRH	;
	MOVWF	EEADRH	; Upper bits of Data Memory Address to write
	MOVLW	DATA_EE_ADDR	i
	MOVWF	EEADR	; Lower bits of Data Memory Address to write
	MOVLW	DATA_EE_DATA	i
	MOVWF	EEDATA	; Data Memory Value to write
	BCF	EECON1, EEPGD	; Point to DATA memory
	BCF	EECON1, CFGS	; Access EEPROM
	BSF	EECON1, WREN	; Enable writes
	BCF	INTCON, GIE	; Disable Interrupts
	MOVLW	0x55	;
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	0xAA	;
	MOVWF	EECON2	; Write OAAh
	BTFSC	EECON1, WR	; Wait for write to complete
	GOTO	\$-2	
	BSF	INTCON, GIE	; Enable Interrupts
			; User code execution
	BCF	EECON1, WREN	; Disable writes on write complete (EEIF set)

### 8.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in the Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to Section 28.0 "Special Features of the CPU" for additional information.

### 8.7 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, Parameter 33 in Section 31.3 "DC Characteristics: PIC18F87K90 Family (Industrial/Extended)").

The write initiate sequence, and the WREN bit together, help prevent an accidental write during brown-out, power glitch or software malfunction. The WREN bit is not cleared by hardware.

### 8.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than Specification D124. If this is the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 8-3.

Note: If data EEPROM is only used to store constants and/or data that changes often, an array refresh is likely not required. See Specification D124 in Table 31-1.

EXAMPLE 8-3: DATA EEPROM REFRESH ROUTINE
--

	CLRF	EEADR	; Start at address 0
	CLRF	EEADRH	;
	BCF	EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
LOOP			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	0x55	;
	MOVWF	EECON2	; Write 55h
	MOVLW	0xAA	i
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	LOOP	; Not zero, do it again
	INCFSZ	EEADRH, F	; Increment the high address
	BRA	LOOP	; Not zero, do it again
	BCF	,	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

TABLE 0-1: REGISTERS ASSOCIATED WITH DATA EEPROWI WEWORT	TABLE 8-1:	REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY
--	------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
EEADRH	—	—	—	—		—	EEPROM A Register Hig		79
EEADR	EEPROM Address Register Low Byte						80		
EEDATA	EEPROM Data Register						80		
EECON2	EEPROM Control Register 2 (not a physical register)						79		
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	79

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

# 9.0 8 x 8 HARDWARE MULTIPLIER

### 9.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows PIC18 devices to be used in many applications previously reserved for digital-signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 9-1.

### 9.2 Operation

Example 9-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 9-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

#### EXAMPLE 9-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1,	W	;	
MULWF	ARG2		;	ARG1 * ARG2 ->
			;	PRODH:PRODL

#### EXAMPLE 9-2: 8 x 8 SIGNED MULTIPLY ROLITINE

MOVF	ARG1, W		
MULWF	ARG2	; ARG1 * ARG2 ->	
		; PRODH:PRODL	
BTFSC	ARG2, SB	; Test Sign Bit	
SUBWF	PRODH, F	; PRODH = PRODH	
		; – ARG1	
MOVF	ARG2, W		
BTFSC	ARG1, SB	; Test Sign Bit	
SUBWF	PRODH, F	; PRODH = PRODH	
		; – ARG2	

		Program	Cycles		Tim	e	
Routine	Multiply Method	Memory (Words)	(Max)	@ 64 MHz	@ 48 MHz	@ 10 MHz	@ 4 MHz
	Without Hardware Multiply	13	69	4.3 μs	5.7 μs	27.6 μs	69 μs
8 x 8 Unsigned	Hardware Multiply	1	1	62.5 ns	83.3 ns	400 ns	1 μs
9 x 9 Signad	Without Hardware Multiply	33	91	5.6 μs	7.5 μs	36.4 μs	91 μs
8 x 8 Signed	Hardware Multiply	6	6	375 ns	500 ns	2.4 μs	6 μ <b>s</b>
16 x 16	Without Hardware Multiply	21	242	15.1 μs	20.1 μs	96.8 μs	242 μs
Unsigned	Hardware Multiply	28	28	1.7 μs	2.3 μs	11.2 μs	28 μs
16 x 16 Signad	Without Hardware Multiply	52	254	15.8 μs	21.2 μs	101.6 μs	254 μs
16 x 16 Signed	Hardware Multiply	35	40	2.5 μs	3.3 μs	16.0 μs	40 μs

#### TABLE 9-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

Example 9-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 9-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

#### EQUATION 9-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) + (ARG1H \bullet ARG2L \bullet 2^{8}) + $
		$(ARG1L \bullet ARG2H \bullet 2^8) +$ $(ARG1L \bullet ARG2L)$

### EXAMPLE 9-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	MOVF	ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L->
			; PRODH:PRODL
	MOVF	PRODL, W	i
	ADDWF		; Add cross
			; products
	ADDWFC	RES2, F	;
	CLRF		;
	ADDWFC	RES3, F	;

Example 9-4 shows the sequence to do a 16 x 16 signed multiply. Equation 9-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

#### EQUATION 9-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0	= ARG1H:ARG1L • ARG2H:ARG2L
	$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H \bullet 2^8) +$
	$(ARG1L \bullet ARG2L) +$
	$(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
	$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

#### EXAMPLE 9-4: 16 x 16 SIGNED MULTIPLY ROUTINE

			••	
MOV	F ARG11	L, W		
MUI	WF ARG21	_	;	ARG1L * ARG2L ->
			;	PRODH:PRODL
MOV	FF PRODE	H, RES1	;	
		L, RESO		
;				
MOV	VF ARG11	H. W		
	WF ARG2		;	ARG1H * ARG2H ->
				PRODH:PRODL
MOZ	FF PRODE	I. RES3		
		L, RES2		
;	11 11000	2, 11202	·	
MOV	VF ARG11	. W		
	JWF ARG21		;	ARG1L * ARG2H ->
		-		PRODH:PRODL
MOX	F PRODI	. w	;	
	WF RES1			Add cross
MOV				products
	WFC RES2	•	;	Products
CLF			;	
-	WFC RES3		;	
;	WFC RESS	, r	'	
		T 1.7		
		H, W	;	
MUL	JWF ARG21	-		ARG1H * ARG2L ->
MOT				PRODH:PRODL
MOV			;	Add cross
	WF RES1			
MOV				products
	WFC RES2	, F	;	
CLF		-	;	
	OWFC RES3	, F	;	
;				
				ARG2H:ARG2L neg?
BRA		_		no, check ARG1
		L, W	;	
	SWF RES2		;	
		H, W	;	
	SWFB RES3		;	
SIGN_				
	SS ARG11	H, 7	;	ARG1H:ARG1L neg?
BRA				no, done
MOV	VF ARG21	L, W	;	
	WF RES2		;	
		H, W	;	
SUE	SWFB RES3			
;				
CONT_	CODE			
:				

# 10.0 INTERRUPTS

Members of the PIC18F87K90 family of devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high-priority level or a low-priority level. The high-priority interrupt vector is at 0008h and the low-priority interrupt vector is at 0018h. High-priority interrupt events will interrupt any low-priority interrupts that may be in progress.

The registers for controlling interrupt operation are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB<sup>®</sup> IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit Indicating that an interrupt event occurred
- Enable bit Enabling program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit Specifying high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits that enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) and GIEH bit (INTCON<7>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate Global Interrupt Enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC<sup>®</sup> mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit that enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit that enables/disables all interrupt sources. All interrupts branch to address, 0008h, in Compatibility mode.

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High-priority interrupt sources can interrupt a low-priority interrupt. Low-priority interrupts are not processed while high-priority interrupts are in progress.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine (ISR), the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software, before re-enabling interrupts, to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used) that re-enables interrupts.

For external interrupt events, such as the INTx pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding enable bit or the GIE bit.

**Note:** Do not use the MOVFF instruction to modify any of the Interrupt Control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.





### 10.1 INTCON Registers

The INTCON registers are readable and writable registers that contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

### REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

GIE/GIEH         PEIE/GIEL         TMR0IE         INT0IE         RBIE         TMR0IF         INT0IF         RBIF <sup>(1)</sup> bit 7         bit 0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
bit 7 bit 0	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF <sup>(1)</sup>
	bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	GIE/GIEH: Global Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked interrupts 0 = Disables all interrupts When IPEN = 1:
	When IPEN = 1: 1 = Enables all high-priority interrupts 0 = Disables all interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit
	When IPEN = <u>0</u> :
	1 = Enables all unmasked peripheral interrupts
	0 = Disables all peripheral interrupts
	<u>When IPEN = 1:</u> 1 = Enables all low-priority peripheral interrupts
	0 = Disables all low-priority peripheral interrupts
bit 5	TMR0IE: TMR0 Overflow Interrupt Enable bit
	1 = Enables the TMR0 overflow interrupt
h:t 4	0 = Disables the TMR0 overflow interrupt
bit 4	INTOIE: INTO External Interrupt Enable bit 1 = Enables the INTO external interrupt
	0 = Disables the INTO external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit
	1 = Enables the RB port change interrupt
	0 = Disables the RB port change interrupt
bit 2	TMR0IF: TMR0 Overflow Interrupt Flag bit
	<ul> <li>1 = TMR0 register has overflowed (must be cleared in software)</li> <li>0 = TMR0 register did not overflow</li> </ul>
bit 1	INTOIF: INTO External Interrupt Flag bit
	1 = The INT0 external interrupt occurred (must be cleared in software)
	0 = The INT0 external interrupt did not occur
bit 0	RBIF: RB Port Change Interrupt Flag bit <sup>(1)</sup>
	<ul> <li>1 = At least one of the RB&lt;7:4&gt; pins changed state (must be cleared in software)</li> <li>0 = None of the RB&lt;7:4&gt; pins have changed state</li> </ul>
Note 1:	A mismatch condition will continue to set this bit. Reading PORTB, and then waiting one additional instruction

cycle, will end the mismatch condition and allow the bit to be cleared.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP		
bit 7							bit		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown		
bit 7	RBPU: PORT	B Pull-up Enal	ole bit						
		B pull-ups are		lual TRIS regis	ter values				
bit 6	•	ternal Interrupt	-	•					
	1 = Interrupt	on rising edge on falling edge	·						
bit 5	INTEDG1: External Interrupt 1 Edge Select bit								
	1 = Interrupt	on rising edge on falling edge	090 00.00						
bit 4		ternal Interrupt	2 Edge Select	t bit					
	•	on rising edge on falling edge							
bit 3	INTEDG3: External Interrupt 3 Edge Select bit								
		on rising edge on falling edge							
bit 2	-	R0 Overflow Int	errupt Priority	bit					
	1 = High prio 0 = Low prior	•							
bit 1	•	External Interr	upt Priority bit						
	1 = High prio 0 = Low prior	rity	. ,						
bit 0		rt Change Inter	rupt Priority bit						
	1 = High prio 0 = Low prior								

#### REGISTER 10-2: INTCON2: INTERRUPT CONTROL REGISTER 2

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### REGISTER 10-3: INTCON3: INTERRUPT CONTROL REGISTER 3

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF
bit 7							bit
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 7	1 = High prio		upt Priority bit				
bit 6	0 = Low prior INT1IP: INT1 1 = High prio 0 = Low prior	External Interr	upt Priority bit				
bit 5	INT3IE: INT3 1 = Enables 1	External Interr the INT3 extern the INT3 extern	nal interrupt				
bit 4	1 = Enables	External Interr the INT2 extern the INT2 exter	nal interrupt				
bit 3	1 = Enables	External Interr the INT1 extern the INT1 exter	nal interrupt				
bit 2	1 = The INT3	External Interr external interr external interr	rupt occurred (	must be cleare	d in software)		
bit 1	INT2IF: INT2 1 = The INT2	External Interr	upt Flag bit upt occurred (	must be cleare	d in software)		
bit 0	INT1IF: INT1 1 = The INT1	External Interr	upt Flag bit upt occurred (	must be cleare	d in software)		
Note:	Interrupt flag bits enable bit or the 0 are clear prior to	Blobal Interrupt	Enable bit. Us	er software sho	ould ensure the	e appropriate int	

### 10.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Request (Flag) registers (PIR1 through PIR6).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
  - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

#### REGISTER 10-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	Unimplemented: Read as '0'
bit 6	ADIF: A/D Converter Interrupt Flag bit
	<ul> <li>1 = An A/D conversion completed (must be cleared in software)</li> <li>0 = The A/D conversion is not complete</li> </ul>
bit 5	RC1IF: EUSART Receive Interrupt Flag bit
	<ul> <li>1 = The EUSART receive buffer, RCREG1, is full (cleared when RCREG1 is read)</li> <li>0 = The EUSART receive buffer is empty</li> </ul>
bit 4	TX1IF: EUSART Transmit Interrupt Flag bit
	<ul> <li>1 = The EUSART transmit buffer, TXREG1, is empty (cleared when TXREG1 is written)</li> <li>0 = The EUSART transmit buffer is full</li> </ul>
bit 3	SSP1IF: Master Synchronous Serial Port Interrupt Flag bit
	<ul> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> </ul>
bit 2	TMR1GIF: Timer1 Gate Interrupt Flag bit
	<ul> <li>1 = Timer gate interrupt has occurred (must be cleared in software)</li> <li>0 = No timer gate interrupt has occurred</li> </ul>
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
	<ul> <li>1 = TMR2 to PR2 match has occurred (must be cleared in software)</li> <li>0 = No TMR2 to PR2 match has occurred</li> </ul>
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	<ul><li>1 = TMR1 register overflowed (must be cleared in software)</li><li>0 = TMR1 register did not overflow</li></ul>

# REGISTER 10-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIF	—	SSP2IF	BCL2IF	BCL1IF	HLVDIF	TMR3IF	TMR3GIF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	OSCFIF: Oscillator Fail Interrupt Flag bit
	<ul> <li>1 = Device oscillator failed, clock input has changed to INTOSC (must be cleared in software)</li> <li>0 = Device clock operating</li> </ul>
bit 6	Unimplemented: Read as '0'
bit 5	SSP2IF: Master Synchronous Serial Port Interrupt Flag bit
	<ul> <li>1 = The transmission/reception has been completed (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> </ul>
bit 4	BCL2IF: Bus Collision Interrupt Flag bit
	<ul><li>1 = A bus collision occurred (must be cleared in software)</li><li>0 = No bus collision occurred</li></ul>
bit 3	BCL1IF: Bus Collision Interrupt Flag bit
	<ul><li>1 = A bus collision occurred (must be cleared in software)</li><li>0 = No bus collision occurred</li></ul>
bit 2	HLVDIF: High/Low-Voltage Detect Interrupt Flag bit
	<ul> <li>1 = A high/low-voltage condition occurred (must be cleared in software)</li> <li>0 = The device voltage is above the regulator's low-voltage trip point</li> </ul>
bit 1	TMR3IF: TMR3 Overflow Interrupt Flag bit
	<ul><li>1 = TMR3 register overflowed (must be cleared in software)</li><li>0 = TMR3 register did not overflow</li></ul>
bit 0	<pre>TMR3GIF: TMR3 Gate Interrupt Flag bit 1 = Timer gate interrupt occurred (must be cleared in software) 0 = No timer gate interrupt occurred</pre>

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF		
bit 7							bit		
Legend:	- 1-:4		L :4			-l (0)			
R = Readabl		W = Writable '1' = Bit is set		U = Unimplen					
-n = Value at	PUR	"I" = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN		
bit 7	TMR5GIF: T	imer5 Gate Inte	rrupt Flag bit						
	•	ate interrupt occ	•	e cleared in soft	ware)				
		r gate interrupt o							
bit 6		Interrupt Flag b	-	• •		tatic mode is se	lected)		
		ta of all COMs is ta of all COMs is			oftware)				
bit 5		ART Receive In							
		SART receive b			when RCRE	G2 is read)			
		SART receive b				,			
bit 4		ART Transmit In	• •						
		SART transmit b SART transmit b		2, is empty (clea	ared when TX	REG2 is written	)		
bit 3									
DIL 3	CTMUIF: CTMU Interrupt Flag bit 1 = CTMU interrupt occurred (must be cleared in software)								
		1U interrupt occu			•)				
bit 2	CCP2IF: EC	CP2 Interrupt F	ag bit						
	Capture mod				<i>e</i> ,				
	0 = No TMF	register capture R register captur		st be cleared in	software)				
	Compare mo								
		register compare R register compa			ared in soltwa	are)			
	PWM mode:	•							
	Unused in th	is mode.							
bit 1	CCP1IF: EC	CP1 Interrupt F	ag bit						
	Capture mod		occurred (mu	at he alcored in	ooffwara)				
		register capture R register capture		st be cleared in	sollwale)				
	Compare mo	•							
		register compare R register compa			eared in softwa	are)			
	<u>PWM mode:</u> Unused in th								
bit 0		CC Interrupt Fla	ig bit						
		nterrupt occurre	-	ared in software	e)				
		C interrupt occu			-				

### REGISTER 10-6: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3

#### REGISTER 10-7: PIR4: PERIPHERAL INTERRUPT FLAG REGISTER 4

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CCP10IF <sup>(1)</sup>	CCP9IF <sup>(1)</sup>	CCP8IF	CCP7IF	CCP6IF	CCP5IF	CCP4IF	CCP3IF
bit 7				•			bit 0
Legend:							
R = Readable b	pit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 0	Capture Mode 1 = A TMR re 0 = No TMR re Compare Mode 1 = A TMR re 0 = No TMR re 0 = No TMR re Not used in PV CCP3IF: ECC Capture Mode 1 = A TMR re 0 = No TMR re 1 = A TMR re	egister capture register captur egister compar- register compar- WM mode. CP3 Interrupt F egister capture register captur egister compar- register compar-	occurred (mu e occurred e match occur re match occu ag bits occurred (mu e occurred	st be cleared in rred (must be c urred st be cleared in rred (must be c	leared in softwa		

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR7GIF <sup>(1)</sup>	TMR12IF <sup>(1)</sup>	TMR10IF <sup>(1)</sup>	TMR8IF	TMR7IF <sup>(1)</sup>	TMR6IF	TMR5IF	TMR4IF
bit 7							bit
Legend:	- :4		:4			-l (0)	
R = Readable		W = Writable b	lt	U = Unimplem			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	TMR7GIF: TM	IR7 Gate Interr	upt Flag bits	(1)			
	Ų	e interrupt occur gate interrupt o	`	e cleared in soft	ware)		
bit 6	TMR12IF: TM	IR12 to PR12 M	latch Interrup	ot Flag bit <sup>(1)</sup>			
		PR12 match o 2 to PR12 mate	,	st be cleared in	software)		
bit 5	TMR10IF: TM	IR10 to PR10 M	latch Interrup	ot Flag bit <sup>(1)</sup>			
		o PR10 match o 0 to PR10 mate	· ·	st be cleared in	software)		
bit 4	TMR8IF: TMF	R8 to PR8 Matcl	n Interrupt Fl	ag bit			
		PR8 match occ 8 to PR8 match	<b>`</b>	be cleared in sc	ftware)		
bit 3	TMR7IF: TMF	R7 Overflow Inte	errupt Flag bi	t <sup>(1)</sup>			
		gister overflowe gister did not ov	•	leared in softwa	ıre)		
bit 2	TMR6IF: TMF	R6 to PR6 Matcl	n Interrupt Fl	ag bit			
		PR6 match occ to PR6 match		be cleared in sc	ftware)		
bit 1	TMR5IF: TMF	R5 Overflow Inte	errupt Flag bi	t			
		gister overflowe gister did not ov		leared in softwa	ıre)		
bit 0	TMR4IF: TMF	R4 to PR4 Matcl	n Interrupt Fl	ag bit			
		PR4 match occ	urred (must	•	ftware)		

#### REGISTER 10-8: PIR5: PERIPHERAL INTERRUPT FLAG REGISTER 5

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

### REGISTER 10-9: PIR6: PERIPHERAL INTERRUPT FLAG REGISTER 6

U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	EEIF	—	CMP3IF	CMP2IF	CMP1IF
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as '0'
bit 4	EEIF: Data EEDATA/Flash Write Operation Interrupt Flag bit
	<ul> <li>1 = The write operation is complete (must be cleared in software)</li> <li>0 = The write operation is not complete, or has not been started</li> </ul>
bit 3	Unimplemented: Read as '0'
bit 2	CMP3IF: CMP3 Interrupt Flag bit
	<ul><li>1 = CMP3 interrupt occurred (must be cleared in software)</li><li>0 = No CMP3 interrupt occurred</li></ul>
bit 1	CMP2IF: CMP2 Interrupt Flag bit
	<ul> <li>1 = CMP2 interrupt occurred (must be cleared in software)</li> <li>0 = No CMP2 interrupt occurred</li> </ul>
bit 0	CMP1IF: CM1 Interrupt Flag bit
	<ul><li>1 = CMP1 interrupt occurred (must be cleared in software)</li><li>0 = No CMP1 interrupt occurred</li></ul>

### 10.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Enable registers (PIE1 through PIE6). When IPEN (RCON<7>) = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

#### REGISTER 10-10: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE
bit 7							bit
Legend:							
R = Readal	ole bit	W = Writable b	pit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	Unimplemer	nted: Read as '0	,				
bit 6	ADIE: A/D C	onverter Interrup	ot Enable bit				
		the A/D interrup					
6.4 <i>F</i>		the A/D interrup		L.14			
bit 5		ART Receive Int	•				
		the EUSART rea the EUSART re					
bit 4		ART Transmit In					
		the EUSART tra	•				
	0 = Disables	the EUSART tra	ansmit interrup	ot			
bit 3	SSP1IE: Mas	ster Synchronou	s Serial Port I	nterrupt Enable	e bit		
		the MSSP interr	•				
L:1 0		the MSSP inter	•	L			
bit 2	1 = Enables 1	MR1 Gate Interr	upt Enable bil	[			
	0 = Disables	0					
bit 1		R2 to PR2 Matc	h Interrupt En	able bit			
		the TMR2 to PR	•				
	0 = Disables	the TMR2 to PF	2 match inter	rupt			
bit 0		R1 Overflow Inte		bit			
		the TMR1 overfl					
	0 = Disables	the TMR1 overf	iow interrupt				

### REGISTER 10-11: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIE		SSP2IE	BCL2IE	BCL1IE	HLVDIE	TMR3IE	TMR3GIE
bit 7		•					bit 0
Legend:							
R = Readable	e bit	W = Writable			nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown
bit 7	<b>OSCFIE:</b> Osc 1 = Enabled 0 = Disabled	illator Fail Inter	rupt Enable bi	t			
bit 6		ted: Read as '0	)'				
bit 5	1 = Enables	ter Synchronou the MSSP inter the MSSP inter	rupt	2 Interrupt Enab	le bit		
bit 4	1 = Enables	Collision Interr the bus collision the bus collision	n interrupt				
bit 3	BCL1IE: Bus 1 = Enabled 0 = Disabled	Collision Interr	upt Enable bit				
bit 2	HLVDIE: High 1 = Enabled 0 = Disabled	n/Low-Voltage [	Detect Interrup	t Enable bit			
bit 1	TMR3IE: TMF 1 = Enabled 0 = Disabled	R3 Overflow Int	errupt Enable	bit			
bit 0	TMR3GIE: Tin 1 = Enabled 0 = Disabled	mer3 Gate Inte	rrupt Enable b	it			

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR5GIE	LCDIE <sup>(1)</sup>	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE
bit 7		•				•	bit 0
Legend:							
R = Readable		W = Writable	oit	U = Unimplem			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	<b>TMR5GIE:</b> Tir	ner5 Gate Inter	rupt Enable bit				
	0 = Disabled						
bit 6	LCDIE: LCD I	nterrupt Enable	bit <sup>(1)</sup>				
	1 = Enabled 0 = Disabled						
bit 5	RC2IE: AUSA	ART Receive In	terrupt Enable	bit			
	1 = Enabled 0 = Disabled						
bit 4	TX2IE: AUSA	RT Transmit In	terrupt Enable	bit			
	1 = Enabled 0 = Disabled						
bit 3	CTMUIE: CTM	MU Interrupt Er	able bit				
	1 = Enabled						
1.11 O	0 = Disabled						
bit 2	1 = Enabled	CP2 Interrupt E	nable bit				
	1 = Disabled 0 = Disabled						
bit 1	CCP1IE: ECO	CP1 Interrupt E	nable bit				
	1 = Enabled 0 = Disabled						
bit 0	RTCCIE: RTC	CC Interrupt En	able bit				
	1 = Enabled 0 = Disabled						

#### REGISTER 10-12: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

Note 1: This bit is valid when the Type-B waveform with Non-Static mode is selected.

### REGISTER 10-13: PIE4: PERIPHERAL INTERRUPT ENABLE REGISTER 4

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CCP10IE <sup>(1)</sup>	CCP9IE <sup>(1)</sup>	CCP8IE	CCP7IE	CCP6IE	CCP5IE	CCP4IE	CCP3IE
bit 7				•		•	bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
•							

bit 7-0

CCP10IE:CCP3IE: CCP<10:3> Interrupt Enable bits<sup>(1)</sup>

1 = Enabled

0 = Disabled

Note 1: CCP10IE and CCP9IE are unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
TMR7GIE <sup>(1)</sup>	TMR12IE <sup>(1)</sup>	TMR10IE <sup>(1)</sup>	TMR8IE	TMR7IE <sup>(1)</sup>	TMR6IE	TMR5IE	TMR4IE			
bit 7							bit (			
Legend:										
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 7	TMR7GIE: TMR7 Gate Interrupt Enable bit <sup>(1)</sup>									
	1 = Enabled									
hit G	0 = Disabled									
bit 6	<b>TMR12IE:</b> TMR12 to PR12 Match Interrupt Enable bit <sup>(1)</sup> 1 = Enables the TMR12 to PR12 match interrupt									
	0 =  Disables the TMR12 to PR12 match interrupt									
bit 5	<b>TMR10IE:</b> TMR10 to PR10 Match Interrupt Enable bit <sup>(1)</sup>									
	1 = Enables the TMR10 to PR10 match interrupt									
	0 = Disables the TMR10 to PR10 match interrupt									
bit 4	TMR8IE: TMR8 to PR8 Match Interrupt Enable bit									
	1 = Enables the TMR8 to PR8 match interrupt									
bit 3	0 = Disables the TMR8 to PR8 match interrupt									
	TMR7IE: TMR7 Overflow Interrupt Enable bit <sup>(1)</sup>									
	<ul> <li>1 = Enables the TMR7 overflow interrupt</li> <li>0 = Disables the TMR7 overflow interrupt</li> </ul>									
bit 2	<b>TMR6IE:</b> TMR6 to PR6 Match Interrupt Enable bit									
	1 = Enables the TMR6 to PR6 match interrupt									
	0 = Disables the TMR6 to PR6 match interrupt									
bit 1	TMR5IE: TMR5 Overflow Interrupt Enable bit									
	1 = Enables the TMR5 overflow interrupt									
	0 = Disables the TMR5 overflow interrupt									
bit 0	TMR4IE: TMR4 to PR4 Match Interrupt Enable bit									
	<ul> <li>1 = Enables the TMR4 to PR4 match interrupt</li> <li>0 = Disables the TMR4 to PR4 match interrupt</li> </ul>									
				lenupi						

### REGISTER 10-14: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
_	—	_	EEIE		CMP3IE	CMP2IE	CMP1IE				
bit 7							bit 0				
Legend:											
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 7-5	Unimplemen	Unimplemented: Read as '0'									
bit 4	EEIE: Data E	EEIE: Data EEDATA/Flash Write Operation Enable bit									
		1 = Interrupt is enabled									
	0 = interrupt										
bit 3	Unimplemen	Unimplemented: Read as '0'									
bit 2	CMP3IE: CM	CMP3IE: CMP3 Enable bit									
	•	is disabled									
bit 1	CMP2E: CMF	CMP2E: CMP2 Enable bit									
		t is enabled									
	-	is disabled									
bit 0	CMP1IE: CM	P1 Enable bit									

#### REGISTER 10-15: PIE6: PERIPHERAL INTERRUPT ENABLE REGISTER 6

1 = Interrupt is enabled

0 = interrupt is disabled

## 10.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are six Peripheral Interrupt Priority registers (IPR1 through IPR6). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit (RCON<7>) be set.

#### REGISTER 10-16: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6	ADIP: A/D Converter Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 5	RC1IP: EUSART Receive Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 4	TX1IP: EUSART Transmit Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 3	SSP1IP: Master Synchronous Serial Port Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 2	TMR1GIP: Timer1 Gate Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 1	TMR2IP: TMR2 to PR2 Match Interrupt Priority bit
	1 = High priority
	0 = Low priority
bit 0	TMR1IP: TMR1 Overflow Interrupt Priority bit
	1 = High priority
	0 = Low priority

R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
OSCFIP		SSP2IP	BCL2IP	BCL1IP	HLVDIP	TMR3IP	TMR3GIP			
bit 7		·		•			bit 0			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 7	OSCFIP: O	scillator Fail Inter	rupt Priority bi	it						
	1 = High pr 0 = Low pri									
bit 6	Unimpleme	ented: Read as '	)'							
bit 5	SSP2IP: Ma	SSP2IP: Master Synchronous Serial Port 2 Interrupt Priority bit								
	1 = High priority									
	0 = Low pri	-								
bit 4		IS Collision Interr	upt priority bit	(MSSP)						
	1 = High pr 0 = Low pri	•								
bit 3	•	BCL1IP: Bus Collision Interrupt Priority bit								
	1 = High priority									
	0 = Low pri	ority								
bit 2	HLVDIP: Hi	gh/Low-Voltage I	Detect Interrup	t Priority bit						
	1 = High pr									
L:1 4	0 = Low priority									
bit 1	<b>TMR3IP:</b> TMR3 Overflow Interrupt Priority bit 1 = High priority									
	1 = High pi 0 = Low pri	•								
bit 0	•	TMR3 Gate Inter	rupt Prioritv bi	t						
	1 = High pr		. ,							
	0 = Low pri	•								

### REGISTER 10-17: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

#### REGISTER 10-18: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

R/W-1	R/W-1	R-1	R-1	R/W-1	R/W-1	R/W-1	R/W-1		
TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP		
bit 7			I	-	I		bit (		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 7	TMR5GIP: Ti	mer5 Gate inte	rrupt Priority b	it					
	1 = High pric								
1.11.0	0 = Low prior	•					· · · · · · · · · · · · · · · · · · ·		
bit 6	1 = High pric		bit (valid whe	n the Type-B wa	iveform with N	on-Static mode	is selected)		
	1 = High pho0 = Low prio								
bit 5	•	ART Receive P	rioritv Flag bit						
	1 = High priority								
	0 = Low prio	rity							
bit 4	TX2IP: AUSA	ART Transmit Ir	terrupt Priority	y bit					
	1 = High price								
1.1.0	0 = Low prio	•							
bit 3		MU Interrupt Pr	iority dit						
	1 = High pric 0 = Low pric								
bit	-	CP2 Interrupt P	rioritv bit						
	1 = High price	•	,,						
	0 = Low prio	rity							
bit	CCP1IP: ECCP1 Interrupt Priority bit								
	1 = High price								
	0 = Low prio	•							
bit 0		CC Interrupt Pri	ority bit						
	1 = High pric 0 = Low pric	•							

#### REGISTER 10-19: IPR4: PERIPHERAL INTERRUPT PRIORITY REGISTER 4

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
CCP10IP <sup>(1)</sup>	CCP9IP <sup>(1)</sup>	CCP8IP	CCP7IP	CCP6IP	CCP5IP	CCP4IP	CCP3IP
bit 7							bit 0
Legend:							

Legenu.					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 CCP10IP:CCP3IP: CCP<10:3> Interrupt Priority bits<sup>(1)</sup>

- 1 = High priority
- 0 = Low priority

Note 1: CCP10IP and CCP9IP are unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

#### R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 TMR7GIP<sup>(1)</sup> TMR12IP<sup>(1)</sup> TMR10IP<sup>(1)</sup> TMR7IP<sup>(1)</sup> TMR8IP TMR6IP TMR5IP TMR4IP bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown TMR7GIP: TMR7 Gate Interrupt Priority bit<sup>(1)</sup> bit 7 1 = High priority 0 = Low priorityTMR12IP: TMR12 to PR12 Match Interrupt Priority bit<sup>(1)</sup> bit 6 1 = High priority 0 = Low priorityTMR10IP: TMR10 to PR10 Match Interrupt Priority bit<sup>(1)</sup> bit 5 1 = High priority 0 = Low priorityTMR8IP: TMR8 to PR8 Match Interrupt Priority bit bit 4 1 = High priority 0 = Low priorityTMR7IP: TMR7 Overflow Interrupt Priority bit<sup>(1)</sup> bit 3 1 = High priority 0 = Low priorityTMR6IP: TMR6 to PR6 Match Interrupt Priority bit bit 2

#### **REGISTER 10-20: IPR5: PERIPHERAL INTERRUPT PRIORITY REGISTER 5**

	1 = High priority 0 = Low priority
bit 1	TMR5IP: TMR5 Overflow Interrupt Priority bit
	<ul><li>1 = High priority</li><li>0 = Low priority</li></ul>
bit 0	<b>TMR4IP:</b> TMR4 to PR4 Match Interrupt Priority bit 1 = High priority 0 = Low priority

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

### REGISTER 10-21: IPR6: PERIPHERAL INTERRUPT PRIORITY REGISTER 6

U-0	U-0	U-0	R/W-1	U-0	R/W-1	R/W-1	R/W-1	
—	_		EEIP		CMP3IP	CMP2IP	CMP1IP	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7-5	Unimplemen	ted: Read as '	כ'					
bit 4	EEIP: EE Inte	errupt Priority bi	it					
	1 = High priority							
	0 = Low prior	rity						
bit 3	SBOREN: Re	ad as '0'						
bit 2	CMP3IP: CMI	P3 Interrupt Pri	ority bit					
	1 = High priority							
	0 = Low prior	rity						
bit 1	CMP2IP: CM	CMP2IP: CMP2 Interrupt Priority bit						
	1 = High priority							
	0 = Low prior	rity						
bit 0	CMP1IP: CM	P1 Interrupt Pri	ority bit					
	1 = High prio	rity						
	0 = Low prior	•						

### 10.5 RCON Register

The RCON register contains the bits used to determine the cause of the last Reset, or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).

### REGISTER 10-22: RCON: RESET CONTROL REGISTER

For details of bit operation, see Register 5-1.

**TO:** Watchdog Timer Time-out Flag bit For details of bit operation, see Register 5-1.

PD: Power-Down Detection Flag bit

**POR:** Power-on Reset Status bit

BOR: Brown-out Reset Status bit

R/W-0	R/W-1	R/W-1	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	SBOREN	CM	RI	TO	PD	POR	BOR
bit 7							bit 0

Legend:							
R = Readabl	e bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7	1 = Enable p	upt Priority Enable bit priority levels on interrupts priority levels on interrupts	(PIC16CXXX Compatibility r	node)			
bit 6	<u>If BOREN&lt;1</u> 1 = BOR is 0 0 = BOR is 0	enabled	、 · · ·				
bit 5	Bit is disabled and read as '0'. <b>CM</b> : Configuration Mismatch Flag bit 1 = A Configuration Mismatch Reset has not occurred 0 = A Configuration Mismatch Reset has occurred (must be subsequently set in software)						
bit 4 RI: RESET Instruction Flag bit							

bit 3

bit 2

bit 1

bit 0

### 10.6 INTx Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1, RB2/INT2 and RB3/INT3 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge. If that bit is clear, the trigger is on the falling edge.

When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxIE. Before re-enabling the interrupt, the flag bit (INTxIF) must be cleared in software in the Interrupt Service Routine.

All external interrupts (INT0, INT1, INT2 and INT3) can wake up the processor from the power-managed modes if bit, INTxIE, was set prior to going into the power-managed modes. If the Global Interrupt Enable bit (GIE) is set, the processor will branch to the interrupt vector following wake-up.

The interrupt priority for INT1, INT2 and INT3 is determined by the value contained in the Interrupt Priority bits, INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>).

There is no priority bit associated with INT0. It is always a high-priority interrupt source.

### 10.7 TMR0 Interrupt

In 8-bit mode (the default), an overflow in the TMR0 register (FFh  $\rightarrow$  00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh  $\rightarrow$  0000h) will set TMR0IF.

The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). For further details on the Timer0 module, see **Section 12.0 "Timer0 Module"**.

## 10.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>).

Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

## **10.9 Context Saving During Interrupts**

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the Fast Return Stack.

If a fast return from interrupt is not used (see **Section 6.3 "Data Memory Organization**"), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine (ISR). Depending on the user's application, other registers may also need to be saved.

Example 10-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

MOVWF MOVFF MOVFF ; ; USER	W_TEMP STATUS, STATUS_TEMP BSR, BSR_TEMP ISR CODE	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR_TMEP located anywhere
; MOVFF MOVF MOVFF	BSR_TEMP, BSR W_TEMP, W STATUS_TEMP, STATUS	; Restore BSR ; Restore WREG ; Restore STATUS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	75
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	75
PIR1		ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77
PIR2	OSCFIF		SSP2IF	BCL2IF	BCL1IF	HLVDIF	TMR3IF	TMR3GIF	77
PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77
PIR4	CCP10IF <sup>(1)</sup>	CCP9IF <sup>(1)</sup>	CCP8IF	CCP7IF	CCP6IF	CCP5IF	CCP4IF	CCP3IF	77
PIR5	TMR7GIF <sup>(1)</sup>	TMR12IF <sup>(1)</sup>	TMR10IF <sup>(1)</sup>	TMR8IF	TMR7IF <sup>(1)</sup>	TMR6IF	TMR5IF	TMR4IF	77
PIR6		_	_	EEIF	—	CMP3IF	CMP2IF	CMP1IF	77
PIE1		ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77
PIE2	OSCFIE	_	SSP2IE	BCL2IE	BCL1IE	HLVDIE	TMR3IE	TMR3GIE	77
PIE3	TMR5GIE	LCDIE	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE	77
PIE4	CCP10IE <sup>(1)</sup>	CCP9IE <sup>(1)</sup>	CCP8IE	CCP7IE	CCP6IE	CCP5IE	CCP4IE	CCP3IE	77
PIE5	TMR7GIE <sup>(1)</sup>	TMR12IE <sup>(1)</sup>	TMR10IE <sup>(1)</sup>	TMR8IE	TMR7IE <sup>(1)</sup>	TMR6IE	TMR5IE	TMR4IE	77
PIE6		_	_	EEIE	_	CMP3IE	CMP2IE	CMP1IE	80
IPR1		ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77
IPR2	OSCFIP	_	SSP2IP	BCL2IP	BCL1IP	HLVDIP	TMR3IP	TMR3GIP	77
IPR3	TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP	77
IPR4	CCP10IP <sup>(1)</sup>	CCP9IP <sup>(1)</sup>	CCP8IP	CCP7IP	CCP6IP	CCP5IP	CCP4IP	CCP3IP	77
IPR5	TMR7GIP <sup>(1)</sup>	TMR12IP <sup>(1)</sup>	TMR10IP <sup>(1)</sup>	TMR8IP	TMR7IP <sup>(1)</sup>	TMR6IP	TMR5IP	TMR4IP	76
IPR6	—	—	—	EEIP	—	CMP3IP	CMP2IP	CMP1IP	77
RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR	76

### TABLE 10-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: Shaded cells are not used by the interrupts.

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

## 11.0 I/O PORTS

Depending on the device selected and features enabled, there are up to nine ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three memory mapped registers for its operation:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (Output Latch register)


Reading the PORT register reads the current status of the pins, whereas writing to the PORT register writes to the Output Latch (LAT) register.

Setting a TRIS bit (= 1) makes the corresponding port pin an input (putting the corresponding output driver in a High-Impedance mode). Clearing a TRIS bit (= 0) makes the corresponding port pin an output (i.e., puts the contents of the corresponding LAT bit on the selected pin).

The Output Latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving. Read-modify-write operations on the LAT register, read and write the latched output value for the PORT register.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

### FIGURE 11-1: GENERIC I/O PORT OPERATION



## 11.1 I/O Port Pin Capabilities

When developing an application, the capabilities of the port pins must be considered. Outputs on some pins have higher output drive strength than others. Similarly, some pins can tolerate higher than VDD input levels.

All of the digital ports are 5.5V input tolerant. The analog ports have the same tolerance, having clamping diodes implemented internally.

## 11.1.1 PIN OUTPUT DRIVE

When used as digital I/O, the output pin drive strengths vary, according to the pins' grouping, to meet the needs for a variety of applications. In general, there are two classes of output pins, in terms of drive capability:

- Outputs designed to drive higher current loads, such as LEDs:
  - PORTA PORTB
  - PORTC
- Outputs with lower drive levels, but capable of driving normal digital circuit loads with a high input impedance. Also, able to drive LEDs, but only those with smaller current requirements:
  - PORTD PORTE
  - PORTF PORTG
  - PORTH<sup>(†)</sup> PORTJ<sup>(†)</sup>

† These ports are not available in 64-pin devices.

For more details, see "Absolute Maximum Ratings" in **Section 31.0 "Electrical Characteristics"**.

Regardless of its port, all output pins in LCD Segment or common-mode have sufficient output to directly drive a display.

## 11.1.2 PULL-UP CONFIGURATION

Four of the I/O ports (PORTB, PORTD, PORTE and PORTJ) implement configurable weak pull-ups on all pins. These are internal pull-ups that allow floating digital input signals to be pulled to a consistent level without the use of external resistors.

The pull-ups are enabled with a single bit for each of the ports: RBPU (INTCON2<7>) for PORTB, and RDPU, REPU and RJPU (PADCFG1<7:5>) for the other ports. By setting RDPU, REPU and RJPU, each of the pull-ups on these ports can be enabled. The pull-ups are disabled on a POR event.


## 11.1.3 OPEN-DRAIN OUTPUTS

The output pins for several peripherals are also equipped with a configurable, open-drain output option. This allows the peripherals to communicate with external digital logic, operating at a higher voltage level, without the use of level translators.

The open-drain option is implemented on port pins specifically associated with the data and clock outputs of the USARTs, the MSSP module (in SPI mode) and the CCP modules. This option is selectively enabled by setting the open-drain control bits in the registers: ODCON1, ODCON2 and ODCON3.

When the open-drain option is required, the output pin must also be tied through an external pull-up resistor provided by the user to a higher voltage level, up to 5V (Figure 11-2). When a digital logic high signal is output, it is pulled up to the higher voltage level.

#### FIGURE 11-2: USING THE OPEN-DRAIN OUTPUT (USART SHOWN AS EXAMPLE)



### REGISTER 11-1: ODCON1: PERIPHERAL OPEN-DRAIN CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0
SSP10D	CCP2OD	CCP10D	_	—	—	—	SSP2OD
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	SSP10D: SPI1 Open-Drain Output Enable bit
	1 = Open-drain capability is enabled
	0 = Open-drain capability is disabled
bit 6	CCP2OD: ECCP2 Open-Drain Output Enable bit
	<ol> <li>1 = Open-drain capability is enabled</li> </ol>
	0 = Open-drain capability is disabled
bit 5	CCP10D: ECCP1 Open-Drain Output Enable bit
	1 = Open-drain capability is enabled
	0 = Open-drain capability is disabled
bit 4-1	Unimplemented: Read as '0'
bit 0	SSP2OD: SPI2 Open-Drain Output Enable bit
	1 = Open-drain capability is enabled
	0 – Onen drein eenshility is dischlad

0 = Open-drain capability is disabled

#### REGISTER 11-2: ODCON2: PERIPHERAL OPEN-DRAIN CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
CCP100D <sup>(1)</sup>	CCP9OD <sup>(1)</sup>	CCP8OD	CCP7OD	CCP6OD	CCP5OD	CCP4OD	CCP3OD					
bit 7		L					bit C					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 7		CP10 Open-D	•	hable bit <sup>(1)</sup>								
	<ol> <li>1 = Open-drain capability is enabled</li> <li>0 = Open-drain capability is disabled</li> </ol>											
bit 6	•	, ,		ble bit(1)								
	<b>CCP9OD:</b> CCP9 Open-Drain Output Enable bit <sup>(1)</sup> 1 = Open-drain capability is enabled											
	0 = Open-drain capability is disabled											
bit 5	CCP8OD: CCP8 Open-Drain Output Enable bit											
	1 = Open-drain capability is enabled											
	0 = Open-drain capability is disabled											
bit 4		P7 Open-Drai		ole bit								
	<ul> <li>1 = Open-drain capability is enabled</li> <li>0 = Open-drain capability is disabled</li> </ul>											
bit 3	•	. ,		ole hit								
DIL J	<b>CCP6OD:</b> CCP6 Open-Drain Output Enable bit 1 = Open-drain capability is enabled											
	0 = Open-drain capability is disabled											
bit 2	CCP5OD: CC	P5 Open-Drai	n Output Enat	ole bit								
	1 = Open-drain capability is enabled											
	0 = Open-drain capability is disabled											
bit 1		P4 Open-Drai	•	ole bit								
	<ul> <li>1 = Open-drain capability is enabled</li> <li>0 = Open-drain capability is disabled</li> </ul>											
bit 0	•	CP3 Open-Dra		oblo bit								
		•										
	<ul> <li>1 = Open-drain capability is enabled</li> <li>0 = Open-drain capability is disabled</li> </ul>											

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

REGISTER 11-3:	ODCON3: PERIPHERAL OPEN-DRAIN CONTROL REGISTER 3
----------------	--

R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
U2OD	U10D		_	—	_	_	CTMUDS			
bit 7 bit										
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown			
bit 7	1 = Open-dra	RT2 Open-Dra ain capability is ain capability is	enabled	able bit						
bit 6	<pre>it 6 U1OD: EUSART1 Open-Drain Output Enable bit 1 = Open-drain capability is enabled 0 = Open-drain capability is disabled</pre>									
bit 5-1	Unimplemen	ted: Read as 'd	)'							
bit 0	CTMUDS: CT	MU Pulse Dela	ay Enable bit							
	<ul> <li>1 = Pulse delay input for CTMU is enabled on pin, RF1</li> <li>0 = Pulse delay input for CTMU is disabled on pin, RF1</li> </ul>									

#### 11.1.4 ANALOG AND DIGITAL PORTS

Many of the ports multiplex analog and digital functionality, providing a lot of flexibility for hardware designers. PIC18F87K90 family devices can make any analog pin, analog or digital, depending on an application's needs. The ports' analog/digital functionality is controlled by the registers: ANCON0, ANCON1 and ANCON2. Setting these registers makes the corresponding pins analog and clearing the registers makes the ports digital. For details on these registers, see Section 23.0 "12-Bit Analog-to-Digital Converter (A/D) Module".

## 11.2 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISA and LATA.

RA4/T0CKI is a Schmitt Trigger input. All other PORTA pins have TTL input levels and full CMOS output drivers.

The RA4 pin is multiplexed with the Timer0 clock input and one of the LCD segment drives. RA5 and RA<3:0> are multiplexed with analog inputs for the A/D Converter. RA1 is multiplexed with analog as well as the LCD segment drive.

The operation of the analog inputs as A/D Converter inputs is selected by clearing or setting the ANSEL<3:0> control bits in the ANCON1 register. The corresponding TRISA bits control the direction of these pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

**Note:** RA5 and RA<3:0> are configured as analog inputs on any Reset and are read as '0'. RA4 is configured as a digital input.

OSC2/CLKO/RA6 and OSC1/CLKI/RA7 normally serve as the external circuit connections for the external (primary) oscillator circuit (HS Oscillator modes) or the external clock input and output (EC Oscillator modes). In these cases, RA6 and RA7 are not available as digital I/O and their corresponding TRIS and LAT bits are read as '0'. When the device is configured to use HF-INTOSC, MF-INTOSC or LF-INTOSC as the default oscillator mode, RA6 and RA7 are automatically configured as digital I/O; the oscillator and clock in/clock out functions are disabled.

RA1, RA4 and RA5 are multiplexed with LCD segment drives that are controlled by bits in the LCDSE1 and LCDSE2 registers. I/O port functionality is only available when the LCD segments are disabled.

RA5 has additional functionality for Timer1 and Timer3. It can be configured as the Timer1 clock input or the Timer3 external clock gate input.

#### EXAMPLE 11-1: INITIALIZING PORTA

CLRF	PORTA	; Initialize PORTA by
		; clearing output latches
CLRF	LATA	; Alternate method to
		; clear output data latches
BANKSEL	ANCON1	
MOVLW	00h	; Configure A/D
MOVWF	ANCON1	; for digital inputs
MOVLW	OBFh	; Value used to initialize
		; data direction
MOVWF	TRISA	; Set RA<7, 5:0> as inputs,
		; RA<6> as output

TADLE II-I.	FURIAF				i				
Pin Name	Function	TRIS Setting	I/O	I/O Type	Description				
RA0/AN0/ULPWU	RA0	0	0	DIG	LATA<0> data output; not affected by analog input.				
		1	I	TTL	PORTA<0> data input; disabled when analog input is enabled.				
	AN0	1	Ι	ANA	A/D Input Channel 0. Default input configuration on POR; does affect digital output.				
	ULPWU	1	Ι	ANA	Ultra Low-Power Wake-up (ULPWU) input.				
RA1/AN1/SEG18	RA1	0	0	DIG	LATA<1> data output; not affected by analog input.				
		1	I	TTL	PORTA<1> data input; disabled when analog input is enabled.				
	AN1	1	I	ANA	A/D Input Channel 1. Default input configuration on POR; does not affect digital output.				
	SEG18	1	0	ANA	LCD Segment 18 output; disables all other pin functions.				
RA2/AN2/VREF-	RA2	0	0	DIG	LATA<2> data output; not affected by analog input.				
		1	I	TTL	PORTA<2> data input; disabled when analog functions are enabled.				
	AN2	1	I	ANA	A/D Input Channel 2. Default input configuration on POR.				
	VREF-	1	I	ANA	A/D and comparator low reference voltage input.				
RA3/AN3/VREF+	RA3	0	0	DIG	LATA<3> data output; not affected by analog input.				
		1	-	TTL	PORTA<3> data input; disabled when analog input is enabled.				
	AN3	1	-	ANA	A/D Input Channel 3. Default input configuration on POR.				
	VREF+	1	-	ANA	A/D and comparator high reference voltage input.				
RA4/T0CKI/	RA4	0	0	DIG	LATA<4> data output.				
SEG14		1	Ι	ST	PORTA<4> data input. Default configuration on POR.				
	TOCKI	x	Ι	ST	Timer0 clock input.				
	SEG14	1	0	ANA	LCD Segment 14 output; disables all other pin functions.				
RA5/AN4/SEG15/	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.				
T1CKI/T3G/ HLVDIN		1	Ι	TTL	PORTA<5> data input; disabled when analog input is enabled.				
HLVDIN	AN4	1	-	ANA	A/D Input Channel 4. Default configuration on POR.				
	SEG15	1	0	ANA	LCD Segment 15 output; disables all other pin functions.				
	T1CKI	x	Ι	ST	Timer1 clock input.				
	T3G	x	Ι	ST	Timer3 external clock gate input.				
	HLVDIN	1	Ι	ANA	High/Low-Voltage Detect (HLVD) external trip point input.				
OSC2/CLKO/RA6	OSC2	x	0	ANA	Main oscillator feedback output connection (HS, XT and LP modes).				
	CLKO	x	0	DIG	System cycle clock output (Fosc/4, EC and INTOSC modes).				
	RA6	0	0	DIG	LATA<6> data output; disabled when OSC2 Configuration bit is set.				
		1	Ι	TTL	PORTA<6> data input; disabled when OSC2 Configuration bit is set.				
OSC1/CLKI/RA7	OSC1	х	I	ANA	Main oscillator input connection (HS, XT and LP modes).				
	CLKI	x	Ι	ANA	Main external clock source input (EC modes).				
	RA7	0	0	DIG	LATA<7> data output; disabled when OSC2 Configuration bit is set.				
		1	I	TTL	PORTA<7> data input; disabled when OSC2 Configuration bit is set.				

## TABLE 11-1: PORTA FUNCTIONS

**Legend:** O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTA	RA7 <sup>(1)</sup>	RA6 <sup>(1)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	78
LATA	LATA7 <sup>(1)</sup>	LATA6 <sup>(1)</sup>	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	78
TRISA	TRISA7 <sup>(1)</sup>	TRISA6 <sup>(1)</sup>	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	78
ANCON1	ANSEL15	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8	81
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE09	SE08	83
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	83

TABLE 11-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

**Note 1:** These bits are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read as 'x'.

## 11.3 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISB and LATB. All pins on PORTB are digital only.

CLRF	PORTB	; Initialize PORTB by ; clearing output
CURF		; data latches ; Alternate method
CLRF	LATB	, Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of the PORTB pins (RB<7:4>) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur. Any RB<7:4> pin configured as an output will be excluded from the interrupt-on-change comparison.

Comparisons with the input pins (of RB<7:4>) are made with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from power-managed modes. To clear the interrupt in the Interrupt Service Routine (ISR):

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Wait one instruction cycle (such as executing a NOP instruction).
- c) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit, RBIF, to be cleared after one TCY delay.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

The RB<3:2> pins are multiplexed as CTMU edge inputs. RB5 has an additional function for Timer3 and Timer1. It can be configured for the Timer3 clock input or Timer1 external clock gate input.

The RB<5:0> pins also are multiplexed with LCD segment drives that are controlled by bits in the registers, LCDSE1 and LCDSE3. I/O port functionality is only available when the LCD segments are disabled.

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description			
RB0/INT0/SEG30/	RB0	0	0	DIG	LATB<0> data output.			
FLT0		1	I	TTL	PORTB<0> data input; weak pull-up when RBPU bit is cleared.			
	INT0	1	I	ST	External Interrupt 0 input.			
	SEG30	1	0	ANA	LCD Segment 30 output; disables all other pin functions.			
	FLT0	x	I	ST	Enhanced PWM Fault input for ECCPx.			
RB1/INT1/SEG8	RB1	0	0	DIG	LATB<1> data output.			
		1	I	TTL	PORTB<1> data input; weak pull-up when RBPU bit is cleared.			
	INT1	1	Ι	ST	External Interrupt 1 input.			
	SEG8	1	0	ANA	LCD Segment 8 output; disables all other pin functions.			
RB2/INT2/SEG9/	RB2	0	0	DIG	LATB<2> data output.			
CTED1		1	Ι	TTL	PORTB<2> data input; weak pull-up when RBPU bit is cleared.			
	INT2	1	Ι	ST	External Interrupt 2 input.			
	SEG9	1	0	ANA	LCD Segment 9 output; disables all other pin functions.			
	CTED1	x	Ι	ST	CTMU Edge 1 input.			
RB3/INT3/SEG10/	RB3	0	0	DIG	LATB<3> data output.			
CTED2/ECCP2/ P2A		1	Ι	TTL	PORTB<3> data input; weak pull-up when RBPU bit is cleared.			
FZA	INT3	1	Ι	ST	External Interrupt 3 input.			
	SEG10	1	0	ANA	LCD Segment 10 output; disables all other pin functions.			
	CTED2	x	I	ST	CTMU Edge 2 input.			
	ECCP2	0	0	DIG	ECCP2 compare output and ECCP2 PWM output. Takes priority over port data.			
		1	Ι	ST	ECCP2 capture input.			
	P2A	0	0	DIG	ECCP2 Enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events. Takes priority over port data.			
RB4/KBI0/SEG11	RB4	0	0	DIG	LATB<4> data output.			
		1	Ι	TTL	PORTB<4> data input; weak pull-up when RBPU bit is cleared.			
	KBI0	1	Ι	TTL	Interrupt-on-pin change.			
	SEG11	1	0	ANA	LCD Segment 11 output; disables all other pin functions.			
RB5/KBI1/SEG29/	RB5	0	0	DIG	LATB<5> data output.			
T3CKI/T1G		1	Ι	TTL	PORTB<5> data input; weak pull-up when RBPU bit is cleared.			
	KBI1	1	I	TTL	Interrupt-on-pin change.			
	SEG29	1	0	ANA	LCD Segment 29 output; disables all other pin functions.			
	T3CKI	х	-	ST	Timer3 clock input.			
	T1G	х	Ι	ST	Timer1 external clock gate input.			
RB6/KBI2/PGC	RB6	0	0	DIG	LATB<6> data output.			
		1	Ι	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.			
	KBI2	1	I	TTL	Interrupt-on-pin change.			
	PGC	x	Ι	ST	Serial execution (ICSP™) clock input for ICSP and ICD operations.			
RB7/KBI3/PGD	RB7	0	0	DIG	LATB<7> data output.			
		1	I	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.			
	KBI3	1	I	TTL	Interrupt-on-pin change.			
	PGD	x	0	DIG	Serial execution data output for ICSP and ICD operations.			
		x	I	ST	Serial execution data input for ICSP and ICD operations.			

TABLE 11-3: PORTB FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input,

TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	78
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	78
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	78
INTCON	<b>GIE/GIEH</b>	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	75
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	75
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE09	SE08	83
LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	83

#### TABLE 11-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: Shaded cells are not used by PORTB.

## 11.4 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISC and LATC. Only PORTC pins, RC2 through RC7, are digital only pins.

PORTC is multiplexed with ECCP, MSSP and EUSART peripheral functions (Table 11-5). The pins have Schmitt Trigger input buffers. The pins for ECCP, SPI and EUSART are also configurable for open-drain output whenever these functions are active. Open-drain configuration is selected by setting the SSP1OD, CCPxOD and U1OD control bits in the registers, ODCON1 and ODCON3.

RC1 is normally configured as the default peripheral pin for the ECCP2 module. The assignment of ECCP2 is controlled by Configuration bit, CCP2MX (default state, CCP2MX = 1).

When enabling peripheral functions, use care in defining TRIS bits for each PORTC pin. Some peripherals can override the TRIS bit to make a pin an output or input. Consult the corresponding peripheral section for the correct TRIS bit settings.

**Note:** These pins are configured as digital inputs on any device Reset.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

The RC<7:1> pins are multiplexed with LCD segment drives that are controlled by bits in the registers: LCDSE1, LCDSE2, LCDSE3 and LCDSE4.

RC0 and RC1 pins serve as the input pins for the SOSC oscillator. On a power-up, these pins are defined as SOSC pins. In order to make these ports have digital I/O port functionality, the CONFI1L<4:3> should be set to '10' (Digital SCLKI mode). I/O port functionality is only available when the LCD segments are disabled.

CLRF	PORTC	; Initialize PORTC by ; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output ; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs

Pin Name	Function	TRIS Setting	I/O	I/О Туре	Description
RC0/SOSCO/	RC0	0	0	DIG	LATC<0> data output.
SCLKI/		1	Ι	ST	PORTC<0> data input.
	SOSCO	1	Ι	ST	SOSC oscillator output.
	SCLKI	x	0	ANA	Digital clock input; enabled when SOSC oscillator is disabled.
RC1/SOSCI/	RC1	C1 0 O DIG LATC<1> data output.		LATC<1> data output.	
ECCP2/P2A/		1	I	ST	PORTC<1> data input.
SEG32	SOSCI	x	Ι	ANA	SOSC oscillator input.
	ECCP2 <sup>(1)</sup>	0	0	DIG	ECCP2 compare output and ECCP2 PWM output; takes priority over port data.
		1	Ι	ST	ECCP2 capture input.
	P2A	0	0	DIG	ECCP2 Enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events; takes priority over port data.
	SEG32	1	0	ANA	LCD Segment 32 output; disables all other pin functions.
RC2/ECCP1/	RC2	0	0	DIG	LATC<2> data output.
P1A/SEG13		1	Ι	ST	PORTC<2> data input.
	ECCP1	0	0	DIG	ECCP1 compare output and ECCP1 PWM output; takes priority over port data.
		1	Ι	ST	ECCP1 capture input.
	P1A	0	0	DIG	ECCP1 Enhanced PWM output, Channel A. May be configured for tri-state during Enhanced PWM shutdown events; takes priority over port data.
	SEG13	1	0	ANA	LCD Segment 13 output; disables all other pin functions.
RC3/SCK1/	RC3	0	0	DIG	LATC<3> data output.
SCL1/SEG17		1	Ι	ST	PORTC<3> data input.
	SCK1	0	0	DIG	SPI clock output (MSSP module); takes priority over port data.
		1	Ι	ST	SPI clock input (MSSP module).
	SCL1	0	0	DIG	I <sup>2</sup> C <sup>™</sup> clock output (MSSP module); takes priority over port data.
		1	Ι	l <sup>2</sup> C	I <sup>2</sup> C clock input (MSSP module); input type depends on module setting.
	SEG17	1	0	ANA	LCD Segment 17 output; disables all other pin functions.
RC4/SDI1/	RC4	0	0	DIG	LATC<4> data output.
SDA1/SEG16		1	Ι	ST	PORTC<4> data input.
	SDI1		Ι	ST	SPI data input (MSSP module).
	SDA1	1	0	DIG	I <sup>2</sup> C data output (MSSP module); takes priority over port data.
		1	Ι	l <sup>2</sup> C	I <sup>2</sup> C data input (MSSP module); input type depends on module setting.
	SEG16	1	0	ANA	LCD Segment 16 output; disables all other pin functions.
RC5/SDO1/	RC5	0	0	DIG	LATC<5> data output.
SEG12		1	Ι	ST	PORTC<5> data input.
	SDO1	0	0	DIG	SPI data output (MSSP module).
	SEG12	1	0	ANA	LCD Segment 12 output; disables all other pin functions.
RC6/TX1/CK1/	RC6	0	0	DIG	LATC<6> data output.
SEG27		1	I	ST	PORTC<6> data input.
	TX1	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.
	CK1	1	0	DIG	Synchronous serial data input (EUSART module); user must configure as an input.
		1	Ι	ST	Synchronous serial clock input (EUSART module).
	SEG27	1	0	ANA	LCD Segment 27 output; disables all other pin functions.

## TABLE 11-5: PORTC FUNCTIONS

**Legend:** O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, TTL = TTL Buffer Input,  $I^2C = I^2C$  Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RC7/RX1/DT1/	RC7	0	0	DIG	LATC<7> data output.
SEG28		1	Ι	ST	PORTC<7> data input.
	RX1	1	Ι	ST	Asynchronous serial receive data input (EUSART module).
	DT1	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.
		1	—	ST	Synchronous serial data input (EUSART module); user must configure as an input.
	SEG28	1	0	ANA	LCD Segment 28 output; disables all other pin functions.

#### TABLE 11-5: PORTC FUNCTIONS (CONTINUED)

**Legend:** O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, TTL = TTL Buffer Input,  $I^2C = I^2C$  Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** Default assignment for ECCP2 when the CCP2MX Configuration bit is set.

#### TABLE 11-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	78
LATC	LATC7	LATBC6	LATC5	LATCB4	LATC3	LATC2	LATC1	LATC0	78
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	78
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE09	SE08	83
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	83
LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	83
LCDSE4	SE39 <sup>(1)</sup>	SE38 <sup>(1)</sup>	SE37 <sup>(1)</sup>	SE36 <sup>(1)</sup>	SE35 <sup>(1)</sup>	SE34 <sup>(1)</sup>	SE33 <sup>(1)</sup>	SE32	83
ODCON1	SSP10D	CCP2OD	CCP10D	_	_	_	_	SSP2OD	81

Legend: Shaded cells are not used by PORTC.

Note 1: This bit is unimplemented in PIC18F6XK90 devices, read as '0'.

## 11.5 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISD and LATD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	These pins are configured as digital inputs
	on any device Reset.

Each of the PORTD pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is performed by clearing bit, RDPU (PADCFG1<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets.

All of the PORTD pins are multiplexed with LCD segment drives that are controlled by bits in the LCDSE0 register. RD0 is multiplexed with the CTMU pulse generator output.

I/O port functionality is only available when the LCD segments are disabled.

The PORTD also has the  $I^2C$  and SPI functionality on RD4, RD5 and RD6. The pins for SPI are also configurable for open-drain output. Open-drain configuration is selected by setting the SSPxOD control bits in the ODCON1 register.

RD0 has a CTMU functionality. RD1 has the functionality for a Timer5 clock input and also Timer7 has functionality for an external clock gate input.

		INITIALIZING FORTD
CLRF	PORTD	<pre>; Initialize PORTD by ; clearing output</pre>
CLRF	LATD	<pre>; data latches ; Alternate method ; to clear output</pre>
MOVLW	0CFh	<pre>; data latches ; Value used to ; initialize data</pre>
MOVWF	TRISD	; direction ; Set RD<3:0> as inputs ; RD<5:4> as outputs ; RD<7:6> as inputs

EXAMPLE 11-4: INITIALIZING PORTD

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RD0/SEG0/	RD0	0	0	DIG	LATD<0> data output.
CTPLS		1	I	ST	PORTD<0> data input.
	SEG0	1	0	ANA	LCD Segment 0 output; disables all other pin functions.
	CTPLS	x	0	DIG	CTMU pulse generator output.
RD1/SEG1/	RD1	0	0	DIG	LATD<1> data output.
T5CKI/T7G		1	Ι	ST	PORTD<1> data input.
	SEG1	1	0	ANA	LCD Segment 1 output; disables all other pin functions.
	T5CKI	x	Ι	ST	Timer5 clock input.
	T7G	x	Ι	ST	Timer7 external clock gate input.
RD2/SEG2	RD2	0	0	DIG	LATD<2> data output.
		1	I	ST	PORTD<2> data input.
	SEG2	1	0	ANA	LCD Segment 2 output; disables all other pin functions.
RD3/SEG3	RD3	0	0	DIG	LATD<3> data output.
		1	I	ST	PORTD<3> data input.
	SEG3	1	0	ANA	LCD Segment 3 output; disables all other pin functions.
RD4/SEG4/	RD4	0	0	DIG	LATD<4> data output.
SDO2		1	I	ST	PORTD<4> data input.
	SEG4	1	0	ANA	LCD Segment 4 output; disables all other pin functions.
	SDO2	0	Р	DOG	SPI data output (MSSP module).
RD5/SEG5/	RD5	0	0	DIG	LATD<5> data output.
SDI2/SDA2		1	I	ST	PORTD<5> data input.
	SEG5	1	0	ANA	LCD Segment 5 output; disables all other pin functions.
	SDI2	1	I	ST	SPI data input (MSSP module).
	SDA2	0	0	l <sup>2</sup> C	I <sup>2</sup> C <sup>™</sup> data input (MSSP module). Input type depends on module setting.
		1	I	ANA	LCD Segment 5 output; disables all other pin functions.
RD6/SEG6/	RD6	0	0	DIG	LATD<6> data output.
SCK2/SCL2		1	I	ST	PORTD<6> data input.
	SEG6	1	0	ANA	LCD Segment 6 output; disables all other pin functions.
	SCK2	0	0	DIG	SPI clock output (MSSP module); takes priority over port data.
		1	I	ST	SPI clock input (MSSP module).
	SCL2	0	0	DIG	I <sup>2</sup> C clock output (MSSP module); takes priority over port data.
		1	I	l <sup>2</sup> C	I <sup>2</sup> C clock input (MSSP module). Input type depends on module setting.
RD7/SEG7/	RD7	0	0	DIG	LATD<7> data output.
SS2		1	I	ST	PORTD<7> data input.
	SEG7	1	I	ANA	LCD Segment 7 output; disables all other pin functions.
	SS2	1	I	TTL	Slave select input for MSSP module.

TABLE 11-7: PORTD FUNCTIONS

**Legend:** O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input,  $I^2C = I^2C$  Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 11-8: SU	IMMARY OF REGISTERS ASSOCIATED WITH PORTD
----------------	---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	78
LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	78
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	78
LCDSE0	SE07	SE06	SE05	SE04	SE03	SE02	SE01	SE00	83
PADCFG1	RDPU	REPU	RJPU <sup>(1)</sup>	_	_	RTSECSEL1	RTSECSEL0	_	80

Legend: Shaded cells are not used by PORTD.

Note 1: This bit is not available in 64-pin devices.

## 11.6 PORTE, TRISE and LATE Registers

PORTE is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISE and LATE.

All pins on PORTE are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. The RE7 pin is also configurable for open-drain output when ECCP2 is active on this pin. Open-drain configuration is selected by setting the CCP2OD control bit (ODCON1<6>)

Note:	These pins are configured as digital inputs
	on any device Reset.

Each of the PORTE pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is performed by clearing bit, REPU (PADCFG1<6>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset.

Pins, RE<6:3>, are multiplexed with the LCD common drives. I/O port functions are available only on those PORTE pins according to which commons are active. The configuration is determined by the LMUX<1:0> control bits (LCDCON<1:0>). The availability is summarized in Table 11-9.

#### TABLE 11-9: PORTE PINS AVAILABLE IN DIFFERENT LCD DRIVE CONFIGURATIONS<sup>(1)</sup>

LCDCON <1:0>	Active LCD Commons	PORTE Pins Available for I/O
00	COM0	RE6, RE5, RE4
01	COM0, COM1	RE6, RE5
10	COM0, COM1 and COM2	RE6
11	All (COM0 through COM3)	None

Note 1: If the LCD bias voltages are generated using the internal resistor ladder, the LCDBIASx pins are also available as I/O ports (RE0, RE1 and RE2). Pins, RE2, RE1 and RE0, are multiplexed with the functions of LCDBIAS3, LCDBIAS2 and LCDBIAS1. When LCD bias generation is required (in any application where the device is connected to an external LCD), these pins cannot be used as digital I/O. These pins can be used as digital I/O, however, when the internal resistor ladder is used for bias generation.

PORTE is also multiplexed with the Enhanced PWM Outputs B and C for ECCP1 and ECCP3, and Outputs B, C and D for ECCP2. For all devices, their default assignments are on PORTE<6:0>. On 80-pin devices, the multiplexing for the outputs of ECCP1 and ECCP3 is controlled by the ECCPMX Configuration bit. Clearing this bit reassigns the P1B/P1C and P3B/P3C outputs to PORTH.

RE7 is multiplexed with the LCD segment drive (SEG31) that is controlled by the LCDSE3<7> bit. I/O port function is only available when the segment is disabled. RE7 can also be configured as the alternate peripheral pin for the ECCP2 module. This is done by clearing the CCP2MX Configuration bit.

RE3 can also be configured as the Reference Clock Output (REFO) from the system clock. For further details, refer to **Section 3.7 "Reference Clock Output"**.

#### EXAMPLE 11-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by
		; clearing output
		; data latches
CLRF	LATE	; Alternate method
		; to clear output
		; data latches
MOVLW	03h	; Value used to
		; initialize data
		; direction
MOVWF	TRISE	; Set RE<1:0> as inputs
		; RE<7:2> as outputs

## TABLE 11-10: PORTE FUNCTIONS

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RE0/LCDBIAS1/	RE0	0	0	DIG	LATE<0> data output.
P2D		1	Ι	ST	PORTE<0> data input.
	LCDBIAS1	—	Ι	ANA	LCD module bias voltage input.
	P2D	0	0		ECCP2 PWM Output D. May be configured for tri-state during Enhanced PWM shutdown events.
RE1/LCDBIAS2/	RE1	0	0	DIG	LATE<1> data output.
P2C		1	-	ST	PORTE<1> data input.
	LCDBIAS2	_	Ι	ANA	LCD module bias voltage input.
	P2C	0	0	_	ECCP2 PWM Output C. May be configured for tri-state during Enhanced PWM shutdown events.
RE2/LCDBIAS3/	RE2	0	0	DIG	LATE<2> data output.
P2B		1	Ι	ST	PORTE<2> data input.
	LCDBIAS3	x	Ι	ANA	LCD module bias voltage input.
	P2B	0	0	—	ECCP2 PWM Output B. May be configured for tri-state during Enhanced PWM shutdown events.
RE3/COM0/	RE3	0	0	DIG	LATE<3> data output.
P3C/CCP9/		1	Ι	ST	PORTE<3> data input.
REFO	COM0 x		0	ANA	LCD Common 0 output; disables all other outputs.
	P3C 0		0		ECCP3 PWM Output C. May be configured for tri-state during Enhanced PWM shutdown events.
	CCP9 <sup>(2)</sup>	0	0	DIG	CCP9 compare/PWM output; takes priority over port data.
		1	-	ST	CCP9 capture input.
	REFO	х	0	DIG	Reference output clock.
RE4/COM1/	RE4	0	0	DIG	LATE<4> data output.
P3B/CCP8		1	Ι	ST	PORTE<4> data input.
	COM1	x	0	ANA	LCD Common 1 output; disables all other outputs.
	P3B	0	0	—	ECCP3 PWM Output B. May be configured for tri-state during Enhanced PWM shutdown events.
	CCP8	0	0	DIG	CCP8 Compare/PWM output; takes priority over port data.
		1	Ι	ST	CCP8 capture input.
RE5/COM2/	RE5	0	0	DIG	LATE<5> data output.
P1C/CCP7		1	Ι	ST	PORTE<5> data input.
	COM2	х	0	ANA	LCD Common 2 output; disables all other outputs.
	P1C	0	0	—	ECCP1 PWM Output C. May be configured for tri-state during Enhanced PWM shutdown events.
	CCP7	0	0	DIG	CCP7 Compare/PWM output; takes priority over port data.
		1	Ι	ST	CCP7 capture input.
RE6/COM3/	RE6	0	0	DIG	LATE<6> data output.
P1B/CCP6		1	Ι	ST	PORTE<6> data input.
	COM3	x	0	ANA	LCD Common 3 output; disables all other outputs.
	P1B	0	0	—	ECCP1 PWM Output B. May be configured for tri-state during Enhanced PWM shutdown events.
	CCP6	0	0	DIG	CCP6 Compare/PWM output; takes priority over port data.
		1	I	ST	CCP6 capture input.

**Legend:** O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

**Note 1:** Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

a Alternate assignment for ECCP2 when the CCP2MX Configuration bit is ci
 This bit is unimplemented in PIC18FX5K90 devices.

2. This bit is unimplemented in FIC for ASR80 devi

#### TABLE 11-10: PORTE FUNCTIONS (CONTINUED)

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description
RE7/ECCP2/	RE7	0	0	DIG	LATE<7> data output.
P2A/SEG31		1	Ι	ST	PORTE<7> data input.
	ECCP2 <sup>(1)</sup>	0	0	DIG	ECCP2 compare/PWM output; takes priority over port data.
		1	Ι	ST	ECCP2 capture input.
	P2A 0		0		ECCP2 PWM Output A. May be configured for tri-state during Enhanced PWM shutdown event.
	SEG31	1	0	ANA	Segment 31 analog output for LCD; disables digital output.

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Alternate assignment for ECCP2 when the CCP2MX Configuration bit is cleared.

2: This bit is unimplemented in PIC18FX5K90 devices.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTE	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	78
LATE	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	78
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	78
LCDCON	LCDEN	SLPEN	WERR	—	CS1	CS0	LMUX1	LMUX0	83
LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	83
ODCON1	SSP10D	CCP2OD	CCP10D	_	—	—	_	SSP2OD	81
ODCON2	CCP100D <sup>(2)</sup>	CCP9OD <sup>(2)</sup>	CCP8OD	CCP7OD	CCP6OD	CCP5OD	CCP4OD	CCP3OD	81
PADCFG1	RDPU	REPU	RJPU <sup>(1)</sup>	_		RTSECSEL1	RTSECSEL0		80

TABLE 11-11: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

**Legend:** Shaded cells are not used by PORTE.

Note 1: This bit is not available in 64-pin devices.

2: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

## 11.7 PORTF, LATF and TRISF Registers

PORTF is a 7-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISF and LATF. All pins on PORTF are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTF is multiplexed with analog peripheral functions, as well as LCD segments. Pins, RF1 through RF6, may be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RF<7:1> as digital inputs, it is also necessary to turn off the comparators.

- **Note 1:** On device Resets, pins, RF<7:1>, are configured as analog inputs and are read as '0'.
  - To configure PORTF as a digital I/O, turn off the comparators and clear ANCON1 and ANCON2 to digital.

PORTF is also multiplexed with LCD segment drives controlled by bits in the LCDSE2 and LCDSE3 registers. I/O port functions are only available when the segments are disabled.

EXAMPLE 11-6: INITIALIZING PORTF

CLRF	PORTF	<pre>; Initialize PORTF by ; clearing output ; data latches</pre>
CLRF	LATF	; Alternate method
		; to clear output
		; data latches
BANKSEL	ANCON1	
MOVLW	01Fh	; Make AN6, AN7 and AN5 digital
MOVWF	ANCON1	;
MOVLW	0F0h	; Make AN8, AN9, AN10 and AN11
		digital
MOVWF	ANCON2	; Set PORTF as digital I/O
MOVLW	0CEh	; Value used to
		; initialize data
		; direction
MOVWF	TRISF	; Set RF3:RF1 as inputs
		; RF5:RF4 as outputs
		; RF7:RF6 as inputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description			
RF1/AN6/C2OUT/	RF1	0	0	DIG	LATF<1> data output; not affected by analog input.			
SEG19/CTDIN		1	Ι	ST	PORTF<1> data input; disabled when analog input is enabled.			
	AN6	1	Ι	ANA	A/D Input Channel 6; default configuration on POR.			
	C2OUT	0	0	DIG	Comparator 2 output; takes priority over port data.			
	SEG19	1	0	ANA	LCD Segment 19 output; disables all other pin functions.			
	CTDIN	1	Ι	ST	CTMU pulse delay input.			
RF2/AN7/C1OUT/	RF2	0	0	DIG	LATF<2> data output; not affected by analog input.			
SEG20		1	Ι	ST	PORTF<2> data input; disabled when analog input is enabled.			
	AN7	1	Ι	ANA	A/D Input Channel 7; default configuration on POR.			
	C10UT	0	0	DIG	Comparator 1 output; takes priority over port data.			
	SEG20	1	0	ANA	LCD Segment 20 output; disables all other pin functions.			
RF3/AN8/SEG21/	RF3	0	0	DIG	LATF<3> data output; not affected by analog input.			
C2INB/CTMUI		1	I	ST	PORTF<3> data input; disabled when analog input is enabled.			
	AN8	1	Ι	ANA	A/D Input Channel 8 and Comparator C2+ input. Default input configuration on POR; not affected by analog output.			
	SEG21	1	0	ANA	LCD Segment 21 output; disables all other pin functions.			
	C2INB	1	Ι	ANA	Comparator 2 Input B.			
	CTMUI	х	0	—	CTMU pulse generator charger for the C2INB comparator input.			
RF4/AN9/SEG22/	RF4	0	0	DIG	LATF<4> data output; not affected by analog input.			
C2INA		1	Ι	ST	PORTF<4> data input; disabled when analog input is enabled.			
	AN9	1	-	ANA	A/D Input Channel 9 and Comparator C2- input. Default input configuration on POR; does not affect digital output.			
	SEG22	1	0	ANA	LCD Segment 22 output; disables all other pin functions.			
	C2INA	1	-	ANA	Comparator 2 Input A.			
RF5/AN10/CVREF/ SEG23/C1INB	RF5	0	0	DIG	LATF<5> data output; not affected by analog input. Disabled when CVREF output is enabled.			
		1	Ι	ST	PORTF<5> data input; disabled when analog input is enabled. Disabled when CVREF output is enabled.			
	AN10	1	-	ANA	A/D Input Channel 10 and Comparator C1+ input; default input configuration on POR.			
	CVREF	х	0	ANA	Comparator voltage reference output. Enabling this feature disables digital I/O.			
	SEG23	1	0	ANA	LCD Segment 23 output; disables all other pin functions.			
	C1INB	1	Ι	ANA	Comparator 1 Input B.			
RF6/AN11/SEG24/	RF6	0	0	DIG	LATF<6> data output; not affected by analog input.			
C1INA		1	I	ST	PORTF<6> data input; disabled when analog input is enabled.			
	AN11	1	Ι	ANA	A/D Input Channel 11 and Comparator C1- input. Default input configuration on POR; does not affect digital output.			
	SEG24	1	0	ANA	LCD Segment 24 output; disables all other pin functions.			
	C1INA	1	I	ANA	Comparator 1 Input A.			
RF7/AN5/SS1/	RF7	0	0	DIG	LATF<7> data output; not affected by analog input.			
SEG25		1	I	ST	PORTF<7> data input; disabled when analog input is enabled.			
	AN5	1	Ι	ANA	A/D Input Channel 5. Default configuration on POR.			
	SS1	1	I	TTL	Slave select input for MSSP module.			
	SEG25	1	0	ANA	LCD Segment 25 output; disables all other pin functions.			

### TABLE 11-12: PORTF FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input,

TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

.,									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	_	78
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	—	78
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	—	78
ANCON0	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0	81
ANCON1	ANSEL15	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8	81
CMSTAT	CMP3OUT	CMP2OUT	CMP1OUT	—	—	—	—	—	77
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	77
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	83
LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	83

#### TABLE 11-13: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTF.

## 11.8 PORTG, TRISG and LATG Registers

PORTG is a 5-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISG and LATG.

PORTG is multiplexed with EUSART, LCD and CCP/ECCP/Analog/Comparator/RTCC/Timer input functions (Table 11-14). When operating as I/O, all PORTG pins have Schmitt Trigger input buffers. The open-drain functionality for the CCPx and UART can be configured using ODCONx.

RG4 is multiplexed with LCD segment drives controlled by bits in the LCDSE2 register and as the RG4/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D/C3INC pin. The I/O port function is only available when the segments are disabled.

The RG5 pin is multiplexed with the  $\overline{\text{MCLR}}$  pin and is available only as an input port. To configure this port for input only, set the MCLRE pin (CONFIG3H<7>).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.

-----

EXAMPL	E 11-7:	INITIALIZING PORTG
CLRF	PORTG	; Initialize PORTG by ; clearing output ; data latches
BCF	CM1CON,	CON ; disable ; comparator 1
CLRF	LATG	; Alternate method ; to clear output ; data latches
BANKSEL MOVLW		; make AN16 to AN19 ; digital
MOVWF MOVLW		; Value used to ; initialize data ; direction
MOVWF	TRISG	; Set RG1:RG0 as ; outputs ; RG2 as input ; RG4:RG3 as inputs

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description	
RG0/ECCP3/	RG0	0	0	DIG	LATG<0> data output.	
P3A		1	Ι	ST	PORTG<0> data input.	
	ECCP3	0	0	DIG	ECCP3 compare output and ECCP3 PWM output; takes priority over port data.	
		1	I	ST	ECCP3 capture input.	
	P3A	0	0	—	ECCP3 PWM Output A. May be configured for tri-state during Enhanced PWM shutdown events.	
RG1/TX2/CK2/	RG1	0	0	DIG	LATG<1> data output.	
AN19/C3OUT		1	I	ST	PORTG<1> data input.	
	TX2	TX2 1		DIG	Synchronous serial data output (EUSART module); takes priority over port data.	
	CK2	1	0	DIG	Synchronous serial data input (EUSART module); user must configure as an input.	
		1	Ι	ST	Synchronous serial clock input (EUSART module).	
	AN19	1	I	ANA	A/D Input Channel 19. Default input configuration on POR. Does not affect digital output.	
C3OUT x O DIG Comparator 3 output.						
Legend: 0 = 0	Jutout I = Inn	ut ANA = A	halog 9	Signal DI	G = Digital Output, ST = Schmitt Trigger Buffer Input.	

## TABLE 11-14: PORTG FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input,

 ${\rm x}$  = Don't care (TRIS bit does not affect port direction or is overridden for this option).

## TABLE 11-14: PORTG FUNCTIONS (CONTINUED)

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description		
RG2/RX2/DT2/	RG2	0	0	DIG	LATG<2> data output.		
AN18/C3INA		1	Ι	ST	PORTG<2> data input.		
	RX2	1	Ι	ST	Asynchronous serial receive data input (EUSART module).		
·	DT2	1	0	DIG	Synchronous serial data output (EUSART module); takes priority over port data.		
		1	I	ST	Synchronous serial data input (EUSART module); user must configure as an input.		
	AN18	1	I	ANA	A/D Input Channel 18. Default input configuration on POR; does not affect digital output.		
	C3INA	х	Ι	Comparator 3 Input A.			
RG3/CCP4/AN17/	RG3	0	0	DIG	LATG<3> data output.		
P3D/C3INB		1	Ι	ST	PORTG<3> data input.		
	CCP4	0	0	DIG	CCP4 compare/PWM output; takes priority over port data.		
		1	I	ST	CCP4 capture input.		
·	AN17	1	I	ANA	A/D Input Channel 17. Default input configuration on PR; does not affect digital output.		
	C3INB	х	Ι	ANA	Comparator 3 Input B.		
	P3D	0	0	—	ECCP3 PWM Output D. May be configured for tri-state during Enhanced PWM.		
RG4/SEG26/	RG4	0	0	DIG	LATG<4> data output.		
RTCC/T7CKI/		1	I	ST	PORTG<4> data input.		
T5G/CCP5/ AN16/P1D/	SEG26	1	0	ANA	LCD Segment 26 output; disables all other pin functions.		
C3INC	RTCC	x	0	DIG	RTCC output.		
	T7CKI	x	-	ST	Timer7 clock input.		
	T5G	x	Ι	ST	Timer5 external clock gate input.		
	CCP5	0	0	DIG	CCP5 compare/PWM output; takes priority over port data.		
		1	Ι	ST	CCP5 capture input.		
·	AN16	1	I	ANA	A/D Input Channel 17. Default input configuration on POR; does not affect digital output.		
	C3INC	x	Ι	ANA	Comparator 3 Input C.		
	P1D	0	0	_	ECCP1 PWM Output D. May be configured for tri-state during Enhanced PWM.		
RG5			I	ST	See the MCLR/RG5 pin.		

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input,

x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

### TABLE 11-15: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTG	_		RG5 <sup>(1)</sup>	RG4	RG3	RG2	RG1	RG0	78
TRISG	—	—	—	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	78
LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	83
ANCON2	ANSEL23	ANSEL22	ANSEL21	ANSEL20	ANSEL19	ANSEL18	ANSEL17	ANSEL16	81
ODCON1	SSP10D	CCP2OD	CCP10D	_	_	_	_	SSP2OD	81
ODCON2	CCP100D <sup>(2)</sup>	CCP9OD <sup>(2)</sup>	CCP8OD	CCP7OD	CCP6OD	CCP5OD	CCP4OD	CCP3OD	81

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PORTG.

Note 1: This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.

2: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

## 11.9 PORTH, LATH and TRISH Registers

Note:	PORTH is	available	only	on	the	80-pin
	devices.					

PORTH is an 8-bit wide, bidirectional I/O port. The corresponding Data Direction and Output Latch registers are TRISH and LATH.

All pins on PORTH are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

All PORTH pins are multiplexed with the ADC/CCP/Comparator and LCD segment drives controlled by the LCDSE5 register. I/O port functions are only available when the segments are disabled.

#### EXAMPLE 11-8: INITIALIZING PORTH

CLRF	PORTH	;	Initialize PORTH by
		;	clearing output
		;	data latches
CLRF	LATH	;	Alternate method
		;	to clear output
		;	data latches
BANKSEL	ANCON2		
MOVLW	0Fh	;	Configure PORTH as
MOVWF	ANCON2	;	digital I/O
MOVLW	0Fh	;	Configure PORTH as
MOVWF	ANCON1	;	digital I/O
MOVLW	0CFh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISH	;	Set RH3:RH0 as inputs
		;	RH5:RH4 as outputs
		;	RH7:RH6 as inputs

TABLE 11-16:	PORTH FUNCTIONS
--------------	-----------------

Pin Name Function TRIS I/O Type		I/О Туре	Description				
RH0/SEG47/	RH0	0	0	DIG	LATH<0> data output.		
AN23		1	I	ST	PORTH<0> data input.		
	SEG47	1	0	ANA	LCD Segment 47 output; disables all other pin functions.		
	AN23	1	Ι	ANA	A/D Input Channel 23. Default input configuration on POR; does not affect digital input.		
RH1/SEG46/	RH1	0	0	DIG	LATH<1> data output.		
AN22		1	Ι	ST	PORTH<1> data input.		
	SEG46	1	0	ANA	LCD Segment 46 output; disables all other pin functions.		
	AN22	1	Ι	ANA	A/D Input Channel 22. Default input configuration on POR; does not affect digital input.		
RH2/SEG45/	RH2	0	0	DIG	LATH<2> data output.		
AN21		1	I	ST	PORTH<2> data input.		
	SEG45	1	0	ANA	LCD Segment 45 output; disables all other pin functions.		
	AN21	1	Ι	ANA	A/D Input Channel 21. Default input configuration on POR; does not affect digital input.		
RH3/SEG44/	RH3	0	0	DIG	LATH<3> data output.		
AN20		1	Ι	ST	PORTH<3> data input.		
	SEG44	1	0	ANA	LCD Segment 44 output; disables all other pin functions.		
	AN20	1	Ι	ANA	A/D Input Channel 20. Default input configuration on POR; does not affect digital input.		
RH4/SEG40/	RH4	0	0	DIG	LATH<4> data output.		
CCP9/P3C/		1	1	ST	PORTH<4> data input.		
AN12/C2INC	SEG40	1	0	ANA	LCD Segment 40 output; disables all other pin functions.		
	CCP9	0	0	DIG	CCP9 compare/PWM output; takes priority over port data.		
		1	I	ST	CCP9 capture input.		
	P3C	0	0	—	ECCP3 PWM Output C. May be configured for tri-state during Enhanced PWM.		
	AN12	1	Ι	ANA	A/D Input Channel 12. Default input configuration on POR; does not affect digital input.		
	C2INC	x	Ι	ANA	Comparator 2 Input C.		
RH5/SEG41/	RH5	0	0	DIG	LATH<5> data output.		
CCP8/P3B/		1	-	ST	PORTH<5> data input.		
AN13/C2IND	SEG41	1	0	ANA	LCD Segment 41 output; disables all other pin functions.		
	CCP8	0	0	DIG	CCP8 compare/PWM output; takes priority over port data.		
		1	I	ST	CCP8 capture input.		
	P3B	0	0	—	ECCP3 PWM Output B. May be configured for tri-state during Enhanced PWM.		
	AN13	1	Ι	ANA	A/D Input Channel 13. Default input configuration on POR; does not affect digital input.		
	C2IND	x	I	ANA	Comparator 2 Input D.		

**Legend:** O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Pin Name	Function	TRIS Setting	I/O	l/O Type	Description		
RH6/SEG42/	RH6	0	0	DIG	LATH<6> data output.		
CCP7/P1C/		1	I	ST	PORTH<6> data input.		
AN14/C1INC	SEG42	1	0	ANA	LCD Segment 42 output; disables all other pin functions.		
	CCP7	0	0	DIG	CCP7 compare/PWM output; takes priority over port data.		
		1	I	ST	CCP7 capture input.		
	P1C	0	0	—	ECCP1 PWM Output C. May be configured for tri-state during Enhanced PWM.		
	AN14	1	I	ANA	A/D Input Channel 14. Default input configuration on POR; does not affect digital input.		
	C1INC	x	Ι	ANA	Comparator 1 Input C.		
RH7/SEG43/	RH7	0	0	DIG	LATH<7> data output.		
CCP6/P1B/		1	Ι	ST	PORTH<7> data input.		
AN15	SEG43	1	0	ANA	LCD Segment 43 output; disables all other pin functions.		
	CCP6	0	0	DIG	CCP6 compare/PWM output; takes priority over port data.		
		1	Ι	ST	CCP6 capture input.		
	P1B	0	0	—	ECCP1 PWM Output B. May be configured for tri-state during Enhanced PWM.		
	AN15	1	I	ANA	A/D Input Channel 15. Default input configuration on POR; does not affect digital input.		

#### TABLE 11-16: PORTH FUNCTIONS (CONTINUED)

**Legend:** O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

#### TABLE 11-17: SUMMARY OF REGISTERS ASSOCIATED WITH PORTH

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTH	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	78
LATH	LATH7	LATH6	LATH5	LATH4	LATH3	LATH2	LATH1	LATH0	78
TRISH	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	78
LCDSE5	SE47	SE46	SE45	SE44	SE43	SE42	SE41	SE40	83
ANCON1	ANSEL15	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8	81
ANCON2	ANSEL23	ANSEL22	ANSEL21	ANSEL20	ANSEL19	ANSEL18	ANSEL17	ANSEL16	81
ODCON2	CCP100D <sup>(1)</sup>	CCP9OD <sup>(1)</sup>	CCP8OD	CCP7OD	CCP6OD	CCP5OD	CCP4OD	CCP3OD	81

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

### 11.10 PORTJ, TRISJ and LATJ Registers

Note: PORTJ is available only on 80-pin devices.

PORTJ is an 8-bit wide, bidirectional port. The corresponding Data Direction and Output Latch registers are TRISJ and LATJ.

All pins on PORTJ are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note: These pins are configured as digital inputs on any device Reset.

All PORTJ pins, except RJ0, are multiplexed with LCD segment drives controlled by the LCDSE4 register. I/O port functions are only available on these pins when the segments are disabled.

Each of the PORTJ pins has a weak internal pull-up. A single control bit can turn off all the pull-ups. This is performed by clearing bit RJPU (PADCFG1<5>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on any device Reset.

CLRF	PORTJ	; Initialize PORTJ by
		; clearing output latches
CLRF	LATJ	; Alternate method
		; to clear output latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISJ	; Set RJ3:RJ0 as inputs
		; RJ5:RJ4 as output
		; RJ7:RJ6 as inputs

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description		
RJ0	RJ0	0	0	DIG	LATJ<0> data output.		
		1	I	ST	PORTJ<0> data input.		
RJ1/SEG33	RJ1	0	0	DIG	LATJ<1> data output.		
		1	I	ST	PORTJ<1> data input.		
	SEG33	1	0	ANA	LCD Segment 33 output; disables all other pin functions.		
RJ2/SEG34	RJ2	0	0	DIG	LATJ<2> data output.		
		1	I	ST	PORTJ<2> data input.		
	SEG34	1	0	ANA	LCD Segment 34 output; disables all other pin functions.		
RJ3/SEG35	RJ3	0	0	DIG	LATJ<3> data output.		
		1	I	ST	PORTJ<3> data input.		
	SEG35	1	0	ANA	LCD Segment 35 output; disables all other pin functions.		
RJ4/SEG39	RJ4	0	0	DIG	LATJ<4> data output.		
		1	I	ST	PORTJ<4> data input.		
	SEG39	1	0	ANA	LCD Segment 39 output; disables all other pin functions.		
RJ5/SEG38	RJ5	0	0	DIG	LATJ<5> data output.		
		1	I	ST	PORTJ<5> data input.		
	SEG38	1	0	ANA	LCD Segment 38 output; disables all other pin functions.		
RJ6/SEG37	RJ6	0	0	DIG	LATJ<6> data output.		
		1	I	ST	PORTJ<6> data input.		
	SEG37	1	0	ANA	LCD Segment 37 output; disables all other pin functions.		
RJ7/SEG36	RJ7	0	0	DIG	LATJ<7> data output.		
		1	I	ST	PORTJ<7> data input.		
	SEG36	1	0	ANA	LCD Segment 36 output; disables all other pin functions.		

TABLE 11-18: PORTJ FUNCTIONS

Legend: O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Trigger Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 11-19:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ
--------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
PORTJ	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	78
LATJ	LATJ7	LATJ6	LATJ5	LATJ4	LATJ3	LATJ2	LATJ1	LATJ0	78
TRISJ	TRISJ7	TRISJ6	TRISJ5	TRISJ4	TRISJ3	TRISJ2	TRISJ1	TRISJ0	78
LCDSE4	SE39	SE38	SE37	SE36	SE35	SE34	SE33	SE32	83
PADCFG1	RDPU	REPU	RJPU <sup>(1)</sup>	_		RTSECSEL1	RTSECSEL0		80

Legend: Shaded cells are not used by PORTJ.

Note 1: Unimplemented in PIC18F6XK90 devices, read as '0'.

NOTES:

### 12.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software-selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable
   prescaler
- Selectable clock source (internal or external)
- · Edge select for external clock
- Interrupt-on-overflow

The T0CON register (Register 12-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

Figure 12-1 provides a simplified block diagram of the Timer0 module in 8-bit mode. Figure 12-2 provides a simplified block diagram of the Timer0 module in 16-bit mode.

#### REGISTER 12-1: T0CON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR00N	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

Legend:				
R = Reada	able bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	TMR0ON	: Timer0 On/Off Control bit		
		es Timer0		
	0 = Stops	Timer0		
bit 6	<b>T08BIT</b> : T	imer0 8-Bit/16-Bit Control bit	t	
	1 = Timer	0 is configured as an 8-bit tir	mer/counter	
	0 = Timer	0 is configured as a 16-bit tir	mer/counter	
bit 5	TOCS: Tir	ner0 Clock Source Select bit		
	1 = Trans	ition on T0CKI pin input edge	е	
	0 = Intern	al clock (Fosc/4)		
bit 4	T0SE: Tin	ner0 Source Edge Select bit		
	1 = Increr	nent on high-to-low transitior	n on the T0CKI pin	
	0 = Increr	nent on low-to-high transitior	n on the T0CKI pin	
bit 3	PSA: Tim	er0 Prescaler Assignment bi	t	
	1 = Timer	0 prescaler is not assigned;	Timer0 clock input bypasses t	he prescaler
	0 = Timer	0 prescaler is assigned; Time	er0 clock input comes from the	e prescaler output
bit 2-0	T0PS<2:0	>: Timer0 Prescaler Select I	bits	
	111 <b>= 1</b> :2	56 Prescale value		
	110 <b>= 1</b> :1	28 Prescale value		
		4 Prescale value		
		2 Prescale value		
		6 Prescale value		
		Prescale value		
		Prescale value		
	000 = 1:2	Prescale value		

#### 12.1 Timer0 Operation

Timer0 can operate as either a timer or a counter. The mode is selected with the T0CS bit (T0CON<5>). In Timer mode (T0CS = 0), the module increments on every clock by default unless a different prescaler value is selected (see Section 12.3 "Prescaler"). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments, either on every rising edge or falling edge, of the T0CKI pin. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.


An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

#### 12.2 Timer0 Reads and Writes in 16-Bit Mode


TMR0H is not the actual high byte of Timer0 in 16-bit mode. It is actually a buffered version of the real high byte of Timer0, which is not directly readable nor writable (see Figure 12-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

#### FIGURE 12-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)



#### FIGURE 12-2: TIMER0 BLOCK DIAGRAM (16-BIT MODE)



#### 12.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable. Its value is set by the PSA and T0PS<2:0> bits (T0CON<3:0>), which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256, in power-of-two increments, are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (for example, CLRF TMR0, MOVWF TMR0, BSF TMR0) clear the prescaler count.

Note:	Writing to TMR0 when the prescaler is
	assigned to Timer0 will clear the prescaler
	count but will not change the prescaler
	assignment.

#### 12.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

#### 12.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine (ISR).

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
TMR0L	Timer0 Register Low Byte								
TMR0H	Timer0 Register High Byte								76
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
T0CON	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	76

#### TABLE 12-1: REGISTERS ASSOCIATED WITH TIMER0

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by Timer0.

NOTES:

### 13.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software-selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or SOSC oscillator internal options
- Interrupt-on-overflow
- Reset on ECCP Special Event Trigger
- Timer with gated control

Figure 13-1 displays a simplified block diagram of the Timer1 module.

The SOSC oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation. Timer1 can also work on the SOSC oscillator.

Timer1 is controlled through the T1CON Control register (Register 13-1), which also contains the SOSC Oscillator Enable bit (SOSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

The FOSC clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.

#### REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	T1SYNC	RD16	TMR10N
bit 7							bit 0

Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit,	read as '0'				
-n = Value	-n = Value at POR '1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown			
bit 7-6	10 = The <u>SOSCEN</u> External <u>SOSCEN</u> Crystal o fuse, CO 01 = Tim	<u>I = 0:</u> clock is from the T1CKI pin (c I = <u>1:</u>	r a pin or an oscillator dependi on the rising edge). SCO pins or an extended clock n clock (Fosc) <sup>(1)</sup>	ng on the SOSCEN bit. < on SCKLI (depends on SOSCEL			
bit 5-4	<b>T1CKPS</b> 11 = 1:8 10 = 1:4 01 = 1:2	<1:0>: Timer1 Input Clock Pr Prescale value Prescale value Prescale value Prescale value Prescale value					
bit 3	1 = SOS 0 = SOS	I: SOSC Oscillator Enable bit C is enabled for Timer1 (base C is disabled for Timer1 lator inverter and feedback re	ed on SOSCSEL fuses)	te power drain.			
bit 2	The oscillator inverter and feedback resistor are turned off to eliminate power drain. <b>T1SYNC:</b> Timer1 External Clock Input Synchronization Select bit <u>TMR1CS&lt;1:0&gt; = 10:</u> 1 = Do not synchronize the external clock input 0 = Synchronize the external clock input <u>TMR1CS&lt;1:0&gt; = 0x:</u> This bit is ignored. Timer1 uses the internal clock when TMR1CS<1:0> = 1x.						
bit 1	<b>RD16:</b> 16-Bit Read/Write Mode Enable bit 1 = Enables register read/write of Timer1 in one 16-bit operation 0 = Enables register read/write of Timer1 in two 8-bit operations						
bit 0	<b>TMR1ON:</b> Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1						

Note 1: The Fosc clock source should not be selected if the timer will be used with the ECCP capture/compare features.

#### 13.1 Timer1 Gate Control Register

The Timer1 Gate Control register (T1GCON), displayed in Register 13-2, is used to control the Timer1 gate.

### REGISTER 13-2: T1GCON: TIMER1 GATE CONTROL REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-x	R/W-0	R/W-0		
TMR1G		T1GTM	T1GSPM	T1GGO/T1DONE	T1GVAL	T1GSS1	T1GSS0		
bit 7		-					bit 0		
Legend:									
R = Read	able bit	W = Writable	bit	U = Unimplemented	d bit, read as	'0'			
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkn	lown		
bit 7	TMR1GE: Ti	mer1 Gate Ena	able bit						
	If TMR10N =	<u>= 0</u> :							
	This bit is igr	nored.							
	If TMR10N =			<b>T</b>					
				Timer1 gate function er1 gate function					
bit 6	T1GPOL: Tir	mer1 Gate Pola	arity bit						
				ounts when gate is hi					
	•		•	unts when gate is low	v)				
bit 5		er1 Gate Togg							
		Gate Toggle me			in ala ana d				
		flip-flop toggle m		d and toggle flip-flop ing edge.	is cleared				
bit 4	T1GSPM: Ti	mer1 Gate Sin	gle Pulse Mo	de bit					
				nabled and is controll	ling Timer1 ga	ate			
		Bate Single Pul							
bit 3				ulse Acquisition State					
				is ready, waiting for a		ha wha al			
				has completed or ha GSPM is cleared.	is not been si	laned			
bit 2	T1GVAL: Tir	ner1 Gate Cur	ent State bit						
	Indicates the	current state	of the Timer1	gate that could be p	provided to T	MR1H:TMR1L;	unaffected by		
	the Timer1 G	the Timer1 Gate Enable (TMR1GE) bit.							
bit 1-0	T1GSS<1:0>	: Timer1 Gate	Source Sele	ct bits					
		rator 2 output							
		rator 1 output o match PR2 o	utout						
	01 = TWR2 00 = Timer1		μιραι						
		•		T1CON is recommon					

#### Note 1: Programming the T1GCON register prior to T1CON is recommended.

#### 13.2 Timer1 Operation

The Timer1 module is an 8 or 16-bit incrementing counter that is accessed through the TMR1H:TMR1L register pair.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter. It increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively.

When SOSC is selected as a Crystal mode (by SOSCEL), the RC1/SOSCI/ECCP2/P2A/SEG32 and RC0/SOSCO/SCLKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

### 13.3 Clock Source Selection

The TMR1CS<1:0> and SOSCEN bits of the T1CON register are used to select the clock source for Timer1. Register 13-1 displays the clock source selections.

#### 13.3.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc, as determined by the Timer1 prescaler.

#### 13.3.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input, T1CKI. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external, 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.


**Note:** In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:

• Timer1 is enabled after a POR Reset

- Write to TMR1H or TMR1L
- Timer1 is disabled
- Timer1 is disabled (TMR1ON = 0)

When T1CKI is high, Timer1 is enabled (TMR1ON = 1) when T1CKI is low.

TMR1CS1	TMR1CS0	SOSCEN	Clock Source
0	1	x	Clock Source (Fosc)
0	0	х	Instruction Clock (Fosc/4)
1	0	0	External Clock on T1CKI Pin
1	0	1	Oscillator Circuit on SOSCI/SOSCO Pins



#### FIGURE 13-1: TIMER1 BLOCK DIAGRAM

#### 13.4 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes. When the RD16 control bit (T1CON<1>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L loads the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits at once to both the high and low bytes of Timer1.


The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler; the prescaler is only cleared on writes to TMR1L.

#### 13.5 SOSC Oscillator

An on-chip crystal oscillator circuit is incorporated between pins, SOSCI (input) and SOSCO (amplifier output). It is enabled by setting one of five bits: any of the four SOSCEN bits in the TxCON registers (TxCON<3>) or the SOSCGO bit in the OSCCON2 register (OSCCON2<3>). The oscillator is a low-power circuit, rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is depicted in Figure 13-2. Table 13-2 provides the capacitor selection for the SOSC oscillator.

The user must provide a software time delay to ensure proper start-up of the SOSC oscillator.

#### FIGURE 13-2: EXTERNAL COMPONENTS FOR THE SOSC OSCILLATOR



# TABLE 13-2: CAPACITOR SELECTION FOR THE TIMER OSCILLATOR<sup>(2,3,4,5)</sup>

	OUDILL			
Oscillator Type	Freq.	C1	C2	
LP	32 kHz	12 pF <sup>(1)</sup>	12 pF <sup>(1)</sup>	
Note 1:	Microchip sug starting point i circuit.	0		
2:	Higher capacitance increases the stabil- ity of the oscillator, but also increases the start-up time.			
3:	Since each res characteristics the resonator appropriate components.	, the user sh /crystal manu	ould consult ufacturer for	
4:	Capacitor va guidance only typical of a C when SOSCSI	: Values liste L = 10 pF r	ed would be rated crystal	
5:	Incorrect capa	citance value	may result in	

a frequency not meeting the crystal manufacturer's tolerance specification. The SOSC crystal oscillator drive level is determined based on the SOSCSEL<1:0> (CONFIG1L<4:3>) Configuration bits. The High Drive Level mode, SOSCSEL<1:0> = 11, is intended to drive a wide variety of 32.768 kHz crystals with a variety of load

The Low Drive Level mode is highly optimized for extremely low-power consumption. It is not intended to drive all types of 32.768 kHz crystals. In the Low Drive Level mode, the crystal oscillator circuit may not work correctly if excessively large discrete capacitors are placed on the SOSCO and SOSCI pins. This mode is designed to work only with discrete capacitances of approximately 3 pF-10 pF on each pin.

capacitance (CL) ratings.

Crystal manufacturers usually specify a CL (Capacitance Load) rating for their crystals. This value is related to, but not necessarily the same as, the values that should be used for C1 and C2 in Figure 13-2.

For more details on selecting the optimum C1 and C2 for a given crystal, see the crystal manufacture's applications information. The optimum value depends, in part, on the amount of parasitic capacitance in the circuit, which is often unknown. For that reason, it is highly recommended that thorough testing and validation of the oscillator be performed after values have been selected.

#### 13.5.1 USING SOSC AS A CLOCK SOURCE

The SOSC oscillator is also available as a clock source in power-managed modes. By setting the System Clock Select bits, SCS<1:0> (OSCCON<1:0>), to '01', the device switches to SEC\_RUN mode, and both the CPU and peripherals are clocked from the SOSC oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC\_IDLE mode. Additional details are available in Section 4.0 "Power-Managed Modes".

Whenever the SOSC oscillator is providing the clock source, the SOSC System Clock Status Flag, SOSC-RUN (OSCCON2<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source currently being used by the Fail-Safe Clock Monitor (FSCM).

If the Clock Monitor is enabled and the SOSC oscillator fails while providing the clock, polling the SOCSRUN bit will indicate whether the clock is being provided by the SOSC oscillator or another source.


### 13.5.2 SOSC OSCILLATOR LAYOUT CONSIDERATIONS

The SOSC oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity. This is especially true when the oscillator is configured for extremely low-power mode (CONFIG1L<4:3> (SOSCSEL) = 01).

The oscillator circuit, displayed in Figure 13-2, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than VSS or VDD.

If a high-speed circuit must be located near the oscillator, it may help to have a grounded guard ring around the oscillator circuit. The guard, as displayed in Figure 13-3, could be used on a single-sided PCB or in addition to a ground plane. (Examples of a high-speed circuit include the ECCP1 pin, in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin.)

#### FIGURE 13-3: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



In the Low Drive Level mode, SOSCSEL<1:0> = 01, it is critical that RC2 I/O pin signals be kept away from the oscillator circuit. Configuring RC2 as a digital output, and toggling it, can potentially disturb the oscillator circuit, even with a relatively good PCB layout. If possible, either leave RC2 unused or use it as an input pin with a slew rate limited signal source. If RC2 must be used as a digital output, it may be necessary to use the High Drive Level Oscillator mode (SOSCSEL<1:0> = 11) with many PCB layouts.

Even in the High Drive Level mode, careful layout procedures should still be followed when designing the oscillator circuit.

In addition to dV/dt induced noise considerations, it is important to ensure that the circuit board is clean. Even a very small amount of conductive soldering flux residue can cause PCB leakage currents that can overwhelm the oscillator circuit.

### 13.6 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow which is latched in the Timer1 Overflow Interrupt Flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

#### 13.7 Resetting Timer1 Using the ECCP **Special Event Trigger**

If ECCP modules are configured to use Timer1 and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timer1. The trigger from ECCP2 will also start an A/D conversion, if the A/D module is enabled. (For more information, see Section 19.3.4 "Special Event Trigger".)

To take advantage of this feature, the module must be configured as either a timer or a synchronous counter. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.

Note:	The Special Event Trigger from the
	ECCPx module will only clear the TMR1
	register's content, but not set the TMR1IF
	interrupt flag bit (PIR1<0>).

#### **Timer1 Gate** 13.8

Timer1 can be configured to count freely or the count can be enabled and disabled using the Timer1 gate circuitry. This is also referred to as Timer1 gate count enable.

Timer1 gate can also be driven by multiple selectable sources.

#### 13.8.1 TIMER1 GATE COUNT ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit (T1GCON<6>).


When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 13-4 for timing details.

TABLE 13-3:	TIMER1 GATE ENABLE
	SELECTIONS

T1CLK <sup>(1</sup>	) T1GPOL (T1GCON<6>)	T1G Pin	Timer1 Operation
$\uparrow$	0	0	Counts
$\uparrow$	0	1	Holds Count
$\uparrow$	1	0	Holds Count
$\uparrow$	1	1	Counts

† The clock on which TMR1 is running. For more information, see Figure 13-1.

The CCP and ECCP modules use Timers, Note: 1 through 8, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 18-2, Register 18-3 and Register 19-2



#### **FIGURE 13-4:** TIMER1 GATE COUNT ENABLE MODE

#### 13.8.2 TIMER1 GATE SOURCE SELECTION

The Timer1 gate source can be selected from one of four sources. Source selection is controlled by the T1GSSx bits, T1GCON<1:0> (see Table 13-4).

TABLE 13-4:	TIMER1	GATE	SOURCES

T1GSS<1:0>	Timer1 Gate Source
00	Timer1 Gate Pin
01	TMR2 to Match PR2 (TMR2 increments to match PR2)
10	Comparator 1 Output (Comparator logic high output)
11	Comparator 2 Output (Comparator logic high output)

The polarity for each available source is also selectable, controlled by the T1GPOL bit (T1GCON<6>).

13.8.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

#### 13.8.2.2 Timer2 Match Gate Operation

The TMR2 register will increment until it matches the value in the PR2 register. On the very next increment cycle, TMR2 will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry. The pulse will remain high for one instruction cycle and will return back to a low state until the next match.

Depending on T1GPOL, Timer1 increments differently when TMR2 matches PR2. When T1GPOL = 1, Timer1 increments for a single instruction cycle following a TMR2 match with PR2. When T1GPOL = 0, Timer1 increments continuously, except for the cycle following the match, when the gate signal goes from low-to-high.

#### 13.8.2.3 Comparator 1 Output Gate Operation

The output of Comparator 1 can be internally supplied to the Timer1 gate circuitry. After setting up Comparator 1 with the CM1CON register, Timer1 will increment depending on the transition of the CMP1OUT (CMSTAT<5>) bit.

#### 13.8.2.4 Comparator 2 Output Gate Operation

The output of Comparator 2 can be internally supplied to the Timer1 gate circuitry. After setting up Comparator 2 with the CM2CON register, Timer1 will increment depending on the transition of the CMP2OUT (CMSTAT<6>) bit.

#### 13.8.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. (For timing details, see Figure 13-5.)

The T1GVAL bit (T1GCON<2>) indicates when the Toggled mode is active and the timer is counting.

The Timer1 Gate Toggle mode is enabled by setting the T1GTM bit (T1GCON<5>). When T1GTM is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

TMR1GE	
T1GPOL	
T1GTM	
T1G_IN	
т1СКІ	
T1GVAL	
Timer1	N XN+1XN+2XN+3X N+4 XN+5XN+6XN+7X N+8

#### FIGURE 13-5: TIMER1 GATE TOGGLE MODE

#### 13.8.4 TIMER1 GATE SINGLE PULSE MODE


When Timer1 Gate Single Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single Pulse mode is enabled by setting the T1GSPM bit (T1GCON<4>) and the T1GGO/T1DONE bit (T1GCON<3>). The Timer1 will be fully enabled on the next incrementing edge.

On the next trailing edge of the pulse, the T1GGO/ T1DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/T1DONE bit is once again set in software. Clearing the T1GSPM <u>bit of the</u> T1GCON register will also clear the T1GGO/T1DONE bit. (For timing details, see Figure 13-6.)

Simultaneously enabling the Toggle and Single Pulse modes will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. (For timing details, see Figure 13-7.)

#### 13.8.5 TIMER1 GATE VALUE STATUS

When the Timer1 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit (T1GCON<2>). This bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).



#### FIGURE 13-6: TIMER1 GATE SINGLE PULSE MODE

FIGURE 13-7:	TIMER1 GATE SINGLE	E PULSE AND TOGGLE COMBI	NED MODE
TMR1GE			
T1GPOL			
T1GSPM			
T1GT <u>M</u>			
T1GGO/ T1DONE T1G_IN	✓ Set by Software Counting Enabled Rising Edge of T1	on G	Cleared by Hardware on Falling Edge of T1GVAL
Т1СКІ			
T1GVAL			
Timer1	Ν	N + 1 N + 2 N + 3	N + 4
RTCCIF	— Cleared by Software	Set by Hardware on Falling Edge of T1GVAL —	Cleared by Software

#### TABLE 13-5: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77
TMR1L	Timer1 Reg	gister Low By	/te						76
TMR1H	Timer1 Reg	gister High B	yte						76
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	T1SYNC	RD16	TMR10N	76
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ T1DONE	T1GVAL	T1GSS1	T1GSS0	77
OSCCON2	—	SOSCRUN	_	—	SOSCGO	—	MFIOFS	MFIOSEL	79
CCPTMRS0	C3TSEL1	C3TSEL0	C2TSEL2	C2TSEL1	C2TSEL0	C1TSEL2	C1TSEL1	C1TSEL0	81
CCPTMRS1	C7TSEL1	C7TSEL0	_	C6TSEL0	_	C5TSEL0	C4TSEL1	C4TSEL0	81
CCPTMRS2		_	_	C10TSEL0	_	C9TSEL0	C8TSEL1	C8TSEL0	81

Legend: Shaded cells are not used by the Timer1 module.

 $<sup>\</sup>ensuremath{\textcircled{}^\circ}$  2009-2011 Microchip Technology Inc.

NOTES:

### 14.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- · Both registers are readable and writable
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2 to PR2 match
- Optional use as the shift clock for the MSSP modules

This module is controlled through the T2CON register (Register 14-1) that enables or disables the timer, and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 14-1.

### 14.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/4). A 4-bit counter/prescaler on the clock input gives the prescale options of direct input, divide-by-4 or divide-by-16. These are selected by the prescaler control bits, T2CKPS<1:0> (T2CON<1:0>). The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/ postscaler. (See Section 14.2 "Timer2 Interrupt".)

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- A write to the TMR2 register
- · A write to the T2CON register
- Any device Reset (Power-on Reset (POR), MCLR Reset, Watchdog Timer Reset (WDTR) or Brown-out Reset [BOR])

TMR2 is not cleared when T2CON is written.

Note: The CCP and ECCP modules use Timers, 1 through 8, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 18-2, Register 18-3 and Register 19-2.

#### REGISTER 14-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7 Unimplemented: Read as '0'

bit 6-3	T2OUTPS<3:0>: Timer2 Output Postscale Select bits 0000 = 1:1 Postscale 0001 = 1:2 Postscale
	•
	•
	1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit
	1 = Timer2 is on
	0 = Timer2 is off
bit 1-0	T2CKPS<1:0>: Timer2 Clock Prescale Select bits
	00 = Prescaler is 1
	01 = Prescaler is 4
	1x = Prescaler is 16

© 2009-2011 Microchip Technology Inc.

#### 14.2 Timer2 Interrupt


Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag, which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscaler options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0> (T2CON<6:3>).

#### 14.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the ECCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can optionally be used as the shift clock source for the MSSP modules operating in SPI mode. Additional information is provided in Section 21.0 "Master Synchronous Serial Port (MSSP) Module".



#### TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77
PIE1	—	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77
TMR2	Timer2 Register						76		
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	76
PR2	Timer2 Per	riod Register							76

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

### 15.0 TIMER3/5/7 MODULES

The Timer3/5/7 timer/counter modules incorporate these features:

- Software-selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMRxH and TMRxL)
- Selectable clock source (internal or external) with device clock or SOSC oscillator internal options
- Interrupt-on-overflow
- · Module Reset on ECCP Special Event Trigger

Timer7 is unimplemented for devices with a program memory of 32 Kbytes (PIC18FX5K90).

**Note:** Throughout this section, generic references are used for register and bit names that are the same, except for an 'x' variable that indicates the item's association with the Timer3, Timer5 or Timer7 module. For example, the control register is named TxCON and refers to T3CON, T5CON and T7CON.

A simplified block diagram of the Timer3/5/7 module is shown in Figure 15-1.

The Timer3/5/7 module is controlled through the TxCON register (Register 15-1). It also selects the clock source options for the ECCP modules. (For more information, see Section 19.1.1 "ECCP Module and Timer Resources".)

The Fosc clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.

#### R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 TMRxCS1 TMRxCS0 TxCKPS1 TxCKPS0 SOSCEN TxSYNC **RD16 TMRxON** bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7-6 TMRxCS<1:0>: Timerx Clock Source Select bits 10 = The Timer1 clock source is either a pin or an oscillator depending on the SOSCEN bit. SOSCEN = 0: External clock is from the T1CKI pin (on the rising edge). SOSCEN = 1: Crystal oscillator is on the SOSCI/SOSCO pins. 01 = Timerx clock source is the system clock (Fosc)<sup>(1)</sup> 00 = Timerx clock source is the instruction clock (Fosc/4) bit 5-4 TxCKPS<1:0>: Timerx Input Clock Prescale Select bits 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value SOSCEN: SOSC Oscillator Enable bit bit 3 1 = SOSC is enabled for Timerx (based on SOSCSEL fuses) 0 = SOSC is disabled for Timerx bit 2 TxSYNC: Timerx External Clock Input Synchronization Control bit (Not usable if the device clock comes from Timer1/Timer3.) When TMRxCS<1:0> = 10: 1 = Do not synchronize external clock input 0 = Synchronize external clock input When TMRxCS<1:0> = 0x: This bit is ignored; Timer3 uses the internal clock. bit 1 RD16: 16-Bit Read/Write Mode Enable bit 1 = Enables register read/write of Timerx in one 16-bit operation 0 = Enables register read/write of Timerx in two 8-bit operations bit 0 TMRxON: Timerx On bit 1 =Enables Timerx 0 = Stops Timerx

#### REGISTER 15-1: TxCON: TIMER3/5/7 CONTROL REGISTER

**Note 1:** The Fosc clock source should not be selected if the timer will be used with the ECCP capture/compare features.

#### 15.1 Timer3/5/7 Gate Control Register

The Timer3/5/7 Gate Control register (TxGCON), provided in Register 14-2, is used to control the Timerx gate.

### REGISTER 15-2: TxGCON: TIMER3/5/7 GATE CONTROL REGISTER<sup>(1)</sup>

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-x	R/W-0	R/W-0		
TMRxGE	TxGPOL	TxGTM	TxGSPM	TxGGO/TxDONE	TxGVAL	TxGSS1	TxGSS0		
bit 7				· ·			bit 0		
Legend:									
R = Readab		W = Writable		U = Unimplemented	l bit, read as '				
-n = Value a	It POR	'1' = Bit is se	t	'0' = Bit is cleared		x = Bit is unkn	IOWN		
<b>b</b> :4 7		many Cata Fr	abla bit						
bit 7	-	imerx Gate Er	adie dit						
	If TMRxON : This bit is igi								
	If TMRxON :								
			trolled by the	Timerx gate function					
				erx gate function					
bit 6	TxGPOL: Ti	merx Gate Po	larity bit						
	Ų		<b>U</b> (	ounts when the gate	<b>U</b> /				
	0 = Timerx g	ate is active-lo	ow (Timerx co	ounts when the gate is	s low)				
bit 5		erx Gate Toggle Mode bit							
		Gate Toggle mode is enabled. Gate Toggle mode is disabled and toggle flip-flop is cleared							
		flip-flop toggle			is cleared				
bit 4	•	merx Gate Sir	•						
				nabled and is control	llina the Time	rx gate			
		Bate Single Pu			in g are three	gate			
bit 3	TxGGO/TxD	ONE: Timerx	Gate Single F	Pulse Acquisition Stat	tus bit				
				n is ready, waiting for					
				has completed or ha	as not been s	tarted			
		-		xGSPM is cleared.					
bit 2		merx Gate Cu							
	Indicates the current state of the Timerx gate that could be provided to TMRxH:TMRxL. Unaffected by th Timerx Gate Enable (TMRxGE) bit.								
bit 1-0	TxGSS<1:0	>: Timerx Gate	e Source Sele	ect bits					
	11 <b>= Compa</b>	rator 2 output							
		rator 1 output		han (2)					
	01 = TMR(x) 00 = Timer1	+ 1) to match	PR(x + 1) out	tput-					
			is turned on i	f TMRxGE = 1, regar	dless of the s	tate of TMRxOI	N.		
Note 1: F	Programming t	he TxGCON n	rior to TxCON	l is recommended.					
	. Ser anning t								

Programming the TXGCON prior to TXCON is recommended.
 Timer(x+1) will be Timer4/6/8 or Timerx Timer3/5/7, respectively.

#### REGISTER 15-3: OSCCON2: OSCILLATOR CONTROL REGISTER 2

U-0	R-0	U-0	U-0	R/W-0	U-0	R-x	R/W-0
_	SOSCRUN —		_	SOSCGO	_	MFIOFS	MFIOSEL
bit 7							bit 0
Legend:							
R = Readal	ble bit	W = Writable I	oit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	Unimplemen	ted: Read as '0	)'				
bit 6	SOSCRUN: S	SOSC Run State	us bit				
		lock comes from					
	0 = System c	lock comes from	m an oscillato	r other than SO	SC		
bit 5-4	Unimplemen	ted: Read as '0	)'				
bit 3	SOSCGO: Os	scillator Start Co	ontrol bit				
	1 = Oscillator	is running eve	n if no other s	ources are requ	esting it		
				s are requesting ernal crystal, th			ed to run from
bit 2	Unimplemen	ted: Read as 'o	)'				
bit 1	MFIOFS: MF-INTOSC Frequency Stable bit						
	1 = MF-INTOSC is stable						
	0 = MF-INTO	SC is not stable	е				
bit 0	MFIOSEL: MI	F-INTOSC Sele	ect bit				
	1 = MF-INTO	SC is used in p	lace of HF-IN	TOSC frequence	ies of 500 kHz	z, 250 kHz and	31.25 kHz
	0 = MF-INTO	SC is not used					

The operating mode is determined by the clock select

bits, TMRxCSx (TxCON<7:6>). When the TMRxCSx bits

are cleared (= 00), Timer3/5/7 increments on every inter-

nal instruction cycle (Fosc/4). When TMRxCSx = 01, the

Timer3/5/7 clock source is the system clock (Fosc), and when it is '10', Timer3/5/7 works as a counter from the


external clock on the TxCKI pin (on the rising edge after

the first falling edge) or the SOSC oscillator.

#### 15.2 Timer3/5/7 Operation

Timer3, Timer5 and Timer7 can operate in these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter
- · Timer with Gated Control



#### FIGURE 15-1: TIMER3/5/7 BLOCK DIAGRAM

#### 15.3 Timer3/5/7 16-Bit Read/Write Mode

Timer3/5/7 can be configured for 16-bit reads and writes (see Figure 15.3). When the RD16 control bit (TxCON<1>) is set, the address for TMRxH is mapped to a buffer register for the high byte of Timer3/5/7. A read from TMRxL will load the contents of the high byte of Timer3/5/7 into the Timerx High Byte Buffer register. This provides users with the ability to accurately read all 16 bits of Timer3/5/7 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3/5/7 must also take place through the TMRxH Buffer register. The Timer3/ 5/7 high byte is updated with the contents of TMRxH when a write occurs to TMRxL. This allows users to write all 16 bits to both the high and low bytes of Timer3/5/7 at once.

The high byte of Timer3/5/7 is not directly readable or writable in this mode. All reads and writes must take place through the Timerx High Byte Buffer register.

Writes to TMRxH do not clear the Timer3/5/7 prescaler. The prescaler is only cleared on writes to TMRxL.

#### 15.4 Using the SOSC Oscillator as the Timer3/5/7 Clock Source

The SOSC internal oscillator may be used as the clock source for Timer3/5/7. The SOSC oscillator is enabled by setting one of five bits: any of the four SOSCEN bits in the TxCON registers (TxCON<3>) or the SOSCGO bit in the OSCCON2 register (OSCCON2<3>). To use it as the Timer3/5/7 clock source, the TMRxCS bit must also be set. As previously noted, this also configures Timer3/5/7 to increment on every rising edge of the oscillator source.

The SOSC oscillator is described in Section 13.0 "Timer1 Module".

#### 15.5 Timer3/5/7 Gates

Timer3/5/7 can be configured to count freely or the count can be enabled and disabled using the Timer3/ 5/7 gate circuitry. This is also referred to as the Timer3/5/7 gate count enable.

The Timer3/5/7 gate can also be driven by multiple selectable sources.

#### TIMER3/5/7 GATE COUNT ENABLE 15.5.1


The Timerx Gate Enable mode is enabled by setting the TMRxGE bit (TxGCON<7>). The polarity of the Timerx Gate Enable mode is configured using the TxGPOL bit (TxGCON<6>).

When Timerx Gate Enable mode is enabled, Timer3/5/7 will increment on the rising edge of the Timer3/5/7 clock source. When Timerx Gate Enable mode is disabled, no incrementing will occur and Timer3/5/7 will hold the current count. See Figure 15-2 for timing details.

TABLE 15-1:	TIMER3/5/7 GATE ENABLE
	SELECTIONS

TxCLK <sup>(†)</sup>	TxGPOL (TxGCON<6>)	TxG Pin	Timerx Operation
1	0	0	Counts
1	0	1	Holds Count
$\uparrow$	1	0	Holds Count
	1	1	Counts

† The clock on which TMR3/5/7 is running. For more information, see TxCLK in Figure 15-1.



#### **FIGURE 15-2:** TIMER3/5/7 GATE COUNT ENABLE MODE

#### 15.5.2 TIMER3/5/7 GATE SOURCE SELECTION

The Timer3/5/7 gate source can be selected from one of four different sources. Source selection is controlled by the TxGSS<1:0> bits (TxGCON<1:0>). The polarity for each available source is also selectable and is controlled by the TxGPOL bit (TxGCON <6>).

TABLE 15-2:	<b>TIMER3/5/7 GATE SOURCES</b>

TxGSS<1:0>	Timerx Gate Source
0 0	Timerx Gate Pin
01	TMR( $x$ + 1) to Match PR( $x$ + 1) (TMR( $x$ + 1) increments to match PR( $x$ + 1)
10	Comparator 1 Output (Comparator logic high output)
11	Comparator 2 Output (Comparator logic high output)

#### 15.5.2.1 TxG Pin Gate Operation

The TxG pin is one source for Timer3/5/7 gate control. It can be used to supply an external source to the Timerx gate circuitry.

#### 15.5.2.2 Timer4/6/8 Match Gate Operation

The Timer4/6/8 register will increment until it matches the value in the PRx register. On the very next increment cycle, TMRx will be reset to 00h. When this Reset occurs, a low-to-high pulse will automatically be generated and internally supplied to the Timerx gate circuitry. The pulse will remain high for one instruction cycle and will return back to a low state until the next match. Depending on TxGPOL, Timerx increments differently when TMR(x + 1) matches PR(x + 1). When TxGPOL = 1, Timerx increments for a single instruction cycle following a TMR(x + 1) match with PR(x + 1). When TxGPOL = 0, Timerx increments continuously except for the cycle following the match when the gate signal goes from low-to-high.

#### 15.5.2.3 Comparator 1 Output Gate Operation

The output of Comparator 1 can be internally supplied to the Timerx gate circuitry. After setting up Comparator 1 with the CM1CON register, Timerx will increment depending on the transitions of the CMP1OUT (CMSTAT<5>) bit.

#### 15.5.2.4 Comparator 2 Output Gate Operation

The output of Comparator 2 can be internally supplied to the Timerx gate circuitry. After setting up Comparator 2 with the CM2CON register, Timerx will increment depending on the transitions of the CMP2OUT (CMSTAT<6>) bit.


#### 15.5.3 TIMER3/5/7 GATE TOGGLE MODE

When Timer3/5/7 Gate Toggle mode is enabled, it is possible to measure the full cycle length of a Timer3/5/7 gate signal, as opposed to the duration of a single level pulse.

The Timerx gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. (For timing details, see Figure 15-3.)

The TxGVAL bit will indicate when the Toggled mode is active and the timer is counting.

Timer3/5/7 Gate Toggle mode is enabled by setting the TxGTM bit (TxGCON<5>). When the TxGTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.



#### FIGURE 15-3: TIMER3/5/7 GATE TOGGLE MODE

#### 15.5.4 TIMER3/5/7 GATE SINGLE PULSE MODE


When Timer3/5/7 Gate Single Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer3/5/7 Gate Single Pulse mode is first enabled by setting the TxGSPM bit (TxGCON<4>). Next, the TxGGO/TxDONE bit (TxGCON<3>) must be set.


The Timer3/5/7 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the TxGGO/TxDONE bit will automatically be cleared. No other gate events will <u>be allowed</u> to increment Timer3/5/7 until the TxGGO/TxDONE bit is once again set in software.

<u>Clearing</u> the TxGSPM bit also will clear the TxGGO/ TxDONE bit. (For timing details, see Figure 15-4.)

Simultaneously enabling the Toggle mode and the Single Pulse mode will permit both sections to work together. This allows the cycle times on the Timer3/5/7 gate source to be measured. (For timing details, see Figure 15-5.)

#### FIGURE 15-4: TIMER3/5/7 GATE SINGLE PULSE MODE





#### 15.5.5 TIMER3/5/7 GATE VALUE STATUS

When Timer3/5/7 gate value status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the TxGVAL bit (TxGCON<2>). The TxGVAL bit is valid even when the Timer3/5/7 gate is not enabled (TMRxGE bit is cleared).

#### 15.5.6 TIMER3/5/7 GATE EVENT INTERRUPT

When the Timer3/5/7 gate event interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of TxGVAL occurs, the TMRxGIF flag bit in the PIRx register will be set. If the TMRxGIE bit in the PIEx register is set, then an interrupt will be recognized.

The TMRxGIF flag bit operates even when the Timer3/ 5/7 gate is not enabled (TMRxGE bit is cleared).

#### 15.6 Timer3/5/7 Interrupt

The TMRx register pair (TMRxH:TMRxL) increments from 0000h to FFFFh and overflows to 0000h. The Timerx interrupt, if enabled, is generated on overflow and is latched in the interrupt flag bit, TMRxIF. Table 15-3 gives each module's flag bit.

#### TABLE 15-3: TIMER3/5/7 INTERRUPT FLAG BITS

Timer Module	Flag Bit
3	PIR2<1>
5	PIR5<1>
7	PIR5<3>

This interrupt can be enabled or disabled by setting or clearing the TMRxIE bit, respectively. Table 15-4 gives each module's enable bit.

#### TABLE 15-4: TIMER3/5/7 INTERRUPT ENABLE BITS

Timer Module	Flag Bit
3	PIE2<1>
5	PIE5<1>
7	PIE5<3>

#### 15.7 Resetting Timer3/5/7 Using the ECCP Special Event Trigger

If the ECCP modules are configured to use Timerx and to generate a Special Event Trigger in Compare mode (CCPxM<3:0> = 1011), this signal will reset Timerx. The trigger from ECCP2 will also start an A/D conversion if the A/D module is enabled. (For more information, see **Section 19.3.4 "Special Event Trigger**".)

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a Period register for Timerx.

If Timerx is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timerx coincides with a Special Event Trigger from an ECCP module, the write will take precedence.

Note:	The Special Event Triggers from the
	ECCPx module will only clear the TMR3
	register's content, but not set the TMR3IF
	interrupt flag bit (PIR1<0>).

Note: The CCP and ECCP modules use Timers, 1 through 8, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 19-2, Register 18-2 and Register 18-3.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
PIR5	TMR7GIF <sup>(1)</sup>	TMR12IF <sup>(1)</sup>	TMR10IF <sup>(1)</sup>	TMR8IF	TMR7IF <sup>(1)</sup>	TMR6IF	TMR5IF	TMR4IF	77
PIE5	TMR7GIE <sup>(1)</sup>		TMR10IE <sup>(1)</sup>	TMR8IE	TMR7IE <sup>(1)</sup>	TMR6IE	TMR5IE	TMR4IE	77
PIR2	OSCFIF		SSP2IF	BCL2IF	BCL1IF	HLVDIF	TMR3IF	TMR3GIF	77
PIE2	OSCFIE		SSP2IE	BCL2IE	BCL1IE	HLVDIE	TMR3IE	TMR3GIE	77
PIR3	TMR5GIF <sup>(1)</sup>	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77
PIE3	TMR5GIE <sup>(1)</sup>	LCDIE	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE	77
TMR3H	Timer3 Regi	ster High Byt	е						77
TMR3L	Timer3 Regi	ster Low Byte	Э						77
T3GCON	TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/ T3DONE	T3GVAL	T3GSS1	T3GSS0	77
T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	SOSCEN	T3SYNC	RD16	TMR3ON	77
TMR5H	Timer5 Regi	ster High Byt	е		•			•	82
TMR5L	Timer5 Regi	ster Low Byte	Э						82
T5GCON	TMR5GE	T5GPOL	T5GTM	T5GSPM	T5GGO/ T5DONE	T5GVAL	T5GSS1	T5GSS0	82
T5CON	TMR5CS1	TMR5CS0	T5CKPS1	T5CKPS0	SOSCEN	T5SYNC	RD16	TMR5ON	82
TMR7H <sup>(1)</sup>	Timer7 Regi	ster High Byt	е		•			•	81
TMR7L <sup>(1)</sup>	Timer7 Regi	ster Low Byte	9						81
T7GCON <sup>(1)</sup>	TMR7GE	T7GPOL	T7GTM	T7GSPM	T7GGO/ T7DONE	T7GVAL	T7GSS1	T7GSS0	81
T7CON <sup>(1)</sup>	TMR7CS1	TMR7CS0	T7CKPS1	T7CKPS0	SOSCEN	T7SYNC	RD16	TMR7ON	81
OSCCON2	—	SOSCRUN	—	—	SOSCGO	—	MFIOFS	MFIOSEL	79
CCPTMRS0	C3TSEL1	C3TSEL0	C2TSEL2	C2TSEL1	C2TSEL0	C1TSEL2	C1TSEL1	C1TSEL0	81
CCPTMRS1	C7TSEL1	C7TSEL0	—	C6TSEL0	—	C5TSEL0	C4TSEL1	C4TSEL0	81
CCPTMRS1		_	_	C10TSEL0	—	C9TSEL0	C8TSEL1	C8TSEL0	81

TABLE 15-5:	REGISTERS ASSOCIATED WITH TIMER3/5/7 AS A TIMER/COUNTER

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer3/5/7 modules.

**Note 1:** Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

NOTES:

### 16.0 TIMER4/6/8/10/12 MODULES

The Timer4/6/8/10/12 timer modules have the following features:

- 8-Bit Timer register (TMRx)
- 8-Bit Period register (PRx)
- Readable and writable (all registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMRx match of PRx

Timer10 and Timer12 are unimplemented for devices with a program memory of 32 Kbytes (PIC18FX5K90).

Note:	Throughout this section, generic references are used for register and bit names that are the same, except for an 'x' variable that indicates the item's association with the Timer4, Timer6, Timer8, Timer10 or Timer12 module. For example, the control register is named TxCON and refers to T4CON, T6CON, T8CON,
	and refers to 14CON, 16CON, 18CON, T10CON and T12CON.

The Timer4/6/8/10/12 modules have a control register, which is shown in Register 16-1. Timer4/6/8/10/12 can be shut off by clearing control bit, TMRxON (TxCON<2>), to minimize power consumption. The prescaler and post-scaler selection of Timer4/6/8/10/12 are also controlled by this register. Figure 16-1 is a simplified block diagram of the Timer4/6/8/10/12 modules.

#### 16.1 Timer4/6/8/10/12 Operation

Timer4/6/8/10/12 can be used as the PWM time base for the PWM mode of the ECCP modules. The TMRx registers are readable and writable, and are cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, TxCKPS<1:0> (TxCON<1:0>). The match output of TMRx goes through a 4-bit postscaler (that gives a 1:1 to 1:16 inclusive scaling) to generate a TMRx interrupt, latched in the flag bit, TMRxIF. Table 16-1 shows each module's flag bit.

Timer Module	Flag Bit PIR5 <x></x>	Timer Module	Flag Bit PIR5 <x></x>			
4	0	10	5			
6	2	12	6			
8	4					

TABLE 16-1: TIMER4/6/8/10/12 FLAG BITS

The interrupt can be enabled or disabled by setting or clearing the Timerx Interrupt Enable bit (TMRxIE), shown in Table 16-2.

TABLE 16-2:	TIMER4/6/8/10/12 INTERRUPT				
	ENABLE BITS				

Timer Module	Flag Bit PIE5 <x></x>	Timer Module	Flag Bit PIE5 <x></x>
4	0	10	5
6	2	12	6
8	4		

The prescaler and postscaler counters are cleared when any of the following occurs:

- A write to the TMRx register
- A write to the TxCON register
- Any device Reset (Power-on Reset (POR), MCLR Reset, Watchdog Timer Reset (WDTR) or Brown-out Reset (BOR))

A TMRx is not cleared when a TxCON is written.

Note: The CCP and ECCP modules use Timers, 1 through 8, for some modes. The assignment of a particular timer to a CCP/ECCP module is determined by the Timer to CCP enable bits in the CCPTMRSx registers. For more details, see Register 19-2, Register 18-2 and Register 18-3.

#### REGISTER 16-1: TxCON: TIMER4/6/8/10/12 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	TxOUTPS3	TxOUTPS2	TxOUTPS1	TxOUTPS0	TMRxON	TxCKPS1	TxCKPS0		
bit 7							bit 0		
Legend:									
R = Readabl	e bit	W = Writable	oit	U = Unimplem	ented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 7	Unimplemen	ted: Read as 'd	)'						
bit 6-3	TxOUTPS<3:	0>: Timerx Out	put Postscale	Select bits					
	0000 = 1:1 Po	ostscale							
	0001 = 1:2 Po	ostscale							
	•								
	1111 = 1:16 F	Postscale							
bit 2	TMRxON: Timerx On bit								
SIL	1 = Timerx is on								
	0 = Timerx is	•••							
bit 1-0	TxCKPS<1:0>: Timerx Clock Prescale Select bits								
	00 = Prescaler is 1								
	01 = Prescale	-							
	1x = Prescale	eris 16							

The outputs of TMRx (before the postscaler) are used

only as a PWM time base for the ECCP modules. They

are not used as baud rate clocks for the MSSP


Output of TMRx

modules as is the Timer2 output.

#### 16.2 Timer4/6/8/10/12 Interrupt

The Timer4/6/8/10/12 modules have 8-bit Period registers, PRx, that are both readable and writable. Timer4/6/8/10/12 increment from 00h until they match PR4/6/8/10/12 and then reset to 00h on the next increment cycle. The PRx registers are initialized to FFh upon Reset.

FIGURE 16-1: TIMER4/6/8/10/12 BLOCK DIAGRAM



16.3

#### TABLE 16-3: REGISTERS ASSOCIATED WITH TIMER4/6/8/10/12 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
IPR5	TMR7GIP <sup>(1)</sup>	TMR12IP <sup>(1)</sup>	TMR10IP <sup>(1)</sup>	TMR8IP	TMR7IP <sup>(1)</sup>	TMR6IP	TMR5IP	TMR4IP	76
PIR5	TMR7GIF <sup>(1)</sup>	TMR12IF <sup>(1)</sup>	TMR10IF <sup>(1)</sup>	TMR8IF	TMR7IF <sup>(1)</sup>	TMR6IF	TMR5IF	TMR4IF	77
PIE5	TMR7GIE <sup>(1)</sup>	TMR12IE <sup>(1)</sup>	TMR10IE <sup>(1)</sup>	TMR8IE	TMR7IE <sup>(1)</sup>	TMR6IE	TMR5IE	TMR4IE	77
TMR4	Timer4 Regis	ter							82
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	82
PR4	Timer4 Period	d Register							82
TMR6	Timer6 Regis	ter							81
T6CON	_	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	81
PR6	Timer6 Period Register							81	
TMR8	Timer8 Regis	ter							81
T8CON	_	T8OUTPS3	T8OUTPS2	T8OUTPS1	T8OUTPS0	TMR8ON	T8CKPS1	T8CKPS0	81
PR8	Timer8 Period	d Register							81
TMR10	Timer10 Register							81	
T10CON	_	T10OUTPS3	T10OUTPS2	T10OUTPS1	T10OUTPS0	TMR100N	T10CKPS1	T10CKPS0	81
PR10	Timer10 Period Register							81	
TMR12	Timer12 Register							81	
T12CON	_	T12OUTPS3	T12OUTPS2	T12OUTPS1	T12OUTPS0	TMR12ON	T12CKPS1	T12CKPS0	81
PR12	Timer12 Period Register							81	
CCPTMRS0	C3TSEL1	C3TSEL0	C2TSEL2	C2TSEL1	C2TSEL0	C1TSEL2	C1TSEL1	C1TSEL0	81
CCPTMRS1	C7TSEL1	C7TSEL0	_	C6TSEL0	_	C5TSEL0	C4TSEL1	C4TSEL0	81
CCPTMRS2	—	—	_	C10TSEL0 <sup>(1)</sup>	_	C9TSEL0 <sup>(1)</sup>	C8TSEL1	C8TSEL0	81

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer4/6/8/10/12 module.

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K22).

© 2009-2011 Microchip Technology Inc.

NOTES:

# 17.0 REAL-TIME CLOCK AND CALENDAR (RTCC)


The key features of the Real-Time Clock and Calendar (RTCC) module are:

- Time: hours, minutes and seconds
- Twenty-four hour format (military time)
- Calendar: weekday, date, month and year
- · Alarm configurable
- Year range: 2000 to 2099
- · Leap year correction
- · BCD format for compact firmware
- Optimized for low-power operation
- · User calibration with auto-adjust
- Calibration range: ±2.64 seconds error per month
- Requirements: external 32.768 kHz clock crystal
- · Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for an extended period with minimum to no intervention from the CPU. The module is optimized for low-power usage in order to provide extended battery life while keeping track of time.

The module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.

Hours are measured in 24-hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.



#### FIGURE 17-1: RTCC BLOCK DIAGRAM

# 17.1 RTCC MODULE REGISTERS

The RTCC module registers are divided into the following categories:

# **RTCC Control Registers**

- RTCCFG
- RTCCAL
- PADCFG1
- ALRMCFG
- ALRMRPT

# **RTCC Value Registers**

- RTCVALH
- RTCVALL

Both registers access the following registers:

- YEAR
- MONTH
- DAY
- WEEKDAY
- HOUR
- MINUTE
- SECOND

# **Alarm Value Registers**

- ALRMVALH
- ALRMVALL
   Both registers access the following registers:
  - ALRMMNTH
  - ALRMDAY
  - ALRMWD
  - ALRMHR
  - ALRMMIN
  - ALRMSEC
- Note: The RTCVALH and RTCVALL registers can be accessed through RTCRPT<1:0> (RTCCFG<1:0>). ALRMVALH and ALRMVALL can be accessed through ALRMPTR<1:0> (ALRMCFG<1:0>).

### 17.1.1 RTCC CONTROL REGISTERS

# **REGISTER 17-1: RTCCFG: RTCC CONFIGURATION REGISTER<sup>(1)</sup>**

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
RTCEN <sup>(2)</sup>		RTCWREN <sup>(4)</sup>	RTCSYNC	HALFSEC <sup>(3)</sup>	RTCOE	RTCPTR1	RTCPTR0
pit 7							bit (
egend:	. 1. 11		••		(	1	
R = Readable		W = Writable b	IT	-	nented bit, read		
n = Value at	PUR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
oit 7	RTCEN: RI	FCC Enable bit <sup>(2)</sup>					
		module is enabled					
	0 = RTCC	module is disabled	ł				
oit 6	Unimpleme	ented: Read as '0					
oit 5	RTCWREN	: RTCC Value Reg	gisters Write	Enable bit <sup>(4)</sup>			
		LH and RTCVALL					
		LH and RTCVALL	•		•	to by the user	
oit 4		RTCC Value Reg		•		ding if a valley o	
		LH, RTCVALL and valid data read. If					
		ed to be valid.	the register				
	0 = RTCVA	LH, RTCVALL and	ALCFGRP1	registers can t	pe read without	concern over a	rollover rippl
oit 3	HALFSEC:	Half-Second State	us bit <sup>(3)</sup>				
		half period of a s					
		alf period of a seco					
oit 2		FCC Output Enabl					
		clock output is ena clock output is dis					
oit 1-0		:0>: RTCC Value		dow Pointer bit	re i		
		e corresponding R	-			/ALH and RTC\	/ALL registers
		R<1:0> value deci					
	RTCVALH:						
	00 = Minute						
	01 = Weeko 10 = Month	•					
	11 = Reser						
	RTCVALL:						
	00 = Secon						
	01 = Hours						
	10 <b>= Day</b> 11 <b>= Year</b>						
		egister is only affe	-				
2: A	write to the R	TCEN bit is only a	lowed when	RICWREN = 1			

- 3: This bit is read-only; it is cleared to '0' on a write to the lower half of the MINSEC register.
- 4: The RTCWREN bit can only be written with the unlock sequence (see Example 17-1).

#### REGISTER 17-2: **RTCCAL: RTCC CALIBRATION REGISTER**

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CAL7  | CAL6  | CAL5  | CAL4  | CAL3  | CAL2  | CAL1  | CAL0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 7-0 CAL<7:0>: RTC Drift Calibration bits

01111111 = Maximum positive adjustment. Adds 508 RTC clock pulses every minute. .

00000001 = Minimum positive adjustment. Adds four RTC clock pulses every minute. 00000000 = No adjustment 11111111 = Minimum negative adjustment. Subtracts four RTC clock pulses every minute.
•
•

10000000 = Maximum negative adjustment. Subtracts 512 RTC clock pulses every minute.

# **REGISTER 17-3: PADCFG1: PAD CONFIGURATION REGISTER**

RDPU     REPU     RJPU <sup>(2)</sup> —     —     RTSECSEL1 <sup>(1)</sup> RTSECSEL0 <sup>(1)</sup> —	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	
bit 7	RDPU	REPU	RJPU <sup>(2)</sup>	—	—	RTSECSEL1 <sup>(1)</sup>	RTSECSEL0 <sup>(1)</sup>	_	
	bit 7							b	oit O

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7	RDPU: PORTD Pull-up Enable bit
	<ul> <li>1 = PORTD pull-up resistors are enabled by individual port latch values</li> <li>0 = All PORTD pull-up resistors are disabled</li> </ul>
bit 6	REPU: PORTE Pull-up Enable bit
	<ul> <li>1 = PORTE pull-up resistors are enabled by individual port latch values</li> <li>0 = All PORTE pull-up resistors are disabled</li> </ul>
bit 5	RJPU: PORTJ Pull-up Enable bit <sup>(2)</sup>
	<ul> <li>1 = PORTJ pull-up resistors are enabled by individual port latch values</li> <li>0 = All PORTJ pull-up resistors are disabled</li> </ul>
bit 4-3	Unimplemented: Read as '0'
bit 2-1	RTSECSEL<1:0>: RTCC Seconds Clock Output Select bits <sup>(1)</sup>
	11 = Reserved; do not use
	10 = RTCC source clock is selected for the RTCC pin (the pin can be LF-INTOSC or SOSC, depending on the RTCOSC (CONFIG3L<1>) bit setting)
	01 = RTCC seconds clock is selected for the RTCC pin
	00 = RTCC alarm pulse is selected for the RTCC pin
bit 0	Unimplemented: Read as '0'

Note 1: To enable the actual RTCC output, the RTCOE (RTCCFG<2>) bit must be set.

2: Available only in 80-pin parts.

#### R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 ALRMEN CHIME AMASK3 AMASK2 AMASK1 AMASK0 ALRMPTR1 ALRMPTR0 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 7 ALRMEN: Alarm Enable bit 1 = Alarm is enabled (cleared automatically after an alarm event whenever ALRMPTR<1:0> = 00 and CHIME = 0) 0 = Alarm is disabled bit 6 CHIME: Chime Enable bit 1 = Chime is enabled; ALRMPTR<1:0> bits are allowed to roll over from 00h to FFh 0 = Chime is disabled; ALRMPTR<1:0> bits stop once they reach 00h bit 5-2 AMASK<3:0>: Alarm Mask Configuration bits 0000 = Every half second 0001 = Every second 0010 = Every 10 seconds 0011 = Every minute 0100 = Every 10 minutes 0101 = Every hour 0110 = Once a day 0111 = Once a week 1000 = Once a month 1001 = Once a year (except when configured for February 29<sup>th</sup>, once every four years) 101x = Reserved – Do not use 11xx = Reserved – Do not use bit 1-0 ALRMPTR<1:0>: Alarm Value Register Window Pointer bits Points to the corresponding Alarm Value registers when reading the ALRMVALH and ALRMVALL registers. The ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches '00'. ALRMVALH: 00 = ALRMMIN 01 = ALRMWD 10 = ALRMMNTH 11 = Unimplemented ALRMVALL: 00 = ALRMSEC 01 = ALRMHR 10 = ALRMDAY 11 = Unimplemented

#### **REGISTER 17-4: ALRMCFG: ALARM CONFIGURATION REGISTER**

# REGISTER 17-5: ALRMRPT: ALARM REPEAT REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ARPT7 | ARPT6 | ARPT5 | ARPT4 | ARPT3 | ARPT2 | ARPT1 | ARPT0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The counter decrements on any alarm event. The counter is prevented from rolling over from 00h to FFh unless CHIME = 1.

### 17.1.2 RTCVALH AND RTCVALL REGISTER MAPPINGS

#### REGISTER 17-6: RESERVED REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	ble bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 Unimplemented: Read as '0'

# **REGISTER 17-7:** YEAR: YEAR VALUE REGISTER<sup>(1)</sup>

| R/W-x  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7  | •      |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4	YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit bits
	Contains a value from 0 to 9.

bit 3-0 **YRONE<3:0>:** Binary Coded Decimal Value of Year's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to the YEAR register is only allowed when RTCWREN = 1.

# **REGISTER 17-8:** MONTH: MONTH VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5	Unimplemented: Read as '0'
---------	----------------------------

bit 4 **MTHTEN0:** Binary Coded Decimal Value of Month's Tens Digit bits Contains a value of '0' or '1'.

bit 3-0 **MTHONE<3:0>:** Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# REGISTER 17-9: DAY: DAY VALUE REGISTER<sup>(1)</sup>

Γ.

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>DAYTEN&lt;1:0&gt;:</b> Binary Coded Decimal value of Day's Tens Digit bits Contains a value from 0 to 3.
bit 3-0	<b>DAYONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Day's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# REGISTER 17-10: WEEKDAY: WEEKDAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

### bit 7-3 Unimplemented: Read as '0'

bit 2-0 **WDAY<2:0>:** Binary Coded Decimal Value of Weekday Digit bits Contains a value from 0 to 6.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# REGISTER 17-11: HOUR: HOUR VALUE REGISTER<sup>(1)</sup>

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-6	Unimplemented: Read as '0'
bit 5-4	<b>HRTEN&lt;1:0&gt;:</b> Binary Coded Decimal Value of Hour's Tens Digit bits Contains a value from 0 to 2.
bit 3-0	<b>HRONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Hour's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

#### REGISTER 17-12: MINUTE: MINUTE VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-4	<b>MINTEN&lt;2:0&gt;:</b> Binary Coded Decimal Value of Minute's Tens Digit bits Contains a value from 0 to 5.
bit 3-0	<b>MINONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Minute's Ones Digit bits Contains a value from 0 to 9.

# REGISTER 17-13: SECOND: SECOND VALUE REGISTER

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

R = Readable bit W = Writat	ble bit U = Unimplemente	ed bit, read as '0'
-n = Value at POR '1' = Bit is	set '0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-4	<b>SECTEN&lt;2:0&gt;:</b> Binary Coded Decimal Value of Second's Tens Digit bits Contains a value from 0 to 5.
bit 3-0	<b>SECONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Second's Ones Digit bits Contains a value from 0 to 9.

#### 17.1.3 ALRMVALH AND ALRMVALL REGISTER MAPPINGS

# REGISTER 17-14: ALRMMNTH: ALARM MONTH VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 7	•			•		•	bit 0
Legend:							

•			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as '0'
bit 4	<b>MTHTEN0:</b> Binary Coded Decimal Value of Month's Tens Digit bits Contains a value of '0' or '1'.
bit 3-0	<b>MTHONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Month's Ones Digit bits Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# REGISTER 17-15: ALRMDAY: ALARM DAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-4	DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit bits
	Contains a value from 0 to 3.
bit 3-0	DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit bits
	Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# **REGISTER 17-16:** ALRMWD: ALARM WEEKDAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	_	—	WDAY2	WDAY1	WDAY0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-3	Unimplemented: Read as '0'
---------	----------------------------

bit 2-0	WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit bits
	Contains a value from 0 to 6.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# REGISTER 17-17: ALRMHR: ALARM HOURS VALUE REGISTER<sup>(1)</sup>

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit bits
	Contains a value from 0 to 2.
bit 3-0	HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit bits
	Contains a value from 0 to 9.

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

U-0	R/W-x						
_	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-4	MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit bits
	Contains a value from 0 to 5.
bit 3-0	<b>MINONE&lt;3:0&gt;:</b> Binary Coded Decimal Value of Minute's Ones Digit bits Contains a value from 0 to 9.

# REGISTER 17-19: ALRMSEC: ALARM SECONDS VALUE REGISTER

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 Unimplemented: Read as '0'

bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit bits Contains a value from 0 to 5.

bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit bits Contains a value from 0 to 9.

# 17.1.4 RTCEN BIT WRITE

RTCWREN (RTCCFG<5>) must be set before a write to RTCEN can take place. Any write to the RTCEN bit, while RTCWREN = 0, will be ignored.


Like the RTCEN bit, the RTCVALH and RTCVALL registers can only be written to when RTCWREN = 1. A write to these registers, while RTCWREN = 0, will be ignored.

FIGURE 17-2: TIMER DIGIT FORMAT


# 17.2 Operation

# 17.2.1 REGISTER INTERFACE

The register interface for the RTCC and alarm values is implemented using the Binary Coded Decimal (BCD) format. This simplifies the firmware when using the module as each of the digits is contained within its own 4-bit value (see Figure 17-2 and Figure 17-3).




# FIGURE 17-3: ALARM DIGIT FORMAT



# 17.2.2 CLOCK SOURCE

As previously mentioned, the RTCC module is intended to be clocked by an external Real-Time Clock (RTC) crystal oscillating at 32.768 kHz, but an internal oscillator can be used. The RTCC clock selection is decided by the RTCOSC bit (CONFIG3L<0>).

#### FIGURE 17-4: CLOCK SOURCE MULTIPLEXING



#### 17.2.2.1 Real-Time Clock Enable

The RTCC module can be clocked by an external 32.768 kHz crystal (SOSC oscillator), or the LF-INTOSC oscillator, which can be selected in CONFIG3L<0>.

If the external clock is used, the SOSC oscillator should be enabled via the SOSCGO bit (OSCCON2<3>). If LF-INTOSC is providing the clock, the INTOSC clock can be brought out to the RTCC pin by the RTSEC-SEL<1:0> bits (PADCFG<2:1>).

# 17.2.3 DIGIT CARRY RULES

This section explains which timer values are affected when there is a rollover:

- Time of Day: From 23:59:59 to 00:00:00 with a carry to the Day field
- Month: From 12/31 to 01/01 with a carry to the Year field
- Day of Week: From 6 to 0 with no carry (see Table 17-1)
- Year Carry: From 99 to 00; this also surpasses the use of the RTCC

For the day-to-month rollover schedule, see Table 17-2.

Because the following values are in BCD format, the carry to the upper BCD digit occurs at the count of 10, not 16 (SECONDS, MINUTES, HOURS, WEEKDAY, DAYS and MONTHS).

#### TABLE 17-1: DAY OF WEEK SCHEDULE

Calibration of the crystal can be done through this

module to yield an error of 3 seconds or less per month.

(For further details, see Section 17.2.9 "Calibration".)

Day of Week						
Sunday	0					
Monday	1					
Tuesday	2					
Wednesday	3					
Thursday	4					
Friday	5					
Saturday	6					

#### TABLE 17-2: DAY-TO-MONTH ROLLOVER SCHEDULE

Maximum Day Field
31
28 or 29 <sup>(1)</sup>
31
30
31
30
31
31
30
31
30
31

Note 1: See Section 17.2.4 "Leap Year".

# 17.2.4 LEAP YEAR

Since the year range on the RTCC module is 2000 to 2099, the leap year calculation is determined by any year divisible by four in the above range. Only February is affected in a leap year.

February will have 29 days in a leap year and 28 days in any other year.

#### 17.2.5 GENERAL FUNCTIONALITY

All Timer registers containing a time value of seconds or greater are writable. The user configures the time by writing the required year, month, day, hour, minutes and seconds to the Timer registers, via Register Pointers. (See Section 17.2.8 "Register Mapping".)

The timer uses the newly written values and proceeds with the count from the required starting point.

The RTCC is enabled by setting the RTCEN bit (RTCCFG<7>). If enabled, while adjusting these registers, the timer still continues to increment. However, any time the MINSEC register is written to, both of the timer prescalers are reset to '0'. This allows fraction of a second synchronization.

The Timer registers are updated in the same cycle as the write instruction's execution by the CPU. The user must ensure that when RTCEN = 1, the updated registers will not be incremented at the same time. This can be accomplished in several ways:

- By checking the RTCSYNC bit (RTCCFG<4>)
- By checking the preceding digits from which a carry can occur
- By updating the registers immediately following the seconds pulse (or an alarm interrupt)

The user has visibility to the half-second field of the counter. This value is read-only and can be reset only by writing to the lower half of the SECONDS register.

#### 17.2.6 SAFETY WINDOW FOR REGISTER READS AND WRITES

The RTCSYNC bit indicates a time window during which the RTCC Clock Domain registers can be safely read and written without concern about a rollover. When RTCSYNC = 0, the registers can be safely accessed by the CPU.

Whether RTCSYNC = 1 or 0, the user should employ a firmware solution to ensure that the data read did not fall on a rollover boundary, resulting in an invalid or partial read. This firmware solution would consist of reading each register twice and then comparing the two values. If the two values matched, then a rollover did not occur.

# 17.2.7 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RTCCFG<5>) must be set.

To avoid accidental writes to the RTCC Timer register, it is recommended that the RTCWREN bit (RTCCFG<5>) be kept clear when not writing to the register. For the RTCWREN bit to be set, there is only one instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN. For that reason, it is recommended that users follow the code example in Example 17-1.

# EXAMPLE 17-1: SETTING THE RTCWREN BIT

movlw	0x55	
movwf	EECON2	
movlw	0xAA	
movwf	EECON2	
bsf	RTCCFG, RTCWREN	

#### 17.2.8 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Timer registers are accessed through corresponding Register Pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTRx bits (RTCCFG<1:0>) to select the required Timer register pair.

By reading or writing to the RTCVALH register, the RTCC Pointer value (RTCPTR<1:0>) decrements by '1' until it reaches '00'. When '00' is reached, the MINUTES and SECONDS value is accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 17-3:	<b>RTCVALH AND RTCVALL</b>
	REGISTER MAPPING

RTCPTR<1:0>	RTCC Value Register Window				
KICPIK(I.0>	RTCVALH	RTCVALL			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	—	YEAR			

The Alarm Value register windows (ALRMVALH and ALRMVALL) use the ALRMPTR bits (ALRMCFG<1:0>) to select the desired alarm register pair.

By reading or writing to the ALRMVALH register, the Alarm Pointer value, ALRMPTR<1:0>, decrements by one until it reaches '00'. When it reaches '00', the ALRMMIN and ALRMSEC value is accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

# TABLE 17-4:ALRMVAL REGISTER<br/>MAPPING

ALRMPTR<1:0>	Alarm Value Register Window				
ALRIVIPIR (1.0>	ALRMVALH	ALRMVALL			
0 0	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	—	—			

# 17.2.9 CALIBRATION

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than three seconds per month.

To perform this calibration, find the number of error clock pulses and store the value into the lower half of the RTCCAL register. The 8-bit, signed value, loaded into RTCCAL, is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute.

To calibrate the RTCC module:

- 1. Use another timer resource on the device to find the error of the 32.768 kHz crystal.
- 2. Convert the number of error clock pulses per minute (see Equation 17-1).

# EQUATION 17-1: CONVERTING ERROR CLOCK PULSES

(Ideal Frequency (32,758) – Measured Frequency) \* 60 = Error Clocks per Minute

- If the oscillator is *faster* than ideal (negative result from Step 2), the RCFGCALL register value needs to be negative. This causes the specified number of clock pulses to be subtracted from the timer counter, once every minute.
- If the oscillator is *slower* than ideal (positive result from Step 2), the RCFGCALL register value needs to be positive. This causes the specified number of clock pulses to be added to the timer counter, once every minute.
- 3. Load the RTCCAL register with the correct value.

Writes to the RTCCAL register should occur only when the timer is turned off or immediately after the rising edge of the seconds pulse.

Note:	In determining the crystal's error value, it								
	is the user's responsibility to include the								
	crystal's initial error from drift due to								
	temperature or crystal aging.								

# 17.3 Alarm

The Alarm features and characteristics are:

- Configurable from half a second to one year
- Enabled using the ALRMEN bit (ALRMCFG<7>, Register 17-4)
- · Offers one-time and repeat alarm options

# 17.3.1 CONFIGURING THE ALARM


The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. The bit will not be cleared if the CHIME bit = 1 or if ALRMRPT  $\neq 0$ .

The interval selection of the alarm is configured through the ALRMCFG bits (AMASK<3:0>) (see Figure 17-5). These bits determine which, and how many, digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The number of times this occurs, after the alarm is enabled, is stored in the ALRMRPT register.

**Note:** While the alarm is enabled (ALRMEN = 1), changing any of the registers, other than the RTCCAL, ALRMCFG and ALRMRPT registers and the CHIME bit, can result in a false alarm event leading to a false alarm interrupt. To avoid this, only change the timer and alarm values while the alarm is disabled (ALRMEN = 0). It is recommended that the ALRMCFG and ALRMRPT registers and CHIME bit be changed when RTCSYNC = 0.





When ALRMCFG = 00 and the CHIME bit = 0 (ALRMCFG<6>), the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading the ALRMRPT register with FFh.

After each alarm is issued, the ALRMRPT register is decremented by one. Once the register has reached '00', the alarm will be issued one last time.

After the alarm is issued a last time, the ALRMEN bit is cleared automatically and the alarm is turned off. Indefinite repetition of the alarm can occur if the CHIME bit = 1.

When CHIME = 1, the alarm is not disabled when the ALRMRPT register reaches '00', but it rolls over to FF and continues counting indefinitely.

# 17.3.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. Additionally, an alarm pulse output is provided that operates at half the frequency of the alarm.

The alarm pulse output is completely synchronous with the RTCC clock and can be used as a trigger clock to other peripherals. This output is available on the RTCC pin. The output pulse is a clock with a 50% duty cycle and a frequency half that of the alarm event (see Figure 17-6).

The RTCC pin also can output the seconds clock. The user can select between the alarm pulse, generated by the RTCC module, or the seconds clock output.

The RTSECSEL<1:0> bits (PADCFG1<2:1>) select between these two outputs:

- Alarm pulse RTSECSEL<1:0> = 00
- Seconds clock RTSECSEL<1:0> = 01

FIGURE 17-6:	TIMER PULSE GENERATION
RTCEN b	it
ALRMEN b	it
RTCC Alarm Ever	ıt / / /
RTCC Pi	

# 17.4 Sleep Mode

The timer and alarm continue to operate while in Sleep mode. The operation of the alarm is not affected by Sleep, as an alarm event can always wake up the CPU.

The Idle mode does not affect the operation of the timer or alarm.

# 17.5 Reset

# 17.5.1 DEVICE RESET

When a device Reset occurs, the ALRMRPT register is forced to its Reset state, causing the alarm to be disabled (if enabled prior to the Reset). If the RTCC was enabled, it will continue to operate when a basic device Reset occurs.

# 17.5.2 POWER-ON RESET (POR)

The RTCCFG and ALRMRPT registers are reset only on a POR. Once the device exits the POR state, the clock registers should be reloaded with the desired values.

The timer prescaler values can be reset only by writing to the SECONDS register. No device Reset can affect the prescalers.

# 17.6 Register Maps

 Table 17-5, Table 17-6 and Table 17-7 summarize the registers associated with the RTCC module.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets on Page:
RTCCFG	RTCEN		RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	80
RTCCAL	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	80
PADCFG1	RDPU	REPU	RJPU <sup>(1)</sup>	—	_	RTSECSEL1	RTSECSEL0	—	80
ALRMCFG	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	80
ALRMRPT	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	80

### TABLE 17-5: RTCC CONTROL REGISTERS

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 80-pin devices.

Note 1: Not available on 64-pin devices.

#### TABLE 17-6: RTCC VALUE REGISTERS

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets on Page:
RTCVALH	VALH RTCC Value High Register Window Based on RTCPTR<1:0>								80
RTCVALL	RTCC Value Low Register Window Based on RTCPTR<1:0>							80	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 80-pin devices.

# TABLE 17-7: ALARM VALUE REGISTERS

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets on Page:
ALRMVALH	Alarm Value High Register Window Based on ALRMPTR<1:0>								
ALRMVALL	Alarm Value Low Register Window Based on ALRMPTR<1:0>								80

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal for 80-pin devices.

NOTES:

# 18.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18F87K90 family devices have seven CCP (Capture/Compare/PWM) modules, designated CCP4 through CCP10. All the modules implement standard Capture, Compare and Pulse-Width Modulation (PWM) modes.

**Note:** Throughout this section, generic references are used for register and bit names that are the same, except for an 'x' variable that indicates the item's association with the specific CCP module. For example, the control register is named CCPxCON and refers to CCP4CON through CCP10CON.

Each CCP module contains a 16-bit register that can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. For the sake of clarity, all CCP module operation in the following sections is described with respect to CCP4, but is equally applicable to CCP5 through CCP10.

Note: The CCP9 and CCP10 modules are disabled on the devices with 32 Kbytes of program memory (PIC18FX5K90).

# REGISTER 18-1: CCPxCON: CCPx CONTROL REGISTER (CCP4-CCP10 MODULES)<sup>(1)</sup>

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0				
bit 7						·	bit 0				
Legend:											
R = Read	able bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'					
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 7-6	Unimplemen	ted: Read as '	)'								
bit 5-4	DCxB<1:0>:	PWM Duty Cyc	le for CCPx N	lodule bits (bit 1	, bit 0)						
	Capture mod	<u>e:</u>									
	Unused.										
	Compare mo	<u>de</u> :									
	Unused.										
	<u>PWM mode:</u>	a tha two I agat	Cignificant bit	o (hit 1 and hit (	)) of the 10 bit	DW/M duty ava	la Tha aight				
				s (bit 1 and bit (			ie. The eight				
bit 3-0	Most Significant bits (DCxB<9:2>) of the duty cycle are found in CCPRxL. CCPxM<3:0>: CCPx Module Mode Select bits										
	0000 = Cap	0000 = Capture/Compare/PWM disabled (resets CCPx module)									
	0001 = Rese										
			gle output on	match (CCPxIF	bit is set)						
	0011 = Res	ervea ture mode: evei	a, falling adga								
		ture mode: even									
		ture mode: ever		lae							
		ture mode: ever									
	1000 = Com is se	·	ialize CCPx p	in low; on comp	are match, for	ce CCPx pin hi	gh (CCPxIF bit				
	1001 = Com is se	•	ialize CCPx p	in high; on com	pare match, fo	rce CCPx pin lo	ow (CCPxIF bit				
	1010 = Com	,	nerate softwa	re interrupt on c	ompare match	(CCPxIF bit is	set, CCPx pin				
		npare mode: Sp	ecial Event Tr	igger; reset time	er on CCPx ma	atch (CCPxIF bi	t is set) <sup>(2)</sup>				
Note 1:	The CCP9 and C (PIC18FX5K90).		are not availa	ble on devices	with 32 Kbytes	of program me	emory				

2: CCPxM<3:0> = 1011 will only reset the timer and not start the A/D conversion on a CCPx match.

R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
C7TSEL1	C7TSEL0		C6TSEL0		C5TSEL0	C4TSEL1	C4TSEL0
bit 7							bit 0
Legend:							
R = Readable bit W = Wr			bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-6	C7TSEL<1:0	>: CCP7 Timer	Selection bits	3			
	00 = CCP7 i	s based off of	FMR1/TMR2				
		s based off of					
		s based off of					
	11 = CCP7 i	s based off of	rmr5/tmr8				
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	C6TSEL0: CO	CP6 Timer Sele	ection bit				
	0 = CCP6 is	based off of TN	/IR1/TMR2				
	1 = CCP6 is	based off of TN	/IR5/TMR2				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	C5TSEL0: CO	CP5 Timer Sele	ection bit				
	0 = CCP5 is	based off of TN	/IR1/TMR2				
	1 = CCP5 is	based off of TM	/IR5/TMR4				
bit 1-0	C4TSEL<1:0	>: CCP4 Timer	Selection bits	3			
	00 = CCP4 i	s based off of	MR1/TMR2				
	01 = CCP4 i	s based off of	rmr3/tmr4				
		s based off of	FMR3/TMR6				
	11 = Reserv	ed; do not use					


# REGISTER 18-2: CCPTMRS1: CCPx TIMER SELECT REGISTER 1

### REGISTER 18-3: CCPTMRS2: CCPx TIMER SELECT REGISTER 2

U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	C10TSEL0 <sup>(1)</sup>	—	C9TSEL0 <sup>(1)</sup>	C8TSEL1	C8TSEL0
bit 7							bit 0

Legend:				
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7-5	Unimple	mented: Read as '0'		
bit 4	C10TSEI	_0: CCP10 Timer Selection b	<sub>it</sub> (1)	
		10 is based off of TMR1/TMF 10 is based off of TMR7/TMF		
bit 3	Unimple	mented: Read as '0'		
bit 2	C9TSEL	D: CCP9 Timer Selection bit <sup>(1</sup>	)	
		9 is based off of TMR1/TMR2 9 is based off of TMR7/TMR4		
bit 1-0	C8TSEL	<1:0>: CCP8 Timer Selection	n bits	
	00 = CC 01 = CC 10 = CC	<u>2-Kbyte device variants</u> : P8 is based off of TMR1/TM P8 is based off of TMR7/TM P8 is based off of TMR7/TM served; do not use	R4	
	00 = CC	oyte device variants (PIC18F8 P8 is based off of TMR1/TM P8 is based off of TMR1/TM	R2	

- 10 = CCP8 is based off of TMR1/TMR6
- 11 = Reserved; do not use



# REGISTER 18-4: CCPRxL: CCPx PERIOD LOW BYTE REGISTER

| R/W-x   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| CCPRxL7 | CCPRxL6 | CCPRxL5 | CCPRxL4 | CCPRxL3 | CCPRxL2 | CCPRxL1 | CCPRxL0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 CCPRxL<7:0>: CCPx Period Register Low Byte bits <u>Capture Mode:</u> Capture register low byte. <u>Compare Mode:</u> Compare register low byte. <u>PWM Mode:</u> Duty Cycle register low byte.

# REGISTER 18-5: CCPRxH: CCPx PERIOD HIGH BYTE REGISTER

| R/W-x   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| CCPRxH7 | CCPRxH6 | CCPRxH5 | CCPRxH4 | CCPRxH3 | CCPRxH2 | CCPRxH1 | CCPRxH0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7-0 CCPRxH<7:0>: CCPx Period Register High Byte bits <u>Capture Mode:</u> Capture register high byte. <u>Compare Mode:</u> Compare register high byte. <u>PWM Mode:</u> Duty Cycle Buffer register high byte.

# **18.1 CCP Module Configuration**

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

#### 18.1.1 CCP MODULES AND TIMER RESOURCES

The CCP modules utilize Timers, 1 through 8, which varies with the selected mode. Various timers are available to the CCP modules in Capture, Compare or PWM modes, as shown in Table 18-1.

#### TABLE 18-1: CCP MODE – TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1, Timer3, Timer 5 or Timer7
Compare	Timer 1, Timer 3, Timer 5 of Timer 7
PWM	Timer2, Timer4, Timer 6 or Timer8

The assignment of a particular timer to a module is determined by the Timer to CCP enable bits in the CCPTMRSx registers (see Register 18-2 and Register 18-3). All of the modules may be active at once and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time.

The CCPTMRS1 register selects the timers for CCP modules, 7, 6, 5 and 4, and the CCPTMRS2 register selects the timers for CCP modules, 10, 9 and 8. The possible configurations are shown in Table 18-2 and Table 18-3.

# TABLE 18-2: TIMER ASSIGNMENTS FOR CCP MODULES 4, 5, 6 AND 7

				CC	CPTMRS	31 Registe	r					
CCP4				CCP5		CCP6				CCP7		
C4TSEL <1:0>	Capture/ Compare Mode	PWM Mode	C5TSEL0	Capture/ Compare Mode	PWM Mode	C6TSEL0	Capture/ Compare Mode	PWM Mode	C7TSEL <1:0>	Capture/ Compare Mode	PWM Mode	
0 0	TMR1	TMR2	0	TMR1	TMR2	0	TMR1	TMR2	0 0	TMR1	TMR2	
0 1	TMR3	TMR4	1	TMR5	TMR4	1	TMR5	TMR2	0 1	TMR5	TMR4	
1 0	TMR3	TMR6							1 0	TMR5	TMR6	
11	1 1 Reserved <sup>(1)</sup>						1 1	TMR5	TMR8			

Note 1: Do not use the reserved bits.

# TABLE 18-3: TIMER ASSIGNMENTS FOR CCP MODULES 8, 9 AND 10

				C	CPTMF	RS2 Regist	ter				
CCP8			CCP8 Devices with 32 Kbytes <sup>(1)</sup>			ССР9 <sup>(1)</sup>			CCP10 <sup>(1)</sup>		
C8TSEL <1:0>	Capture/ Compare Mode	PWM Mode	C8TSEL <1:0>	Capture/ Compare Mode	PWM Mode	C9TSEL0	Capture/ Compare Mode	PWM Mode	C10TSEL0	Capture/ Compare Mode	PWM Mode
0 0	TMR1	TMR2	0 0	TMR1	TMR2	0	TMR1	TMR2	0	TMR1	TMR2
0 1	TMR7	TMR4	0 1	TMR1	TMR4	1	TMR7	TMR4	1	TMR7	TMR2
1 0	TMR7	TMR6	1 0	TMR1	TMR6						
1 1	Reserv	ed <sup>(2)</sup>	1 1	Reserve	ed <sup>(2)</sup>						

**Note 1:** The module is not available for devices with 32 Kbytes of program memory.

2: Do not use the reserved bits.

# 18.1.2 OPEN-DRAIN OUTPUT OPTION

When operating in Output mode (the Compare or PWM modes), the drivers for the CCPx pins can be optionally configured as open-drain outputs. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor and allows the output to communicate with external circuits without the need for additional level shifters.

The open-drain output option is controlled by the CCPxOD bits (ODCON2<7:2>). Setting the appropriate bit configures the pin for the corresponding module for open-drain operation.

#### 18.1.3 PIN ASSIGNMENT FOR CCP6, CCP7, CCP8 AND CCP9

The pin assignment for CCP6/7/8/9 (Capture input, Compare and PWM output) can change, based on the device configuration.

The ECCPMX Configuration bit (CONFIG3H<1>) determines the pin to which CCP6/7/8/9 is multiplexed. The pin assignments for these CCP modules are given in Table 18-4.

TABLE 18-4: CCP PIN ASSIGNMENT

ECCPMX	Pin Mapped To							
Value	CCP6	6 CCP7 CCP8		CC9				
1 (Default)	RE6	RE5	RE4	RE3				
0	RH7	RH6	RH5	RH4				

# 18.2 Capture Mode

In Capture mode, the CCPR4H:CCPR4L register pair captures the 16-bit value of the TMR1 or TMR3 register when an event occurs on the CCP4 pins. An event is defined as one of the following:

- · Every falling edge
- Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge

The event is selected by the mode select bits, CCP4M<3:0> (CCP4CON<3:0>). When a capture is made, the interrupt request flag bit, CCP4IF (PIR4<1>), is set. (It must be cleared in software.) If another capture occurs before the value in CCPR4 is read, the old captured value is overwritten by the new captured value.

Figure 18-1 shows the Capture mode block diagram.

### 18.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

Note:	If RC1 or RE7 is configured as a CCP4									
	output, a write to the PORT causes a									
	capture condition.									


### 18.2.2 TIMER1/3/5/7 MODE SELECTION

For the available timers (1/3/5/7) to be used for the capture feature, the used timers must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work.

The timer to be used with each CCP module is selected in the CCPTMRSx registers. (See Section 18.1.1 "CCP Modules and Timer Resources".)

Details of the timer assignments for the CCP modules are given in Table 18-2 and Table 18-3.





#### 18.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP4IE bit (PIE4<1>) clear to avoid false interrupts and should clear the flag bit, CCP4IF, following any such change in operating mode.

#### 18.2.4 CCP PRESCALER

There are four prescaler settings in Capture mode. They are specified as part of the operating mode selected by the mode select bits (CCP4M<3:0>). Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter. Switching from one capture prescaler to another may generate an interrupt. Doing that also will not clear the prescaler counter – meaning the first capture may be from a non-zero prescaler.

Example 18-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 18-1:		CHANGING BETWEEN CAPTURE PRESCALERS
CIDE	CCDACON	· Turp CCD module off

CLRF	CCP4CON	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP4CON	;	Load CCP4CON with
		;	this value

# 18.3 Compare Mode

In Compare mode, the 16-bit CCPR4 register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCP4 pin can be:

- Driven high
- Driven low
- Toggled (high-to-low or low-to-high)
- Unchanged (that is, reflecting the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCP4M<3:0>). At the same time, the interrupt flag bit, CCP4IF, is set.

Figure 18-2 shows the Compare mode block diagram

#### 18.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note: Clearing the CCP4CON register will force the RC1 or RE7 compare output latch (depending on device configuration) to the default low level. This is not the PORTC or PORTE I/O data latch.

#### 18.3.2 TIMER1/3/5/7 MODE SELECTION

If the CCP module is using the compare feature in conjunction with any of the Timer1/3/5/7 timers, the timers must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the compare operation may not work.

**Note:** Details of the timer assignments for the CCP modules are given in Table 18-2 and Table 18-3.

### 18.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCP4M<3:0> = 1010), the CCP4 pin is not affected. Only a CCP interrupt is generated, if enabled, and the CCP4IE bit is set.


#### 18.3.4 SPECIAL EVENT TRIGGER

Both CCP modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCP4M<3:0> = 1011).

For either CCP module, the Special Event Trigger resets the timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable Period register for either timer.

The Special Event Trigger for CCP4 cannot start an A/D conversion.

Note: The Special Event Trigger of ECCP1 can start an A/D conversion, but the A/D Converter needs to be enabled. For more information, see Section 19.0 "Enhanced Capture/Compare/PWM (ECCP) Module".



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	75
RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR	76
PIR4	CCP10IF <sup>(1)</sup>	CCP9IF <sup>(1)</sup>	CCP8IF	CCP7IF	CCP6IF	CCP5IF	CCP4IF	CCP3IF	77
PIE4	CCP10IE <sup>(1)</sup>	CCP9IE <sup>(1)</sup>	CCP8IE	CCP7IE	CCP6IE	CCP5IE	CCP4IE	CCP3IE	77
IPR4	CCP10IP(1)	CCP9IP <sup>(1)</sup>	CCP8IP	CCP7IP	CCP6IP	CCP5IP	CCP4IP	CCP3IP	77
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	78
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	78
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	78
TRISH <sup>(2)</sup>	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	78
TMR1L	Timer1 Regi	ster Low Byt	e						76
TMR1H	Timer1 Regi	ster High By	te						76
TMR3L	Timer3 Regi	ster Low Byt	e						77
TMR3H	Timer3 Regi	ster High By	te						77
TMR5L	Timer5 Regi	ster Low Byt	e						82
TMR5H	Timer5 Regi	ster High By	te						82
TMR7L <sup>(1)</sup>	Timer7 Regi	ster Low Byt	e						81
TMR7H <sup>(1)</sup>	Timer7 Regi	ster High By	te						81
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	T1SYNC	RD16	TMR10N	76
T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	SOSCEN	T3SYNC	RD16	TMR3ON	77
T5CON	TMR5CS1	TMR5CS0	T5CKPS1	T5CKPS0	SOSCEN	T5SYNC	RD16	TMR5ON	82
T7CON <sup>(1)</sup>	TMR7CS1	TMR7CS0	T7CKPS1	T7CKPS0	SOSCEN	T7SYNC	RD16	TMR7ON	81
CCPR4L	Capture/Cor	npare/PWM	Register 4	Low Byte				1	82
CCPR4H	Capture/Cor	mpare/PWM	Register 4	High Byte					82
CCPR5L	Capture/Cor	mpare/PWM	Register 5	Low Byte					82
CCPR5H	Capture/Cor	mpare/PWM	Register 5	High Byte					82
CCPR6L	Capture/Cor	mpare/PWM	Register 6	Low Byte					82
CCPR6H	Capture/Cor	mpare/PWM	Register 6	High Byte					82
CCPR7L	Capture/Cor	mpare/PWM	Register 7	Low Byte					82
CCPR7H	Capture/Cor	mpare/PWM	Register 7	High Byte					82
CCPR8L	Capture/Cor	mpare/PWM	Register 8	Low Byte					80
CCPR8H	Capture/Cor	mpare/PWM	Register 8	High Byte					80
CCPR9L <sup>(1)</sup>	Capture/Cor	mpare/PWM	Register 9	Low Byte					80
CCPR9H <sup>(1)</sup>	Capture/Cor	mpare/PWM	Register 9	High Byte					80
CCPR10L <sup>(1)</sup>	Capture/Cor	mpare/PWM	Register 10	) Low Byte					81
CCPR10H <sup>(1)</sup>	Capture/Cor	mpare/PWM	Register 10	) High Byte					80
CCP4CON			DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	82
CCP5CON			DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	82

# TABLE 18-5: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1/3/5/7

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare or Timer1/3/5/7.

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

**2:** Unimplemented in 64-pin devices.

#### TABLE 18-5: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1/3/5/7 (CONTINUED)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
CCP6CON	_	_	DC6B1	DC6B0	CCP6M3	CCP6M2	CCP6M1	CCP6M0	82
CCP7CON	_	_	DC7B1	DC7B0	CCP7M3	CCP7M2	CCP7M1	CCP7M0	82
CCP8CON	_	—	DC8B1	DC8B0	CCP8M3	CCP8M2	CCP8M1	CCP8M0	80
CCP9CON <sup>(1)</sup>	_	_	DC9B1	DC9B0	CCP9M3	CCP9M2	CCP9M1	CCP9M0	80
CCP10CON <sup>(1)</sup>	_	_	DC10B1	DC10B0	CCP10M3	CCP10M2	CCP10M1	CCP10M0	81
CCPTMRS1	C7TSEL1	C7TSEL0	_	C6TSEL0	—	C5TSEL0	C4TSEL1	C4TSEL0	81
CCPTMRS2		_	_	C10TSEL0		C9TSEL0	C8TSEL1	C8TSEL0	81

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare or Timer1/3/5/7.

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

**2:** Unimplemented in 64-pin devices.

# 18.4 PWM Mode

In Pulse-Width Modulation (PWM) mode, the CCP4 pin produces up to a 10-bit resolution PWM output. Since the CCP4 pin is multiplexed with a PORTC or PORTE data latch, the appropriate TRIS bit must be cleared to make the CCP4 pin an output.


Note:	Clearing the CCP4CON register will force
	the RC1 or RE7 output latch (depending
	on device configuration) to the default low
	level. This is not the PORTC or PORTE
	I/O data latch.

Figure 18-3 shows a simplified block diagram of the ECCP1 module in PWM mode.

For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 18.4.3** "Setup for PWM Operation".


# FIGURE 18-3:

SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 18-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 18-4: PWM OUTPUT



# 18.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

# EQUATION 18-1:

 $PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$ 

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP4 pin is set
   (An exception: If PWM duty cycle =
- (An exception: If PWM duty cycle = 0%, the CCP4 pin will not be set)
- The PWM duty cycle is latched from CCPR4L into CCPR4H

Note:	The	Timer2	postscalers	(see
	Sectior	n 14.0 "Tin	n <mark>er2 Module</mark> ") a	are not
	used in	the deter	mination of the	PWM
	frequen	cy. The po	stscaler could be	e used
	to have	a servo up	odate rate at a d	ifferent
	frequen	cy than the	PWM output.	

# 18.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR4L register (using CCP4 as an example) and to the CCP4CON<5:4> bits. Up to 10-bit resolution is available. The CCPR4L contains the eight MSbs and the CCP4CON<5:4> bits contain the two LSbs. This 10-bit value is represented by CCPR4L:CCP4CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

# **EQUATION 18-2:**

```
PWM Duty Cycle = (CCPR4L:CCP4CON<5:4>) •
Tosc • (TMR2 Prescale Value)
```

CCPR4L and CCP4CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR4H until after a match between PR2 and TMR2 occurs (that is, the period is complete). In PWM mode, CCPR4H is a read-only register.

The CCPR4H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR4H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP4 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by Equation 18-3:

# EQUATION 18-3:

PWM Resolution (max) = 
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP4 pin will not be cleared.

# TABLE 18-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	14	12	10	8	7	6.58

# 18.4.3 SETUP FOR PWM OPERATION

To configure the CCP module for PWM operation (with CCP4 as an example):

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR4L register and CCP4CON<5:4> bits.
- 3. Make the CCP4 pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCP4 module for PWM operation.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR	76
PIR4	CCP10IF <sup>(1)</sup>	CCP9IF <sup>(1)</sup>	CCP8IF	CCP7IF	CCP6IF	CCP5IF	CCP4IF	CCP3IF	77
PIE4	CCP10IE <sup>(1)</sup>	CCP9IE <sup>(1)</sup>	CCP8IE	CCP7IE	CCP6IE	CCP5IE	CCP4IE	CCP3IE	77
IPR4	CCP10IP <sup>(1)</sup>	CCP9IP <sup>(1)</sup>	CCP8IP	CCP7IP	CCP6IP	CCP5IP	CCP4IP	CCP3IP	77
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	78
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	78
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	78
TRISH	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	78
TMR2	Timer2 Regis	ster							76
TMR4	Timer4 Regis	ster							82
TMR6	Timer6 Regis	ster							81
TMR8	Timer8 Regis	ster							81
PR2	Timer2 Perio	d Register							76
PR4	Timer4 Perio	d Register							82
PR6	Timer6 Perio	d Register							81
PR8	Timer8 Perio	d Register							81
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	76
T4CON	—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	82
T6CON	—	T6OUTPS3	T6OUTPS2	T6OUTPS1	T6OUTPS0	TMR6ON	T6CKPS1	T6CKPS0	81
T8CON	_	T8OUTPS3	T8OUTPS2	T8OUTPS1	T8OUTPS0	TMR8ON	T8CKPS1	T8CKPS0	81
CCPR4L	Capture/Corr	npare/PWM F	legister 4 Low	v Byte					82
CCPR4H	Capture/Com	npare/PWM R	egister 4 Hig	h Byte					82
CCPR5L	Capture/Com	npare/PWM R	egister 5 Low	v Byte					82
CCPR5H	Capture/Com	npare/PWM R	egister 5 Hig	h Byte					82
CCPR6L	Capture/Com	npare/PWM R	egister 6 Low	v Byte					82
CCPR6H	Capture/Corr	npare/PWM F	legister 6 Hig	h Byte					82
CCPR7L	Capture/Com	npare/PWM R	egister 7 Low	v Byte					82
CCPR7H	Capture/Con	npare/PWM F	legister 7 Hig	h Byte					82
CCPR8L	Capture/Com	npare/PWM R	egister 8 Low	v Byte					80
CCPR8H	Capture/Com	npare/PWM R	egister 8 Hig	h Byte					80
CCPR9L <sup>(1)</sup>	Capture/Com	npare/PWM F	egister 9 Low	v Byte					80
CCPR9H <sup>(1)</sup>	Capture/Com	npare/PWM F	egister 9 Hig	h Byte					80
CCPR10L(1)	Capture/Corr	npare/PWM F	egister 10 Lo	w Byte					81

#### TABLE 18-7: REGISTERS ASSOCIATED WITH PWM AND TIMERS

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2/4/6/8.

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

TABLE 18-7:	REGISTERS ASSOCIATED WITH PWM AND TIMERS (CONTINUED)
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
CCPR10H <sup>(1)</sup>	Capture/Corr	pare/PWM R	egister 10 Hig	gh Byte					80
CCP4CON	—	_	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	82
CCP5CON	_		DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	82
CCP6CON	_		DC6B1	DC6B0	CCP6M3	CCP6M2	CCP6M1	CCP6M0	82
CCP7CON	—	-	DC7B1	DC7B0	CCP7M3	CCP7M2	CCP7M1	CCP7M0	82
CCP8CON	—	_	DC8B1	DC8B0	CCP8M3	CCP8M2	CCP8M1	CCP8M0	80
CCP9CON <sup>(1)</sup>	—	-	DC9B1	DC9B0	CCP9M3	CCP9M2	CCP9M1	CCP9M0	80
CCP10CON <sup>(1)</sup>	—	_	DC10B1	DC10B0	CCP10M3	CCP10M2	CCP10M1	CCP10M0	81
CCPTMRS1	C7TSEL1	C7TSEL0	—	C6TSEL0	—	C5TSEL0	C4TSEL1	C4TSEL0	81
CCPTMRS2	_			C10TSEL0	_	C9TSEL0	C8TSEL1	C8TSEL0	81

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2/4/6/8.

**Note 1:** Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

# 19.0 ENHANCED CAPTURE/COMPARE/PWM (ECCP) MODULE

PIC18F87K90 family devices have three Enhanced Capture/Compare/PWM (ECCP) modules: ECCP1, ECCP2 and ECCP3. These modules contain a 16-bit register, which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. These ECCP modules are upward compatible with CCP

**Note:** Throughout this section, generic references are used for register and bit names that are the same, except for an 'x' variable that indicates the item's association with the ECCP1, ECCP2 or ECCP3 module. For example, the control register is named CCPxCON and refers to CCP1CON, CCP2CON and CCP3CON.

ECCP1, ECCP2 and ECCP3 are implemented as standard CCP modules with Enhanced PWM capabilities. These include:

- Provision for two or four output channels
- · Output Steering modes
- · Programmable polarity
- Programmable dead-band control
- · Automatic shutdown and restart

The enhanced features are discussed in detail in Section 19.4 "PWM (Enhanced Mode)".

The ECCP1, ECCP2 and ECCP3 modules use the control registers, CCP1CON, CCP2CON and CCP3CON. The control registers, CCP4CON through CCP10CON, are for the CCP4 through CCP10 modules.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PxM1	PxM0	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7	ł						bit (
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, rea		id as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 7-6	PxM<1:0>: [	Enhanced PWN	1 Output Confi	ouration bits			
	If CCPxM<3:2> = 00, 01, 10:						
	xx = PxA is assigned as a capture/compare input/output; PxB, PxC and PxD are assigned as PORT pir						
	<u>If CCPxM&lt;3:2&gt; = 11:</u>						
	00 = Single output: PxA, PxB, PxC and PxD are controlled by steering (see Section 19.4.7 "Puls						
	Steering Mode")						
	<ul> <li>01 = Full-bridge output forward: PxD is modulated; PxA is active; PxB, PxC are inactive</li> <li>10 = Half-bridge output: PxA, PxB are modulated with dead-band control; PxC and PxD and</li> </ul>						
	assigned as PORT pins						
	11 = Full-bridge output reverse: PxB is modulated; PxC is active; PxA and PxD are inactive						
bit 5-4	DCxB<1:0>: PWM Duty Cycle Bit 1 and Bit 0						
	<u>Capture mode:</u> Unused.						
	Compare mode:						
	Unused.						
	<u>PWM mode:</u>						
	These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPRxL.						
bit 3-0	CCPxM<3:0>: ECCPx Mode Select bits						
	0000 = Capture/Compare/PWM off (resets ECCPx module)						
	0001 = Reserved						
	0010 = Compare mode: toggle output on match						
	0011 = Capture mode						
	0100 = Capture mode: every falling edge 0101 = Capture mode: every rising edge						
	0101 = Capture mode: every fourth rising edge						
	0111 = Capture mode: every 16 <sup>th</sup> rising edge						
	1000 = Compare mode: initialize the ECCPx pin low; set the output on a compare match (set CCPxIF						
	1001 = Compare mode: initialize the ECCPx pin high; clear the output on a compare match (set CCPxIF						
	1010 = Compare mode: generate a software interrupt only; ECCPx pin reverts to an I/O state						
	1011 = Compare mode: trigger special event (ECCPx resets TMR1 or TMR3, starts A/D conversion sets CCxIF bit)						
	1100 = PWM mode: PxA and PxC are active-high; PxB and PxD are active-high						
		M mode: PxA a					
	1110 = PWM mode: PxA and PxC are active-low: PxB and PxD are active-high						

# REGISTER 19-1: CCPxCON: ENHANCED CAPTURE/COMPARE/PWM x CONTROL

- 1110 = PWM mode: PxA and PxC are active-low; PxB and PxD are active-high
- 1111 = PWM mode: PxA and PxC are active-low; PxB and PxD are active-low

# REGISTER 19-2: CCPTMRS0: CCP TIMER SELECT 0 REGISTER

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| C3TSEL1 | C3TSEL0 | C2TSEL2 | C2TSEL1 | C2TSEL0 | C1TSEL2 | C1TSEL1 | C1TSEL0 |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

C3TSEL<1:0>: ECCP3 Timer Selection bits
00 = ECCP3 is based off of TMR1/TMR2 01 = ECCP3 is based off of TMR3/TMR4
10 = ECCP3 is based off of TMR3/TMR6 11 = ECCP3 is based off of TMR3/TMR8
C2TSEL<2:0>: ECCP2 Timer Selection bits
<ul> <li>000 = ECCP2 is based off of TMR1/TMR2</li> <li>001 = ECCP2 is based off of TMR3/TMR4</li> <li>010 = ECCP2 is based off of TMR3/TMR6</li> <li>011 = ECCP2 is based off of TMR3/TMR8</li> <li>100 = ECCP2 is based off of TMR3/TMR10; option is reserved on the 32-Kbyte device variant; do not use</li> </ul>
101 = Reserved; do not use 110 = Reserved; do not use
111 = Reserved; do not use
C1TSEL<2:0>: ECCP1 Timer Selection bits 000 = ECCP1 is based off of TMR1/TMR2 001 = ECCP1 is based off of TMR3/TMR4 010 = ECCP1 is based off of TMR3/TMR6 011 = ECCP1 is based off of TMR3/TMR8 100 = ECCP1 is based off of TMR3/TMR10; option is reserved on the 32-Kbyte device variant; do not use 101 = ECCP1 is based off of TMR3/TMR12; option is reserved on the 32-Kbyte device variant; do not use 110 = Reserved; do not use 111 = Reserved; do not use

In addition to the expanded range of modes available through the CCPxCON and ECCPxAS registers, the ECCP modules have two additional registers associated with Enhanced PWM operation and auto-shutdown features. They are:

- ECCPxDEL Enhanced PWM Control
- PSTRxCON Pulse Steering Control

# **19.1 ECCP Outputs and Configuration**

The Enhanced CCP module may have up to four PWM outputs, depending on the selected operating mode. The CCPxCON register is modified to allow control over four PWM outputs: ECCPx/PxA, PxB, PxC and PxD. Applications can use one, two or four of these outputs.

The outputs that are active depend on the selected ECCP operating mode. The pin assignments are summarized in Table 19-3.

To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the PxM<1:0> and CCPxM<3:0> bits. The appropriate TRIS direction bits for the PORT pins must also be set as outputs.

### 19.1.1 ECCP MODULE AND TIMER RESOURCES

The ECCP modules use Timers, 1, 2, 3, 4, 6, 8, 10 or 12, depending on the mode selected. These timers are available to CCP modules in Capture, Compare or PWM modes, as shown in Table 19-1.

### TABLE 19-1: ECCP MODE – TIMER RESOURCE

ECCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2, Timer4, Timer6, Timer8, Timer10 or Timer12

The assignment of a particular timer to a module is determined by the timer to ECCP enable bits in the CCPTMRSx register (Register 19-2). The interactions between the two modules are depicted in Figure 19-1. Capture operations are designed to be used when the timer is configured for Synchronous Counter mode. Capture operations may not work as expected if the associated timer is configured for Asynchronous Counter mode.

### 19.1.2 ECCP PIN ASSIGNMENT

The pin assignment for ECCPx (capture input, compare and PWM output) can change, based on device configuration. The ECCPMX (CONFIG3H<1>) Configuration bit determines which pins, ECCP1 and ECCP3, are multiplexed to.

- Default/ECCPMX = 1:
  - ECCP1 (P1B/P1C) is multiplexed onto RE6 and RE5
  - ECCP3 (P3B/P3C) is multiplexed onto RE4 and RE3
- ECCPMX = 0:
  - ECCP1 (P1B/P1C) is multiplexed onto RH7 and RH6
  - ECCP3 (P3B/P3C) is multiplexed onto RH5 and RH4.

The pin assignment for ECCP2 (capture input, compare and PWM output) can change, based on device configuration.

The CCP2MX Configuration bit (CONFIG3H<0>) determines which pin, ECCP2, is multiplexed to.

- If CCP2MX = 1 (default) ECCP2 is multiplexed to RC1
- If CCP2MX = 0 ECCP2 is multiplexed to:
- RE7 is the ECCP2 pin with CCP2MX = 0

# 19.2 Capture Mode

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding ECCPx pin. An event is defined as one of the following:

- Every falling edge
- Every rising edge
- Every fourth rising edge
- Every 16<sup>th</sup> rising edge

The event is selected by the mode select bits, CCPxM<3:0> (CCPxCON register<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set (see Table 19-2). The flag must be cleared by software. If another capture occurs before the value in the CCPRxH/L register is read, the old captured value is overwritten by the new captured value.

#### TABLE 19-2: ECCP1/2/3 INTERRUPT FLAG BITS

ECCP Module	Flag Bit
1	PIR3<1>
2	PIR3<2>
3	PIR4<0>

## 19.2.1 ECCP PIN CONFIGURATION

In Capture mode, the appropriate ECCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

Note:	If the ECCPx pin is configured as an
	output, a write to the PORT can cause a
	capture condition.

# 19.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each ECCP module is selected in the CCPTMRS0 register (Register 19-2).

# 19.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in operating mode.

# 19.2.4 ECCP PRESCALER


There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCPxM<3:0>). Whenever the ECCP module is turned off, or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 19-1 provides the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

# EXAMPLE 19-1: CHANGING BETWEEN CAPTURE PRESCALERS

			Turn ECCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and ECCP ON
MOVWF	CCP1CON	;	Load CCP1CON with
		;	this value

# FIGURE 19-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



# 19.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the ECCPx pin can be:

- Driven high
- Driven low
- Toggled (high-to-low or low-to-high)
- Unchanged (that is, reflecting the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM<3:0>). At the same time, the interrupt flag bit, CCPxIF, is set.

## 19.3.1 ECCP PIN CONFIGURATION

Users must configure the ECCPx pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the	e CCPxCON re	egister will force
	the ECCF	Px compare	output latch
	(depending	on device cont	iguration) to the
	default low	level. This is	not the PORTx
	I/O data late	ch.	

### 19.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the ECCP module is using the compare feature. In Asynchronous Counter mode, the compare operation will not work reliably.

### 19.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the ECCPx pin is not affected; only the CCPxIF interrupt flag is affected.


#### 19.3.4 SPECIAL EVENT TRIGGER

The ECCP module is equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM<3:0> = 1011).

The Special Event Trigger resets the Timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable Period register for either timer.

The Special Event Trigger can also start an A/D conversion. In order to do this, the A/D Converter must already be enabled.

### FIGURE 19-2: COMPARE MODE OPERATION BLOCK DIAGRAM



# 19.4 PWM (Enhanced Mode)

The Enhanced PWM mode can generate a PWM signal on up to four different output pins with up to 10 bits of resolution. It can do this through four different PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward mode
- Full-Bridge PWM, Reverse mode

To select an Enhanced PWM mode, the PxM bits of the CCPxCON register must be set appropriately.


The PWM outputs are multiplexed with I/O pins and are designated: PxA, PxB, PxC and PxD. The polarity of the PWM pins is configurable and is selected by setting the CCPxM bits in the CCPxCON register appropriately.

Table 19-1provides the pin assignments for eachEnhanced PWM mode.

Figure 19-3 provides an example of a simplified block diagram of the Enhanced PWM module.

**Note:** To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.

# FIGURE 19-3: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE



Note:The TRIS register value for each PWM output must be configured appropriately.Any pin not used by an Enhanced PWM mode is available for alternate pin functions.

ECCP Mode	PxM<1:0>	PxA	PxB	PxC	PxD
Single	00	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

### TABLE 19-3: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

**Note 1:** Outputs are enabled by pulse steering in Single mode (see Register 19-5).

# FIGURE 19-4: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

PxM<	:1:0>	Signal	0 -	Pulse Width		1 1
				•	Period	
00	(Single Output)	PxA Modulated		. (1)		
		PxA Modulated		elay <sup>(1)</sup> ◀─►	Delay <sup>(1)</sup> ◀►	
10	(Half-Bridge)	PxB Modulated				
		PxA Active				
	(Full-Bridge,	PxB Inactive			• • •	
01	Forward)	PxC Inactive	!		1 1	1 1
		PxD Modulated	=			   
		PxA Inactive	¦			
11	(Full-Bridge,	PxB Modulated			-¦	I I I
11	Reverse)	PxC Active -				I 
		PxD Inactive -			I I	
			•		•	

Pulse Width = Tosc \* (CCPRxL<7:0>:CCPxCON<5:4>) \* (TMR2 Prescale Value)

Delay = 4 \* Tosc \* (ECCPxDEL<6:0>)

Note 1: Dead-band delay is programmed using the ECCPxDEL register (see Section 19.4.6 "Programmable Dead-Band Delay Mode").


00	(Single Output)	PxA Modulated				
00	(onigio output)		—			
10	(Half-Bridge)	PxA Modulated		<b>→ →</b> Delay <sup>(1)</sup>	Delay <sup>(1)</sup>	
10	(Hail-Dhuge)	PxB Modulated				
		PxA Active	;			i
01	(Full-Bridge,	PxB Inactive			1 1 1	I I
	Forward)	PxC Inactive				   
		PxD Modulated				
		PxA Inactive			1 1 1	1 1 1
11	(Full-Bridge,	PxB Modulated				I 
	Reverse)	PxC Active			1 	
		PxD Inactive				
	onships:		•		·	ı
		* (PR2 + 1) * (TMR2 Pres SC * (CCPRxL<7:0>:CCPx			Value)	


# FIGURE 19-5: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

# 19.4.1 HALF-BRIDGE MODE

In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 19-6). This mode can be used for half-bridge applications, as shown in Figure 19-7, or for full-bridge applications, where four power switches are being modulated with two PWM signals.


In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of the PxDC<6:0> bits of the ECCPxDEL register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. For more details on the dead-band delay operations, see Section 19.4.6 "Programmable Dead-Band Delay Mode". Since the PxA and PxB outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs.





**2:** Output signals are shown as active-high.

# FIGURE 19-7: EXAMPLE OF HALF-BRIDGE APPLICATIONS



# 19.4.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of a full-bridge application is provided in Figure 19-8.


In the Forward mode, the PxA pin is driven to its active state and the PxD pin is modulated, while the PxB and PxC pins are driven to their inactive state, as provided in Figure 19-9.

FIGURE 19-8: EXAMPLE OF FULL-BRIDGE APPLICATION

In the Reverse mode, the PxC pin is driven to its active state and the PxB pin is modulated, while the PxA and PxD pins are driven to their inactive state, as provided Figure 19-9.

The PxA, PxB, PxC and PxD outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the PxA, PxB, PxC and PxD pins as outputs.





# 19.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs prior to the end of the current PWM period:

- The modulated outputs (PxB and PxD) are placed in their inactive state.
- The associated unmodulated outputs (PxA and PxC) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

For an illustration of this sequence, see Figure 19-10.

The Full-Bridge mode does not provide a dead-band delay. As one output is modulated at a time, a dead-band delay is generally not required. There is a situation where a dead-band delay is required. This situation occurs when both of the following conditions are true:

- The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 19-11 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time, t1, the PxA and PxD outputs become inactive, while the PxC output becomes active. Since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current will flow through power devices, QC and QD (see Figure 19-8), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:


- Reduce PWM duty cycle for one PWM period before changing directions.
- Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.

# FIGURE 19-10: EXAMPLE OF PWM DIRECTION CHANGE



### FIGURE 19-11: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE<sup>(1)</sup>



### 19.4.3 START-UP CONSIDERATIONS

When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

Note:	When the microcontroller is released from
	Reset, all of the I/O pins are in the
	High-Impedance state. The external
	circuits must keep the power switch
	devices in the OFF state until the micro-
	controller drives the I/O pins with the
	proper signal levels or activates the PWM
	output(s).

The CCPxM<1:0> bits of the CCPxCON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (PxA/PxC and PxB/PxD). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enabled is not recommended since it may result in damage to the application circuits.

The PxA, PxB, PxC and PxD output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMR2IF or TMR4IF bit of the PIR1 or PIR5 register being set as the second PWM period begins.

### 19.4.4 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the ECCPxAS<2:0> bits (ECCPxAS<6:4>). A shutdown event may be generated by:

- A logic '0' on the pin that is assigned the FLT0 input function
- Comparator C1
- Comparator C2
- · Setting the ECCPxASE bit in firmware

A shutdown condition is indicated by the ECCPxASE (Auto-Shutdown Event Status) bit (ECCPxAS<7>). If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

- The ECCPxASE bit is set to '1'. The ECCPxASE will remain set until cleared in firmware or an auto-restart occurs. (See Section 19.4.5 "Auto-Restart Mode".)
- The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs: PxA/PxC and PxB/PxD. The state of each pin pair is determined by the PSSxAC and PSSxBD bits (ECCPxAS<3:2> and <1:0>, respectively).

Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

# REGISTER 19-3: ECCPxAS: ECCPx AUTO-SHUTDOWN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCPxASE	ECCPxAS2	ECCPxAS1	ECCPxAS0	PSSxAC1	PSSxAC0	PSSxBD1	PSSxBD0
bit 7							bit 0


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	ECCPxASE: ECCP Auto-Shutdown Event Status bit
	<ul> <li>1 = A shutdown event has occurred; ECCP outputs are in a shutdown state</li> <li>0 = ECCP outputs are operating</li> </ul>
bit 6-4	ECCPxAS<2:0>: ECCP Auto-Shutdown Source Select bits
	000 = Auto-shutdown is disabled 001 = Comparator C1OUT output is high
	010 = Comparator C2OUT output is high
	011 = Either Comparator C1OUT or C2OUT is high
	100 = VIL on FLTO pin
	101 = VIL on FLT0 pin or Comparator C1OUT output is high
	110 = VIL on FLT0 pin or Comparator C2OUT output is high 111 = VIL on FLT0 pin, Comparator C1OUT or Comparator C2OUT is high
bit 3-2	<b>PSSxAC&lt;1:0&gt;:</b> Pins PxA and PxC Shutdown State Control bits
	00 = Drive the PxA and PxC pins to '0'
	01 = Drive the PxA and PxC pins to '1'
	1x = PxA and PxC pins tri-state
bit 1-0	PSSxBD<1:0>: Pins PxB and PxD Shutdown State Control bits
	00 = Drive the PxB and PxD pins to '0'
	01 = Drive the PxB and PxD pins to '1'
	1x = PxB and PxD pins tri-state
Note:	The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level present, the auto-shutdown will persist.
	Writing to the ECODIACE bit is dischool while on suite shutdown condition possists. Once the

Writing to the ECCPxASE bit is disabled while an auto-shutdown condition persists. Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart), the PWM signal will always restart at the beginning of the next PWM period.

is

### FIGURE 19-12: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (PxRSEN = 0)




### 19.4.5 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PxRSEN bit (ECCPxDEL<7>).

If auto-restart is enabled, the ECCPxASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the ECCPxASE bit will be cleared via hardware and normal operation will resume. The module will wait until the next PWM period begins, however, before re-enabling the output pin. This behavior allows the auto-shutdown with auto-restart features to be used in applications based on current mode of PWM control.


## FIGURE 19-13: PWM AUTO-SHUTDOWN WITH AUTO-RESTART ENABLED (PxRSEN = 1)




### 19.4.6 PROGRAMMABLE DEAD-BAND DELAY MODE

In half-bridge applications, where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period until one switch completely turns off. During this brief interval, a very high current (shoot-through current) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. For an illustration, see Figure 19-14. The lower seven bits of the associated ECCPxDEL register (Register 19-4) set the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).



# FIGURE 19-15: EXAMPLE OF HALF-BRIDGE APPLICATIONS



# **REGISTER 19-4: ECCPxDEL: ENHANCED PWM CONTROL REGISTER**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PxRSEN	PxDC6	PxDC5	PxDC4	PxDC3	PxDC2	PxDC1	PxDC0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 PxRSEN: PWM Restart Enable bit

1 = Upon auto-shutdown, the ECCPxASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically

0 = Upon auto-shutdown, ECCPxASE must be cleared by software to restart the PWM

bit 6-0 PxDC<6:0>: PWM Delay Count bits

PxDCn = Number of Fosc/4 (4 \* Tosc) cycles between the scheduled time when a PWM signal **should** transition active and the **actual** time it does transition active.

## 19.4.7 PULSE STEERING MODE

In Single Output mode, pulse steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can simultaneously be available on multiple pins.

Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STR<D:A> bits (PSTRxCON<3:0>), as provided in Table 19-3.

Note: The associated TRIS bits must be set to output ('0') to enable the pin output driver in order to see the PWM signal on the pin.


While the PWM Steering mode is active, the CCPxM<1:0> bits (CCPxCON<1:0>) select the PWM output polarity for the Px<D:A> pins.

The PWM auto-shutdown operation also applies to the PWM Steering mode, as described in Section 19.4.4 "Enhanced PWM Auto-shutdown mode". An auto-shutdown event will only affect pins that have PWM outputs enabled.

### REGISTER 19-5: PSTRxCON: PULSE STEERING CONTROL<sup>(1)</sup>

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	
CMPL1	CMPL0	_	STRSYNC	STRD	STRC	STRB	STRA	
bit 7	<u>.</u>						bit (	
Legend:								
R = Readab	ole bit	W = Writable	e bit	U = Unimpler	nented bit, rea	d as '0'		
-n = Value a	at POR	'1' = Bit is se	t	'0' = Bit is cleared x		x = Bit is unknown		
bit 7-6	00 = See ST 01 = PA and 10 = PA and	RD:STRA PB are select PC are select	ary Mode Output ed as the comple ed as the comple ed as the comple	ementary outp ementary outp	ut pair ut pair	bits		
bit 5	Unimplemer	nted: Read as	'0'					
bit 4	SIRSINC: 3	steering Sync	DIT					

- 0 = Output steering update occurs at the beginning of the instruction cycle boundary
- bit 3 STRD: Steering Enable Bit D
  - 1 = PxD pin has the PWM waveform with polarity control from CCPxM<1:0>
  - 0 = PxD pin is assigned to a PORT pin
- bit 2 STRC: Steering Enable Bit C
  - 1 = PxC pin has the PWM waveform with polarity control from CCPxM<1:0>
  - 0 = PxC pin is assigned to a PORT pin
- bit 1 STRB: Steering Enable Bit B
  - 1 = PxB pin has the PWM waveform with polarity control from CCPxM<1:0>
  - 0 = PxB pin is assigned to a PORT pin
- bit 0 STRA: Steering Enable Bit A
  - 1 = PxA pin has the PWM waveform with polarity control from CCPxM<1:0>
  - 0 = PxA pin is assigned to a PORT pin
- Note 1: The PWM Steering mode is available only when the CCPxCON register bits, CCPxM<3:2> = 11 and PxM<1:0> = 00.




### 19.4.7.1 Steering Synchronization

The STRSYNC bit of the PSTRxCON register gives the user two choices for when the steering event will happen. When the STRSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRxCON register. In this case, the output signal at the Px<D:A> pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.


When the STRSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 19-17 and 19-18 illustrate the timing diagrams of the PWM steering depending on the STRSYNC setting.

### FIGURE 19-17: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STRSYNC = 0)



#### FIGURE 19-18: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STRSYNC = 1)



# 19.4.8 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2/4/6/8 will not increment and the state of the module will not change. If the ECCPx pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from HF-INTOSC and the postscaler may not be immediately stable.

In PRI\_IDLE mode, the primary clock will continue to clock the ECCPx module without change.

## 19.4.8.1 Operation with Fail-Safe Clock Monitor (FSCM)

If the Fail-Safe Clock Monitor (FSCM) is enabled, a clock failure will force the device into the power-managed RC\_RUN mode and the OSCFIF bit of the PIR2/4/6/8 register will be set. The ECCPx will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

# 19.4.9 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the ECCP registers to their Reset states. This forces the ECCP module to reset to a state compatible with previous, non-Enhanced CCP modules used on other PIC18 and PIC16 devices.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	75
RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR	76
PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77
PIR4	CCP10IF <sup>(1)</sup>	CCP9IF <sup>(1)</sup>	CCP8IF	CCP7IF	CCP6IF	CCP5IF	CCP4IF	CCP3IF	77
PIE3	TMR5GIE	LCDIE	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE	77
PIE4	CCP10IE <sup>(1)</sup>	CCP9IE <sup>(1)</sup>	CCP8IE	CCP7IE	CCP6IE	CCP5IE	CCP4IE	CCP3IE	77
IPR3	TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP	77
IPR4	CCP10IP <sup>(1)</sup>	CCP9IP <sup>(1)</sup>	CCP8IP	CCP7IP	CCP6IP	CCP5IP	CCP4IP	CCP3IP	77
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	78
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	78
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	78
TRISH <sup>(2)</sup>	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	78
TMR1H	Timer1 Regis	ter High Byte							76
TMR1L	Timer1 Regis								76
TMR2	Timer2 Regis	ter							76
TMR3H	Timer3 Regis	ter High Byte							77
TMR3L	Timer3 Regis								77
TMR4	Timer4 Regis	ter							82
TMR6	Timer6 Regis	ter							81
TMR8	Timer8 Regis	ter							81
TMR10 <sup>(1)</sup>	TMR10 Regis	ster							81
TMR12 <sup>(1)</sup>	TMR10 Regis	ster							81
PR2	Timer2 Period	d Register							76
PR4	Timer4 Period	d Register							82
PR6	Timer6 Period	d Register							81
PR8	Timer8 Period	d Register							81
PR10	Timer10 Perio	od Register							81
PR12	Timer12 Perio	od Register							81
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	SOSCEN	T1SYNC	RD16	TMR10N	76
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	76
T3CON	TMR3CS1	TMR3CS0	T3CKPS1	T3CKPS0	SOSCEN	T3SYNC	RD16	TMR3ON	77
T4CON	_			T4OUTPS1			T4CKPS1	T4CKPS0	82
T6CON				T6OUTPS1		TMR6ON	T6CKPS1	T6CKPS0	81
T8CON	_			T8OUTPS1	T8OUTPS0	TMR80N	T8CKPS1	T8CKPS0	81
T10CON <sup>(1)</sup>	_				T10OUTPS0				
T12CON <sup>(1)</sup>					T12OUTPS0			T12CKPS0	
CCPR1H		pare/PWM Re							77
CCPR1L		pare/PWM Re	<u> </u>						77
CCPR2H	-	pare/PWM Re	-	-					80
CCPR2L	•	pare/PWM Re	-						80
CCPR3H		pare/PWM Re	-	-					80
CCPR3L		pare/PWM Re							80
CCP1CON	-	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	77
CCP2CON		P2M0	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	80
CCP3CON		P3M0	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	80
					f 32 Kbytes (I				

# TABLE 19-4: REGISTERS ASSOCIATED WITH ECCP1/2/3 MODULE AND TIMER1/2/3/4/6/8/10/12

Note 1: Unimplemented in devices with a program memory of 32 Kbytes (PIC18FX5K90).

2: Unimplemented in PIC18F6XK90 devices.


# 20.0 LIQUID CRYSTAL DISPLAY (LCD) DRIVER MODULE

The Liquid Crystal Display (LCD) driver module generates the timing control to drive a static or multiplexed LCD panel. In the 80-pin devices (PIC18F8XK90), the module drives the panels of up to four commons and up to 48 segments and in the 64-pin devices (PIC18F6XK90), the module drives the panels of up to four commons and up to 33 segments. It also provides control of the LCD pixel data.

The LCD driver module supports:

- Direct driving of LCD panel
- · Three LCD clock sources with selectable prescaler
- Up to four commons:
  - Static (One common)
  - 1/2 multiplex (two commons)
  - 1/3 multiplex (three commons)
  - 1/4 multiplex (four commons)
- Up to 48 (in 80-pin devices), 32 (in 64-pin devices) segments
- Static, 1/2 or 1/3 LCD bias
- · Internal resistors for bias voltage generation
- Software contrast control for LCD using the internal biasing

A simplified block diagram of the module is shown in Figure 20-1.



# 20.1 LCD Registers

The LCD driver module has 32 registers:

- LCD Control Register (LCDCON)
- LCD Phase Register (LCDPS)
- LCD Reference Ladder Register (LCDRL)
- LCD Reference Voltage Control Register (LCDREF)
- Six LCD Segment Enable Registers (LCDSE5:LCDSE0)
- 24 LCD Data Registers (LCDDATA23:LCDDATA0)

The LCDCON register, shown in Register 20-1, controls the overall operation of the module. Once the module is configured, the LCDEN (LCDCON<7>) bit is used to enable or disable the LCD module. The LCD panel can also operate during Sleep by clearing the SLPEN (LCDCON<6>) bit.

The LCDPS register, shown in Register 20-2, configures the LCD clock source prescaler and the type of waveform, Type-A or Type-B. For details on these features, see Section 20.2 "LCD Clock Source Selection", Section 20.3 "LCD Bias Types" and Section 20.8 "LCD Waveform Generation".

R/W-0	R/W-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
LCDEN	SLPEN	WERR	—	CS1	CS0	LMUX1	LMUX0
bit 7							bit 0

## REGISTER 20-1: LCDCON: LCD CONTROL REGISTER

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	LCDEN: LCD Driver Enable bit 1 = LCD driver module is enabled 0 = LCD driver module is disabled
bit 6	<b>SLPEN:</b> LCD Driver Enable in Sleep mode bit 1 = LCD driver module is disabled in Sleep mode 0 = LCD driver module is enabled in Sleep mode
bit 5	WERR: LCD Write Failed Error bit 1 = LCDDATAx register is written while WA (LCDPS<4>) = 0 (must be cleared in software) 0 = No LCD write error
bit 4	Unimplemented: Read as '0'
bit 3-2	<b>CS&lt;1:0&gt;:</b> Clock Source Select bits 00 = (Fosc/4)/8192 01 = SOSC oscillator/32 1x = INTRC (31.25 kHz)/32
bit 1-0	LMUX<1:0>: Commons Select bits

LMUX<1:0>	Multiplex	Maximum Number of Pixels (PIC18F6X90)	Maximum Number of Pixels (PIC18F8X90)	Bias
00	Static (COM0)	33	48	Static
01	1/2 (COM<1:0>)	66	96	1/2 or 1/3
10	1/3 (COM<2:0>)	99	144	1/2 or 1/3
11	1/4 (COM<3:0>)	132	192	1/3

	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	WFT: Wavefo	orm Type Selec	t bit				
				each frame bou hin each commo			
bit 6	BIASMD: Bia	s Mode Select	bit				
	When LMUX						
		s mode (do no	t set this bit to	'1')			
	<u>When LMUX</u> 1 = 1/2 Bias r						
	0 = 1/3 Bias r						
	When LMUX	<1:0> = 10:					
	1 = 1/2 Bias r						
	0 = 1/3 Bias r When LMUX∙						
		<u>≤1.02 – ⊥⊥.</u> mode (do not s	et this bit to '1	')			
bit 5		Active Status b		,			
		er module is ac er module is ina					
bit 4		ite Allow Status					
		the LCDDATA					
bit 3-0	<b>LP&lt;3:0&gt;:</b> LC	D Prescaler Se	lect bits				
	1111 = 1:16						
	1110 = 1:15 1101 = 1:14						
	1101 = 1.14 1100 = 1:13						
	1011 = 1:12						
	1010 = 1:11						
	1001 = 1:10 1000 = 1:9						
	0111 = 1:8						
	0110 = 1:7						
	0101 = 1:6 0100 = 1:5						
	0011 = 1:4						
	0010 = 1:3						
	0001 = 1:2 0000 = 1:1						

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
LCDIRE	LCDIRS	LCDCST2	LCDCST1	LCDCST0	VLCD3PE	VLCD2PE	VLCD1PE	
bit 7							bit 0	
Legend: R = Readable	hit	W = Writable	bit	II – I Inimpler	nented bit, read	as '0'		
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	Nown	
		1 - Dit 13 30t			uicu		101111	
bit 7	LCDIRE: LCI	D Internal Refer	ence Enable I	bit				
		CD reference i		d connected to	the internal cor	ntrast control ci	rcuit	
bit 6		D Internal Refer		hit				
	$\frac{16 \text{ LCDIRG}}{16 \text{ LCDIRE}} = \underline{2}$							
	1 = Internal L	CD contrast co			∃ (3.3V) voltage			
		CD contrast co	ntrol is powere	ed by VDD				
	<u>If LCDIRE = 0:</u> Internal LCD contrast control is unconnected. LCD band gap buffer is disabled.							
bit 5-3		>: LCD Contra			gup buildt ib ui			
	Selects the Resistance of the LCD Contrast Control Resistor Ladder:							
		tor ladder is at r		•	,			
		tor ladder is at 6 tor ladder is at 5						
		tor ladder is at 4						
	011 = Resist	tor ladder is at 3	3/7th of maxim	num resistance	•			
		tor ladder is at 2						
		tor ladder is at ? um resistance (			ladder is short	ed		
bit 2		ias 3 Pin Enabl	•					
	1 = Bias 3 lev	el is connected	I to the extern	al pin, LCDBIA	S3			
	0 = Bias 3 lev	vel is internal (ir	nternal resistor	r ladder)				
bit 1	VLCD2PE: Bias 2 Pin Enable bit							
		vel is connecteo vel is internal (ir			S2			
bit 0		ias 1 Pin Enabl						
••••	-	vel is connected		al pin, LCDBIA	\S1			
	0 = Bias 1 lev							


### REGISTER 20-3: LCDREF: LCD REFERENCE VOLTAGE CONTROL REGISTER

### REGISTER 20-4: LCDRL: LCD REFERENCE LADDER CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
LRLAP1	LRLAP0	LRLBP1	LRLBP0	(1)	LRLAT2	LRLAT1	LRLAT0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

<ul> <li>11 = Internal LCD reference ladder is powered in High-Power mode</li> <li>10 = Internal LCD reference ladder is powered in Medium Power mode</li> <li>01 = Internal LCD reference ladder is powered in Low-Power mode</li> <li>00 = Internal LCD reference ladder is powered down and unconnected</li> </ul>	
bit 5-4       LRLBP<1:0>: LCD Reference Ladder B Time Power Control bits         During Time Interval B:       11 = Internal LCD reference ladder is powered in High-Power mode         10 = Internal LCD reference ladder is powered in Medium Power mode         01 = Internal LCD reference ladder is powered in Low-Power mode         00 = Internal LCD reference ladder is powered down and unconnected	
bit 3 Unimplemented: Read as '0' <sup>(1)</sup>	
bit 2-0 LRLAT<2:0>: LCD Reference Ladder A Time Interval Control bits	
Sets the number of 32 clock counts when the A Time Interval Power mode is active. For Type-A Waveforms (WFT = 0): 000 = Internal LCD reference ladder is always in B Power mode 001 = Internal LCD reference ladder is in A Power mode for 1 clock and B Power mode for 15 clock 010 = Internal LCD reference ladder is in A Power mode for 2 clocks and B Power mode for 14 cloc 011 = Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 13 cloc 100 = Internal LCD reference ladder is in A Power mode for 4 clocks and B Power mode for 12 cloc 101 = Internal LCD reference ladder is in A Power mode for 5 clocks and B Power mode for 12 cloc 101 = Internal LCD reference ladder is in A Power mode for 5 clocks and B Power mode for 10 cloc 110 = Internal LCD reference ladder is in A Power mode for 6 clocks and B Power mode for 10 cloc 111 = Internal LCD reference ladder is in A Power mode for 7 clocks and B Power mode for 9 clock For Type-B Waveforms (WFT = 1): 000 = Internal LCD reference ladder is always in B Power mode 001 = Internal LCD reference ladder is in A Power mode for 1 clock and B Power mode for 31 clock 010 = Internal LCD reference ladder is in A Power mode for 2 clocks and B Power mode for 30 clock 011 = Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 20 clock 011 = Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 20 clock 011 = Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 20 clock 100 = Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 20 clock 100 = Internal LCD reference ladder is in A Power mode for 3 clocks and B Power mode for 20 clock 101 = Internal LCD reference ladder is in A Power mode for 5 clocks and B Power mode for 28 cloc 101 = Internal LCD reference ladder is in A Power mode for 5 clocks and B Power mode for 27 cloc 101 = Internal LCD reference ladder is in A Power mode for 5 clocks and B Power mode for 27 cloc 1	ks ks ks ks ks ks s s ks ks ks ks ks



Г

The LCDSE5:LCDSE0 registers configure the functions of the port pins. Setting the segment enable bit for a particular segment configures that pin as an LCD driver. There are six LCD Segment Enable registers, as shown in Table 20-1. The prototype LCDSEx register is shown in Register 20-5.

# TABLE 20-1:LCDSE REGISTERS AND<br/>ASSOCIATED SEGMENTS

Register	Segments
LCDSE0	7:0 (RD<7:0>)
LCDSE1	15:8 (RA<5:4>, RC2, RC5, RB<4:1>)
LCDSE2	23:16 (RF<5:1>, RA1, RC<4:3>)
LCDSE3	31:24 (RE7, RB0, RB5, RC<7:6>, RG4, RF<7:6>)
LCDSE4	39:32 (RJ<4:7>, RJ<3:1>, RC1)
LCDSE5	47:40 (RH<0:3>, RH<7:4>)

Note:	The LCDSE5:LCDSE4 registers are not
	implemented in PIC18F6XK90 devices.

Once the module is initialized for the LCD panel, the individual bits of the LCDDATA23:LCDDATA0 registers are cleared or set to represent a clear or dark pixel, respectively.

Specific sets of LCDDATA registers are used with specific segments and common signals. Each bit represents a unique combination of a specific segment connected to a specific common.

Individual LCDDATA bits are named by the convention, "SxxCy", with "xx" as the segment number and "y" as the common number. The relationship is summarized in Table 20-2. The prototype LCDDATAx register is shown in Register 20-6.

Note:	In PIC18F6XK90 devices, writing into the
	registers, LCDDATA4, LCDDATA5,
	LCDDATA10, LCDDATA11, LCDDATA16,
	LCDDATA17, LCDDATA22 and
	LCDDATA23, will not affect the status of
	any pixel. These registers can be used as
	general purpose registers.

# REGISTER 20-5: LCDSEx: LCD SEGMENTx ENABLE REGISTER

R/W-0	R/W-0						
SE(n + 7)	SE(n + 6)	SE(n + 5)	SE(n + 4)	SE(n + 3)	SE(n + 2)	SE(n + 1)	SE(n)
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0	SE(n + 7):SE(n): Segment Enable bits
	<u>For LCDSE0: n = 0</u>
	For LCDSE1: n = 8
	<u>For LCDSE2: n = 16</u>
	<u>For LCDSE3: n = 24</u>
	<u>For LCDSE4: n = 32</u>
	<u>For LCDSE5: n = 40</u>

1 = Segment function of the pin is enabled, digital I/O is disabled

0 = I/O function of the pin is enabled

#### **TABLE 20-2:** LCDDATA REGISTERS AND BITS FOR SEGMENT AND COM COMBINATIONS

Sogmonto	COM Lines						
Segments	0	1	2	3			
0 through 7	LCDDATA0	LCDDATA6	LCDDATA12	LCDDATA18			
0 through 7	S00C0:S07C0	S00C1:S07C1	S00C2:S07C2	S00C3:S07C3			
8 through 15	LCDDATA1	LCDDATA7	LCDDATA13	LCDDATA19			
o through 15	S08C0:S15C0	S08C1:S15C1	S08C2:S15C2	S08C0:S15C3			
16 through 23	LCDDATA2	LCDDATA8	LCDDATA14	LCDDATA20			
	S16C0:S23C0	S16C1:S23C1	S16C2:S23C2	S16C3:S23C3			
24 through 21	LCDDATA3	LCDDATA9	LCDDATA15	LCDDATA21			
24 through 31	S24C0:S31C0	S24C1:S31C1	S24C2:S31C2	S24C3:S31C3			
22 through 20	LCDDATA4 <sup>(1)</sup>	LCDDATA10 <sup>(1)</sup>	LCDDATA16 <sup>(1)</sup>	LCDDATA22 <sup>(1)</sup>			
32 through 39	S32C0:S39C0	S32C1:S39C1	S32C2:S39C2	S32C3:S39C3			
40 through 47	LCDDATA5 <sup>(2)</sup>	LCDDATA11 <sup>(2)</sup>	LCDDATA17 <sup>(2)</sup>	LCDDATA23 <sup>(2)</sup>			
40 through 47	S40C0:S47C0	S40C1:S47C1	S40C2:S47C2	S40C3:S47C3			

Note 1: Bits<7:1> of these registers are not implemented in PIC18F6XK90 devices. Bit 0 of these registers (SEG32Cy) is always implemented.

2: These registers are not implemented in PIC18F6XK90 devices.

### REGISTER 20-6: LCDDATAX: LCD DATAX REGISTER

R/W-0	R/W-0						
S(n + 7)Cy	S(n + 6)Cy	S(n + 5)Cy	S(n + 4)Cy	S(n + 3)Cy	S(n + 2)Cy	S(n + 1)Cy	S(n)Cy
bit 7							bit 0

Legend:			
R = Readable bit	e bit W = Writable bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0	S(n + 7)Cy:S(n)Cy: Pixel On bits
	For registers, LCDDATA0 through LCDDATA5: n = (8x), y = 0
	<u>For registers, LCDDATA6 through LCDDATA11: n = (8(x – 6)), y = 1</u>
	<u>For registers, LCDDATA12 through LCDDATA17: n = (8(x – 12)), y = 2</u>
	For registers, LCDDATA18 through LCDDATA23: n = (8(x – 18)), y = 3
	1 = Pixel on (dark) 0 = Pixel off (clear)

# 20.2 LCD Clock Source Selection

The LCD driver module has three possible clock sources:

- (Fosc/4)/8192
- SOSC Clock/32
- INTRC/32

The first clock source is the system clock divided by 8,192 ((Fosc/4)/8192). This divider ratio is chosen to provide about 1 kHz output when the system clock is 8 MHz. The divider is not programmable. Instead, the LCD prescaler bits, LCDPS<3:0>, are used to set the LCD frame clock rate.

The second clock source is the SOSC oscillator/32. This also outputs about 1 kHz when a 32.768 kHz crystal is used with the SOSC oscillator. To use the SOSC oscillator as a clock source, set the SOSCEN (T1CON<3>) bit.

The third clock source is a 31.25 kHz internal RC oscillator/32 that provides approximately 1 kHz output.


The second and third clock sources may be used to continue running the LCD while the processor is in Sleep.

These clock sources are selected through the bits CS<1:0> (LCDCON<3:2>).

### 20.2.1 LCD PRESCALER

A 16-bit counter is available as a prescaler for the LCD clock. The prescaler is not directly readable or writable. Its value is set by the LP<3:0> bits (LCDPS<3:0>) that determines the prescaler assignment and prescale ratio.

Selectable prescale values are from 1:1 through 1:32,768, in power-of-2 increments.



### FIGURE 20-2: LCD CLOCK GENERATION

# 20.3 LCD Bias Types

The LCD module can be configured in one of three bias types:

- Static bias (two voltage levels: Vss and VDD)
- 1/2 bias (three voltage levels: Vss, 1/2 VDD and VDD)
- 1/3 bias (four voltage levels: Vss, 1/3 VDD, 2/3 VDD and VDD)


LCD bias voltages can be generated with an internal or external resistor ladder. The internal resistor ladder eliminates the external solution's use of up to three pins. If the internal reference ladder is used to generate bias voltages, it also can provide software contrast control (using LCDCST<2:0>). An external resistor ladder can not do this.

## 20.3.1 EXTERNAL RESISTOR BIASING

The external resistor ladder should be connected to the VLCD1 pin (Bias 1), VLCD2 pin (Bias 2), VLCD3 pin (Bias 3) and Vss. The VLCD3 pin is used to set the highest voltage to the LCD glass and can be connected to VDD or a lower voltage.

Figure 20-3 shows the proper way to connect the resistor ladder to the Bias pins.





## 20.3.2 INTERNAL RESISTOR BIASING

This mode does not use external resistors, but rather internal resistor ladders that are configured to generate the bias voltage.

The internal reference ladder actually consists of three separate ladders. Disabling the internal reference ladder disconnects all of the ladders, allowing external voltages to be supplied.


Depending on the total resistance of the resistor ladders, the biasing can be classified as low, medium or high power.

Table 20-3 shows the total resistance of each of the ladders. Figure 20-4 shows the internal resister ladder connections. When the internal resistor ladder is selected, the bias voltage can either be from VDD or from VDDCORE, depending on the LCDIRS setting.

## TABLE 20-3: INTERNAL RESISTANCE LADDER POWER MODES

Power Mode	Nominal Resistance of Entire Ladder	IDD		
Low	<b>3</b> ΜΩ	1 μA		
Medium	300 kΩ	10 μA		
High	30 kΩ	100 μA		

# FIGURE 20-4: LCD BIAS INTERNAL RESISTOR LADDER CONNECTION DIAGRAM



There are two power modes designated as "Mode A" and "Mode B". Mode A is set by the bits, LRLAP<1:0> and Mode B by LRLB<1:0>. The resistor ladder to use for Modes A and B are selected by the bits, LRLAP<1:0> and LRLBP<1:0>, respectively

Each ladder has a matching contrast control ladder, tuned to the nominal resistance of the reference ladder. This contrast control resistor can be controlled by LCDREF<5:3> (LCDCST<2:0>). Disabling the internal reference ladder results in all of the ladders being disconnected, allowing external voltages to be supplied.

To get additional current in High-Power mode, when LCDRL<7:6> (LRLAP<1:0>) = 11, both the medium and high-power resistor ladders are activated.

Whenever the LCD module is inactive (LCDA (LCDPS<5>) = 0), the reference ladder will be turned off.

## 20.3.2.1 Automatic Power Mode Switching


As an LCD segment is electrically only a capacitor, current is drawn only during the interval when the voltage is switching. To minimize total device current, the LCD reference ladder can be operated in a different power mode for the transition portion of the duration. This is controlled by the LCDRL register.

Mode A Power mode is active for a programmable time, beginning at the time when the LCD segment waveform is transitioning. The LCDRL<2:1> (LRLAT<2:0>) bits select how long, or if the Mode A is active. Mode B Power mode is active for the remaining time before the segments or commons change again.

As shown in Figure 20-5, there are 32 counts in a single segment time. Type-A can be chosen during the time when the wave form is in transition. Type-B can be used when the clock is stable or not in transition.


By using this feature of automatic power switching, using Type-A/Type-B, the power consumption can be optimized for a given contrast.





# 20.3.2.2 Contrast Control

The LCD contrast control circuit consists of a 7-tap resistor ladder, controlled by the LCDCST bits (see Figure 20-6.).



# FIGURE 20-6: INTERNAL REFERENCE AND CONTRAST CONTROL BLOCK DIAGRAM

### 20.3.2.3 Internal Reference

Under firmware control, an internal reference for the LCD bias voltages can be enabled. When enabled, the source of this voltage can be VDD.

When no internal reference is selected, the LCD contrast control circuit is disabled and LCD bias must be provided externally. Whenever the LCD module is inactive (LCDA = 0), the internal reference will be turned off.

## 20.3.2.4 VLCDx Pins

The VLCD3, VLCD2 and VLCD1 pins provide the ability for an external LCD bias network to be used instead of the internal ladder. Use of the VLCDx pins does not prevent use of the internal ladder.

Each VLCD pin has an independent control in the LCDREF register, allowing access to any or all of the LCD bias signals.

This architecture allows for maximum flexibility in different applications. The VLCDx pins could be used to add capacitors to the internal reference ladder for increasing the drive capacity. For applications where the internal contrast control is insufficient, the firmware can choose to enable only the VLCD3 pin, allowing an external contrast control circuit to use the internal reference divider.

# 20.4 LCD Multiplex Types

The LCD driver module can be configured into four multiplex types:

- Static (only COM0 used)
- 1/2 multiplex (COM0 and COM1 are used)
- 1/3 multiplex (COM0, COM1 and COM2 are used)
- 1/4 multiplex (COM0, COM1, COM2 and COM3 are used)

The LMUX<1:0> setting (LCDCON<1:0>) decides the function of the PORTE<6:4> bits. (For details, see Table 20-4.)

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. If the pin is a COM drive, the TRIS setting of that pin is overridden.

Note:	On a Power-on Reset, the LMUX<1:0>
	bits are '00'.

TABLE 20-4:	PORTE<6:4> F	UNCTION
-------------	--------------	---------

LMUX<1:0>	PORTE<6>	PORTE<5>	PORTE<4>	
0 0	Digital I/O	Digital I/O	Digital I/O	
01	Digital I/O	Digital I/O	COM1 Driver	
10	Digital I/O	COM2 Driver	COM1 Driver	
11	COM3 Driver	COM2 Driver	COM1 Driver	

# 20.5 Segment Enables

The LCDSEx registers are used to select the pin function for each segment pin. The selection allows each pin to operate as either an LCD segment driver or a digital only pin. To configure the pin as a segment pin, the corresponding bits in the LCDSEx registers must be set to '1'.

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. Any bit set in the LCDSEx registers overrides any bit settings in the corresponding TRIS register.

Note: On a Power-on Reset, these pins are configured as digital I/O.

# 20.6 Pixel Control

The LCDDATAx registers contain bits that define the state of each pixel. Each bit defines one unique pixel.

Table 20-2 shows the correlation of each bit in the LCDDATAx registers to the respective common and segment signals.

Any LCD pixel location not being used for display can be used as general purpose RAM.

# 20.7 LCD Frame Frequency

The rate at which the COM and SEG outputs change is called the LCD frame frequency.

#### TABLE 20-5: FRAME FREQUENCY FORMULAS

Multiplex	Frame Frequency =		
Static	Clock Source/(4 x 1 x (LP<3:0> + 1))		
1/2	Clock Source/(2 x 2 x (LP<3:0> + 1))		
1/3	Clock Source/(1 x 3 x (LP<3:0> + 1))		
1/4	Clock Source/(1 x 4 x (LP<3:0> + 1))		

Note: Clock source is (Fosc/4)/8192, Timer1 Osc/32 or INTRC/32.

#### TABLE 20-6: APPROXIMATE FRAME FREQUENCY (IN Hz) USING Fosc AT 32 MHz, TIMER1 AT 32.768 kHz OR INTRC OSC

LP<3:0>	Static	1/2 1/3		1/4	
1	125	125 125 167		125	
2	83	83	111	83	
3	62	62	83	62	
4	50	50	67	50	
5	42	42	56	42	
6	6 36		48	36	
7	31	31	42	31	

# 20.8 LCD Waveform Generation

LCD waveform generation is based on the philosophy that the net AC voltage across the dark pixel should be maximized and the net AC voltage across the clear pixel should be minimized. The net DC voltage across any pixel should be zero.

The COM signal represents the time slice for each common, while the SEG contains the pixel data.

The pixel signal (COM-SEG) will have no DC component and can take only one of the two rms values. The higher rms value will create a dark pixel and a lower rms value will create a clear pixel.


As the number of commons increases, the delta between the two rms values decreases. The delta represents the maximum contrast that the display can have.

The LCDs can be driven by two types of waveforms: Type-A and Type-B. In a Type-A waveform, the phase changes within each common type, whereas a Type-B waveform's phase changes on each frame boundary. Thus, Type-A waveforms maintain 0 VDc over a single frame, whereas Type-B waveforms take two frames.


Note 1:	lf	Sleep	has	to	be	exec	uted	with
	LC	CD SI	leep	e	enab	led	(SL	PEN
	(LCDCON<6>) = 1), care must be taken						taken	
	to execute Sleep only when VDC on all							
	the pixels is '0'.							
		-						


2: When the LCD clock source is (Fosc/4)/ 8192, if Sleep is executed irrespective of the LCDCON<SLPEN> setting, the LCD goes into Sleep. Thus, take care to see that VDC on all pixels is '0' when Sleep is executed.


Figure 20-7 through Figure 20-17 provide waveforms for static, half-multiplex, one-third multiplex and quarter multiplex drives for Type-A and Type-B waveforms.




















# FIGURE 20-12: TYPE-A WAVEFORMS IN 1/3 MUX, 1/2 BIAS DRIVE







### FIGURE 20-14: TYPE-A WAVEFORMS IN 1/3 MUX, 1/3 BIAS DRIVE









# 20.9 LCD Interrupts

The LCD timing generation provides an interrupt that defines the LCD frame timing. This interrupt can be used to coordinate the writing of the pixel data with the start of a new frame, which produces a visually crisp transition of the image.

This interrupt can also be used to synchronize external events to the LCD. For example, the interface to an external segment driver can be synchronized for segment data updates to the LCD frame.

A new frame is defined as beginning at the leading edge of the COM0 common signal. The interrupt will be set immediately after the LCD controller completes accessing all pixel data required for a frame. This will occur at a fixed interval before the frame boundary (TFINT), as shown in Figure 20-18.

The LCD controller will begin to access data for the next frame within the interval from the interrupt to when the controller begins accessing data after the interrupt (TFWR). New data must be written within TFWR, as this is when the LCD controller will begin to access the data for the next frame.

When the LCD driver is running with Type-B waveforms and the LMUX<1:0> bits are not equal to '00', there are some additional issues.

Since the DC voltage on the pixel takes two frames to maintain 0V, the pixel data must not change between subsequent frames. If the pixel data were allowed to change, the waveform for the odd frames would not necessarily be the complement of the waveform generated in the even frames and a DC component would be introduced into the panel.

Because of this, using Type-B waveforms requires synchronizing the LCD pixel updates to occur within a subframe after the frame interrupt.

To correctly sequence writing in Type-B, the interrupt only occurs on complete phase intervals. If the user attempts to write when the write is disabled, the WERR bit (LCDCON<5>) is set.

**Note:** The interrupt is not generated when the Type-A waveform is selected and when the Type-B with no multiplex (static) is selected.




FIGURE 20-18: EXAMPLE WAVEFORMS AND INTERRUPT TIMING IN QUARTER DUTY CYCLE DRIVE

# 20.10 Operation During Sleep

The LCD module can operate during Sleep. Setting the SLPEN bit (LCDCON<6>) allows the LCD module to go to Sleep. Clearing this bit allows the module to continue operating during Sleep.

If a SLEEP instruction is executed and SLPEN = 1, the LCD module will cease all functions and go into a very low-current consumption mode. The module will stop operation immediately and drive the minimum LCD voltage on both segment and common lines. Figure 20-19 shows this operation.

The LCD module current consumption will not decrease in this mode, but the overall consumption of the device will be lower due to shut down of the core and other peripheral functions.

To ensure that no DC component is introduced on the panel, the SLEEP instruction should be executed immediately after an LCD frame boundary. The LCD

interrupt can be used to determine the frame boundary. For the formulas to calculate the delay, see **Section 20.9 "LCD Interrupts"**.


If a SLEEP instruction is executed and SLPEN = 0, the module will continue to display the current contents of the LCDDATA registers. The LCD data cannot be changed.

To allow the module to continue operation while in Sleep, the clock source must be either the internal RC oscillator or Timer1 external oscillator.

If the system clock is selected and the module is programmed to not Sleep, the module will ignore the SLPEN bit and stop operation immediately. The minimum LCD voltage then will be driven onto the segments and commons.

Note: The internal RC oscillator or external SOSC oscillator must be used to operate the LCD module during Sleep.





# 20.11 Configuring the LCD Module

To configure the LCD module.

- 1. Select the frame clock prescale, using bits, LP<3:0> (LCDPS<3:0>).
- 2. Configure the appropriate pins to function as segment drivers using the LCDSEx registers.
- If using the internal reference resistors for biasing, enable the internal reference ladder and:
  - Define the Mode A and Mode B interval by using the LRLAT<2:0> bits (LCDRL<2:0>)
  - Define the low, medium or high ladder for Mode A and Mode B by using the LRLAP<1:0> bits (LCDRL<7:6>) and the LRLBP<1:0> bits (LCDRL<5:4>), respectively
  - Set the VLCDxPE bits and enable the LCDIRE bit (LCDREF<7>)

- 4. Configure the following LCD module functions using the LCDCON register:
  - Multiplex and Bias mode LMUX<1:0> bits
  - Timing Source CS<1:0> bits
  - Sleep mode SLPEN bit
- 5. Write initial values to the pixel data registers, LCDDATA0 through LCDDATA23.
- Clear the LCD Interrupt Flag, LCDIF (PIR3<6>), and if desired, enable the interrupt by setting bit, LCDIE (PIE3<6>).
- Enable the LCD module by setting bit, LCDEN (LCDCON<7>).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	75
PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77
PIE3	TMR5GIE	LCDIE	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE	77
IPR3	TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP	77
RCON	IPEN	SBOREN	CM	RI	TO	PD	POR	BOR	76
LCDDATA23 <sup>(1)</sup>	S47C3	S46C3	S45C3	S44C3	S43C3	S42C3	S41C3	S40C3	79
LCDDATA22 <sup>(1)</sup>	S39C3	S38C3	S37C3	S36C3	S35C3	S34C3	S33C3	S32C3	79
LCDDATA21	S31C3	S30C3	S29C3	S28C3	S27C3	S26C3	S25C3	S24C3	79
LCDDATA20	S23C3	S22C3	S21C3	S20C3	S19C3	S18C3	S17C3	S16C3	79
LCDDATA19	S15C3	S14C3	S13C3	S12C3	S11C3	S10C3	S09C3	S08C3	79
LCDDATA18	S07C3	S06C3	S05C3	S04C3	S03C3	S02C3	S01C3	S00C3	79
LCDDATA17 <sup>(1)</sup>	S47C2	S46C2	S45C2	S44C2	S43C2	S42C2	S41C2	S40C2	79
LCDDATA16 <sup>(1)</sup>	S39C2	S38C2	S37C2	S36C2	S35C2	S34C2	S33C2	S32C2	79
LCDDATA15	S31C2	S30C2	S29C2	S28C2	S27C2	S26C2	S25C2	S24C2	79
LCDDATA14	S23C2	S22C2	S21C2	S20C2	S19C2	S18C2	S17C2	S16C2	79
LCDDATA13	S15C2	S14C2	S13C2	S12C2	S11C2	S10C2	S09C2	S08C2	79
LCDDATA12	S07C2	S06C2	S05C2	S04C2	S03C2	S02C2	S01C2	S00C2	79
LCDDATA11 <sup>(1)</sup>	S47C1	S46C1	S45C1	S44C1	S43C1	S42C1	S41C1	S40C1	79
LCDDATA10 <sup>(1)</sup>	S39C1	S38C1	S37C1	S36C1	S35C1	S34C1	S33C1	S32C1	79
LCDDATA9	S31C1	S30C1	S29C1	S28C1	S27C1	S26C1	S25C1	S24C1	79
LCDDATA8	S23C1	S22C1	S21C1	S20C1	S19C1	S18C1	S17C1	S16C1	79
LCDDATA7	S15C1	S14C1	S13C1	S12C1	S11C1	S10C1	S09C1	S08C1	79
LCDDATA6	S07C1	S06C1	S05C1	S04C1	S03C1	S02C1	S01C1	S00C1	79
LCDDATA5 <sup>(1)</sup>	S47C0	S46C0	S45C0	S44C0	S43C0	S42C0	S41C0	S40C0	79
LCDDATA4 <sup>(1)</sup>	S39C0	S38C0	S37C0	S36C0	S35C0	S34C0	S33C0	S32C0	79
LCDDATA3	S31C0	S30C0	S29C0	S28C0	S27C0	S26C0	S25C0	S24C0	79
LCDDATA2	S23C0	S22C0	S21C0	S20C0	S19C0	S18C0	S17C0	S16C0	79
LCDDATA1	S15C0	S14C0	S13C0	S12C0	S11C0	S10C0	S09C0	S08C0	79
LCDDATA0	S07C0	S06C0	S05C0	S04C0	S03C0	S02C0	S01C0	S00C0	79
LCDSE5 <sup>(2)</sup>	SE47	SE46	SE45	SE44	SE43	SE42	SE41	SE40	83
LCDSE4 <sup>(2)</sup>	SE39	SE38	SE37	SE36	SE35	SE34	SE33	SE32	83
LCDSE3	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	83
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	83
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	83
LCDSE0	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	83
LCDCON	LCDEN	SLPEN	WERR		CS1	CS0	LMUX1	LMUX0	83
LCDPS	WFT	BIASMD	LCDA	WA	LP3	LP2	LP1	LP0	83
LCDREF	LCDIRE	LCDIRS	LCDCST2	LCDCST1	LCDCST0	VLCD3PE	VLCD2PE	VLCD1PE	83
LCDRL	LRLAP1	LRLAP0	LRLBP1	LRLBP0	_	LRLAT2	LRLAT1	LRLAT0	83

TABLE 20-7:	<b>REGISTERS ASSOCIATED WITH LCD OPERATION</b>
-------------	--

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for LCD operations.

**Note 1:** These registers are implemented, but unused on 64-pin devices, and may be used as general purpose data RAM.

2: These registers are unimplemented in 64-pin devices.

NOTES:

# 21.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

### 21.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)
  - Full Master mode
  - Slave mode (with general address call)

The I<sup>2</sup>C interface supports the following modes in hardware:

- Master mode
- · Multi-Master mode
- Slave mode with 5-bit and 7-bit address masking (with address masking for both 10-bit and 7-bit addressing)

All members of the PIC18F87K90 family have two MSSP modules, designated as MSSP1 and MSSP2. Each module operates independently of the other.

Note: Throughout this section, generic references to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names and module I/O signals use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required. Control bit names are not individuated.

# 21.2 Control Registers

Each MSSP module has three associated control registers. These include a status register (SSPxSTAT) and two control registers (SSPxCON1 and SSPxCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I<sup>2</sup>C mode.

Additional details are provided under the individual sections.

Note:	In devices with more than one MSSP
	module, it is very important to pay close
	attention to SSPxCON register names.
	SSP1CON1 and SSP1CON2 control
	different operational aspects of the same
	module, while SSP1CON1 and
	SSP2CON1 control the same features for
	two different modules.

# 21.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDOx) RC5/SDO1/SEG12 or RD4/SEG4/SDO2
- Serial Data In (SDIx) RC4/SDI1/SDA1/SEG16 or RD5/SEG5/SDI2/SDA2
- Serial Clock (SCKx) RC3/SCK1/SCL1/SEG17 or RD6/SEG6/SCK2/SCL2


Additionally, a fourth pin may be used when in a Slave mode of operation:

 Slave Select (SSx) – RF7/AN5/SS1/SEG25 or RD7/SEG7/SS2

Figure 21-1 shows the block diagram of the MSSP module when operating in SPI mode.



MSSPx BLOCK DIAGRAM (SPI MODE)



## 21.3.1 REGISTERS

Each MSSP module has four registers for SPI mode operation. These are:

- MSSPx Control Register 1 (SSPxCON1)
- MSSPx Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSPx Shift Register (SSPxSR) Not directly accessible

SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from. In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

Note: The SSPxBUF register cannot be used with read-modify-write instructions, such as BCF, COMF, etc.
 To avoid lost data in Master mode, a read of the SSPxBUF must be performed to clear the Buffer Full (BF) detect bit (SSPxSTAT<0>) between each transmission.

### REGISTER 21-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE)

				-	-		
R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE <sup>(1)</sup>	D/A	Р	S	R/W	UA	BF
bit 7							bit 0
Legend:							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	SMP: Sample bit
	SPI Master mode:
	1 = Input data sampled at the end of data output time
	0 = Input data sampled at the middle of data output time
	SPI Slave mode:
	SMP must be cleared when SPI is used in Slave mode.
bit 6	CKE: SPI Clock Select bit <sup>(1)</sup>
	1 = Transmit occurs on transition from active to Idle clock state
	0 = Transmit occurs on transition from Idle to active clock state
bit 5	D/A: Data/Address bit
	Used in I <sup>2</sup> C™ mode only.
bit 4	P: Stop bit
	Used in I <sup>2</sup> C mode only. This bit is cleared when the MSSPx module is disabled; SSPEN is cleared.
bit 3	S: Start bit
	Used in I <sup>2</sup> C mode only.
bit 2	R/W: Read/Write Information bit
	Used in I <sup>2</sup> C mode only.
bit 1	UA: Update Address bit
	Used in I <sup>2</sup> C mode only.
bit 0	BF: Buffer Full Status bit (Receive mode only)
	1 = Receive complete, SSPxBUF is full
	0 = Receive not complete, SSPxBUF is empty
Note 1	Palarity of the alask state is not by the CKR bit (SSR $(CON1<4>)$

Note 1: Polarity of the clock state is set by the CKP bit (SSPxCON1<4>).

### REGISTER 21-2: SSPxCON1: MSSPx CONTROL REGISTER 1 (SPI MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV <sup>(1)</sup>	SSPEN <sup>(2)</sup>	CKP	SSPM3 <sup>(3)</sup>	SSPM2 <sup>(3)</sup>	SSPM1 <sup>(3)</sup>	SSPM0 <sup>(3)</sup>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	WCOL: Write Collision Detect bit
	1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in
	software)
	0 = No  collision
bit 6	SSPOV: Receive Overflow Indicator bit <sup>(1)</sup>
	SPI Slave mode:
	1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of over- flow, the data in SSPxSR is lost. Overflow can only occur in Slave mode. The user must read the SSPxBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software).
	0 = No  overflow
bit 5	SSPEN: Master Synchronous Serial Port Enable bit <sup>(2)</sup>
	1 = Enables serial port and configures SCKx, SDOx, SDIx and SSx as serial port pins
	0 = Disables serial port and configures these pins as I/O port pins
bit 4	CKP: Clock Polarity Select bit
	1 = Idle state for clock is a high level
	0 = Idle state for clock is a low level
bit 3-0	SSPM<3:0>: Master Synchronous Serial Port Mode Select bits <sup>(3)</sup>
	1010 = SPI Master mode: Clock = Fosc/8
	0101 = SPI Slave mode: Clock = SCKx pin; $\overline{SSx}$ pin control is disabled; $\overline{SSx}$ can be used as an I/O pin
	0100 = SPI Slave mode: Clock = SCKx pin; SSx pin control is enabled
	0011 = SPI Master mode: Clock = TMR2 Output/2 0010 = SPI Master mode: Clock = Fosc/64
	0010 = SPI Master mode: Clock = Fosc/16
	0000 = SPI Master mode: Clock = Fosc/4
Note 1:	
	writing to the SSPxBUF register.
<u>.</u>	When enabled these nine must be preparly configured as inputs or subjuts

- 2: When enabled, these pins must be properly configured as inputs or outputs.
- **3:** Bit combinations not specifically listed here are either reserved or implemented in  $I^2C^{TM}$  mode only.

# 21.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCKx is the clock output)
- Slave mode (SCKx is the clock input)
- Clock Polarity (Idle state of SCKx)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCKx)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

Each MSSP module consists of a Transmit/Receive Shift register (SSPxSR) and a Serial Receive Transmit Buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full detect bit, BF (SSPxSTAT<0>), and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the Write Collision Detect bit, WCOL (SSPxCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPxBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF (SSPxSTAT<0>), indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 21-1 shows the loading of the SSPxBUF (SSPxSR) for data transmission.

The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various status conditions.

### 21.3.3 OPEN-DRAIN OUTPUT OPTION

The drivers for the SDOx output and SCKx clock pins can be optionally configured as open-drain outputs. This feature allows the voltage level on the pin to be pulled to a higher level through an external pull-up resistor, and allows the output to communicate with external circuits without the need for additional level shifters. For more information, see Section 11.1.3 "Open-Drain Outputs".

The open-drain output option is controlled by the SSP2OD (ODCON1<0>) and SSP1OD bits (ODCON1<7>). Setting an SSPxOD bit configures the SDOx and SCKx pins for the corresponding module for open-drain operation.

Note: To avoid lost data in Master mode, a read of the SSPxBUF must be performed to clear the Buffer Full (BF) detect bit (SSPxSTAT<0>) between each transmission.

### EXAMPLE 21-1: LOADING THE SSP1BUF (SSP1SR) REGISTER

LOOP	BTFSS	SSP1STAT, BF	;Has data been received (transmit complete)?
	BRA	LOOP	;No
	MOVF	SSP1BUF, W	;WREG reg = contents of SSP1BUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSP1BUF	;New data to xmit

### 21.3.4 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPxCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPxCON registers and then set the SSPEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- SDIx must have TRISC<4> or TRISD<5> bit set
- SDOx must have the TRISC<5> or TRISD<4> bit cleared
- SCKx (Master mode) must have the TRISC<3> or TRISD<6>bit cleared
- SCKx (Slave mode) must have the TRISC<3> or TRISD<6> bit set
- SSx must have the TRISF<7> or TRISD<7> bit set


Any serial port function that is not desired may be overridden by programming the corresponding Data Direction (TRIS) register to the opposite value.

# 21.3.5 TYPICAL CONNECTION

Figure 21-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCKx signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

# FIGURE 21-2: SPI MASTER/SLAVE CONNECTION



### 21.3.6 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx. The master determines when the slave (Processor 1, Figure 21-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.


The clock polarity is selected by appropriately programming the CKP bit (SSPxCON1<4>). This, then, would give waveforms for SPI communication as

shown in Figure 21-3, Figure 21-5 and Figure 21-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 21-3 shows the waveforms for Master mode. When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.



### FIGURE 21-3: SPI MODE WAVEFORM (MASTER MODE)

### 21.3.7 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device can be configured to wake-up from Sleep.

### 21.3.8 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SSx}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with the  $\overline{SSx}$  pin control enabled (SSPxCON1<3:0> = 04h). When the  $\overline{SSx}$  pin is low, transmission and reception are enabled and the SDOx pin is driven. When the  $\overline{SSx}$  pin goes high, the SDOx pin is no longer driven, even if in the middle of a

transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


Note 1:	When	the S	SPI is	in S	Slave m	ode,	with
	the	SSx	pin	C	ontrol	ena	bled
	(SSPx	CON1	<3:0>	=	0100),	the	SPI
	module	e will r	eset if	the	SSx pi	n is s	et to
	Vdd.						


2: If the SPI is used in Slave mode, with CKE set, then the SSx pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDOx pin can be connected to the SDIx pin. When the SPI needs to operate as a receiver, the SDOx pin can be configured as an input. This disables transmissions from the SDOx. The SDIx can always be left as an input (SDIx function) since it cannot create a bus conflict.


FIGURE 21-4: SLAVE SYNCHRONIZATION WAVEFORM





#### FIGURE 21-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

### FIGURE 21-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



#### 21.3.9 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full-power mode; in the case of the Sleep mode, all clocks are halted.

In Idle modes, a clock is provided to the peripherals. That clock can be from the primary clock source, the secondary clock (SOSC oscillator) or the INTOSC source. See Section 3.3 "Clock Sources and Oscillator Switching" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set, and if enabled, will wake the device.

### 21.3.10 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

# 21.3.11 BUS MODE COMPATIBILITY

Table 21-1shows the compatibility between thestandard SPI modes and the states of the CKP andCKE control bits.

Standard SPI Mode	Control Bits State			
Terminology	СКР	CKE		
0, 0	0	1		
0, 1	0	0		
1, 0	1	1		
1, 1	1	0		

There is also an SMP bit which controls when the data is sampled.

# 21.3.12 SPI CLOCK SPEED AND MODULE INTERACTIONS

Because MSSP1 and MSSP2 are independent modules, they can operate simultaneously at different data rates. Setting the SSPM<3:0> bits of the SSPxCON1 register determines the rate for the corresponding module.

An exception is when both modules use Timer2 as a time base in Master mode. In this instance, any changes to the Timer2 module's operation will affect both MSSP modules equally. If different bit rates are required for each module, the user should select one of the other three time base options for one of the modules.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	75
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77
PIR2	OSCFIF	_	SSP2IF	BCL2IF	BCL1IF	HLVDIF	TMR3IF	TMR3GIF	77
PIE2	OSCFIE	—	SSP2IE	BCL2IE	BCL1IE	HLVDIE	TMR3IE	TMR3GIE	77
IPR2	OSCFIP	_	SSP2IP	BCL2IP	BCL1IP	HLVDIP	TMR3IP	TMR3GIP	77
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	78
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	78
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	_	78
SSP1BUF	MSSP1 Rec	eive Buffer/Tra	ansmit Regis	ster					82
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	76
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	76
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	76
SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	82
SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	83
SSP2STAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	82
SSP2BUF									
ODCON3	U2OD	U10D	—	—	—	—	—	CTMUDS	81

### TABLE 21-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: Shaded cells are not used by the MSSP module in SPI mode.

# 21.4 I<sup>2</sup>C<sup>™</sup> Mode

FIGURE 21-7.

The MSSP module in I<sup>2</sup>C mode fully implements all master and slave functions (including general call support), and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial Clock (SCLx) RC3/SCK1/SCL1/SEG17 or RD6/SEG6/SCK2/SCL2
- Serial Data (SDAx) RC4/SDI1/SDA1/SEG16 or RD5/SEG5/SDI2/SDA2

The user must configure these pins as inputs by setting the associated TRIS bits.

MSSPY BLOCK DIAGRAM

FIGURE 2	1-7: MSSPx BLOCK DIAGRAM (I <sup>2</sup> C™ MODE)
SCLX SDAX	Read Read SSPxBUF reg Shift Clock SSPxSR reg MSb LSb Match Detect Addr Match Address Mask SSPxADD reg
	Start and Stop bit Detect S, P bits (SSPxSTAT reg)
the	ly port I/O names are used in this diagram for sake of brevity. Refer to the text for a full list of ltiplexed functions.

### 21.4.1 REGISTERS

The MSSP module has seven registers for  ${\rm I}^2{\rm C}$  operation. These are:

- MSSPx Control Register 1 (SSPxCON1)
- MSSPx Control Register 2 (SSPxCON2)
- MSSPx Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSPx Shift Register (SSPxSR) Not directly accessible
- MSSPx Address Register (SSPxADD)
- I<sup>2</sup>C Slave Address Mask Register (SSPxMSK)

SSPxCON1, SSPxCON2 and SSPxSTAT are the control and status registers in  $I^2C$  mode operation. The SSPxCON1 and SSPxCON2 registers are readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

SSPxADD contains the slave device address when the MSSP is configured in  $I^2C$  Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPxADD act as the Baud Rate Generator reload value.

SSPxMSK holds the slave address mask value when the module is configured for 7-Bit Address Masking mode. While it is a separate register, it shares the same SFR address as SSPxADD. It is only accessible when the SSPM<3:0> bits are specifically set to permit access. Additional details are provided in Section 21.4.3.4 "7-Bit Address Masking Mode".

In receive operations, SSPxSR and SSPxBUF together, create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0		
SMP	CKE	D/A	P <sup>(1)</sup>	S <sup>(1)</sup>	R/ <mark>W<sup>(2,3)</sup></mark>	UA	BF		
bit 7						1	bit		
Legend:									
R = Readab	le bit	W = Writable	e bit	U = Unimple	emented bit, read	1 as '0'			
-n = Value a	It POR	'1' = Bit is se	et	'0' = Bit is c		x = Bit is unkr	nown		
bit 7	SMP: Slew	Rate Control bit	t						
	In Master or	Slave mode:							
		e control is disa control is ena			de (100 kHz and 100 kHz)	1 MHz)			
bit 6	CKE: SMBu	is Select bit							
	In Master or	Slave mode:							
		SMBus-specific							
		SMBus-specific	c inputs						
bit 5	D/A: Data/A								
	<u>In Master m</u> Reserved.	<u>ode:</u>							
	<u>In Slave mo</u>								
		s that the last b s that the last b							
bit 4	P: Stop bit <sup>(1)</sup>								
	1 = Indicates that a Stop bit has been detected last								
	-	was not detecte	ed last						
bit 3	S: Start bit <sup>(1</sup>								
		s that a Start bi		cted last					
		was not detecte							
bit 2		Write Informatio							
	<u>In Slave mo</u> 1 = Read	<u>de:</u>							
	0 = Write								
	In Master m	<u>ode:</u>							
		t is in progress							
		t is not in progr							
bit 1	<b>UA:</b> Update Address bit (10-Bit Slave mode only)								
		s that the user i does not need		e the address	in the SSPxADD	register			
bit 0	BF: Buffer F	Full Status bit							
	In Transmit	mode:							
	1 = SSPxBL								
	0 = SSPxBL								
	$\frac{\text{In Receive r}}{1 = SSP_{Y}BI}$	<u>node:</u> JF is full (does ı	not include the	ACK and Star	hite)				
		JF is empty (do							
					/				
		ed on Reset and					<b>.</b>		
<b>2:</b> T	his bit holds th	e R/W bit inforn	nation following	the last addr	ess match. This l	bit is only valid	from the		

# REGISTER 21-3: SSPxSTAT: MSSPx STATUS REGISTER (I<sup>2</sup>C<sup>™</sup> MODE)

- 2: This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit.
- 3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.

# REGISTER 21-4: SSPxCON1: MSSPx CONTROL REGISTER 1 (I<sup>2</sup>C<sup>™</sup> MODE)

bit 7	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
<ul> <li>Legend:</li> <li>R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown</li> <li>bit 7 WCOL: Write Collision Detect bit In Master Transmit mode: 1 = A write to the SSPXBUF register was attempted while the I<sup>2</sup>C conditions were not valid for transmission to be started (must be cleared in software) 0 = No collision In Slave Transmit mode: 1 = The SSPABUF register is written while it is still transmitting the previous word (must be cleared software) 0 = No collision In Receive mode (Master or Slave modes); This is a 'don't care' bit. bit 6 SSPOV: Receive Overflow Indicator bit In Receive mode: 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software) 0 = No overflow In Transmit mode: 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software) 0 = No overflow In Transmit mode: 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software) 0 = No overflow In Transmit mode: 1 = A byte is received while the add configures these plans as I/O port pins 0 = Disables the serial port and configures these plans as I/O port pins 0 = Disables the serial port and configures these plans as I/O port pins bit 4 CKP: SCKx Release Control bit In Slave mode: 1 = Releases clock 0 = Holds clock low (clock stretch); used to ensure data setup time In Master mode: Unused in this mode. bit 3-0 SSPMa-3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup> 111 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled 1110 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled 1111 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled 1111 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled 1111 = I<sup>2</sup>C Slave mode: 7-bit address sufficient at the SSPAND SFR address</li></ul>	WCOL	SSPOV	SSPEN <sup>(1)</sup>	CKP	SSPM3 <sup>(2)</sup>	SSPM2 <sup>(2)</sup>	SSPM1 <sup>(2)</sup>	SSPM0 <sup>(2)</sup>			
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 7       WCOL: Write Collision Detect bit       InMaster Transmit mode:       1 = A write to the SSPxBUF register was attempted while the 1 <sup>2</sup> C conditions were not valid for transmission to be started (must be cleared in software)         0 = No collision       InSiave Transmit mode:       1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared software)         0 = No collision       In Receive mode:       1 = The SSPxBUF register or Slave modes);         This is a 'don't care' bit.       This is a 'don't care' bit.         bit 6       SSPOV: Receive Overflow Indicator bit         In Receive mode:       1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)         0 = No overflow       1 Transmit.mode;         1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)         0 = No overflow       InTransmit.mode;         1 = Enables the serial port and configures these plins as I/O port plins         0 = Disables the serial port and configures these plins as I/O port plins         0 = Disables the serial port and configures these plins as I/O port plins         0 = Holds clock low (lock stretch); used to ensure data setup time </td <td>bit 7</td> <td></td> <td></td> <td></td> <td>•</td> <td></td> <td></td> <td>bit 0</td>	bit 7				•			bit 0			
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         -n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         bit 7       WCOL: Write Collision Detect bit       InMaster Transmit mode:       1 = A write to the SSPxBUF register was attempted while the 1 <sup>2</sup> C conditions were not valid for transmission to be started (must be cleared in software)         0 = No collision       InSiave Transmit mode:       1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared software)         0 = No collision       In Receive mode:       1 = The SSPxBUF register or Slave modes);         This is a 'don't care' bit.       This is a 'don't care' bit.         bit 6       SSPOV: Receive Overflow Indicator bit         In Receive mode:       1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)         0 = No overflow       1 Transmit.mode;         1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)         0 = No overflow       InTransmit.mode;         1 = Enables the serial port and configures these plins as I/O port plins         0 = Disables the serial port and configures these plins as I/O port plins         0 = Disables the serial port and configures these plins as I/O port plins         0 = Holds clock low (lock stretch); used to ensure data setup time </td <td>Logondi</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Logondi										
<ul> <li>n = Value at POR 1' = Bit is set 0' = Bit is cleared x = Bit is unknown</li> <li>wCOL: Write Collision Detect bit In Master Transmit mode: <ol> <li>a A write to the SSPx8UF register was attempted while the I<sup>2</sup>C conditions were not valid for transmission to be started (must be cleared in software)</li> <li>a No collision</li> <li>In Slave Transmit mode:</li> <li>The SSPx8UF register is written while it is still transmitting the previous word (must be cleared software)</li> <li>a No collision</li> <li>In Slave Transmit mode:</li> <li>This is a "don't care" bit.</li> </ol> </li> <li>This is a "don't care" bit.</li> <li>bit 6 SSP0V: Receive Overflow Indicator bit In Receive mode:</li> <li>a A byte is received while the SSPx8UF register is still holding the previous byte (must be cleared software)</li> <li>bit 6 SSP0V: Receive Overflow Indicator bit In Receive mode:</li> <li>a A byte is received while the SSPx8UF register is still holding the previous byte (must be cleared software)</li> <li>bit 5 SSPEN: Master Synchronous Serial Port Enable bit(1)</li> <li>a Enables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>bit 4 CKP: SCKx Release Control bit In Slave mode:</li> <li>a Releases clock</li> <li>bit 4 CKP: SCKx Release Control bit In Slave mode:</li> <li>a Releases clock</li> <li>bit 3-0 SSPM-3:0b: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup></li> <li>111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>110 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled</li> <li>110 = I<sup>2</sup>C Slave mode: 10-bit address swith Start and Stop bit interrupts enabled</li> <li>111 = I<sup>2</sup>C Slave mode: 10-bit address swith Start and Stop bit interrupts enabled</li> <li>111 = I<sup>2</sup>C Slave mode: 10-bit address swith Start and Stop bit interrupts enabled</li> <li>111 = I<sup>2</sup>C Slave mode: 10-bit address swith Start and Stop bit interrupts enabled</li> <li>111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>1100 = I<sup>2</sup>C Slave m</li></ul>	-	ablo bit	M = M/ritable h	.it		montod bit road					
<ul> <li>WCOL: Write Collision Detect bit In Master Transmit mode; 1 = A write to the SSPXBUF register was attempted while the I<sup>2</sup>C conditions were not valid for transmission to be started (must be cleared in software) 0 = No collision In Slave Transmit mode; 1 = The SSPXBUF register is written while it is still transmitting the previous word (must be cleared software) 0 = No collision In Receive mode (Master or Slave modes); This is a "don't care" bit. bit 6 SSPOV: Receive Overflow Indicator bit In Receive mode: 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software) 0 = No overflow In Transmit mode: This is a "don't care" bit in Transmit mode. bit 5 SSPEN: Master Synchronous Serial Port Enable bit<sup>(1)</sup> 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins 0 = Disables the serial port and configures these pins as I/O port pins CKP: SCKx Release Control bit In Slave mode: 1 = Releases clock 0 = Holds clock low (clock stretch); used to ensure data setup time In Master mode; Unused in this mode. bit 3-0 SSPM-3.0-: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup> 1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled 1101 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled 1101 = I<sup>2</sup>C Slave mode: Clock = Fosc/(4 * (SSPXADD + 1)) 011 = Load the SSPMSK register at the SSPXADD SFR address<sup>(3,4)</sup> 1000 = I<sup>2</sup>C Slave mode: 7-bit address 0110 = I<sup>2</sup>C Slave mode: 7-bit address 0110 = I<sup>2</sup>C Slave mode: 7-bit address 0110 = I<sup>2</sup>C Slave mode: 10-bit address 0110 = I<sup>2</sup>C Slave mode: 10-bit address 0110 = I<sup>2</sup>C Slave mode: 7-bit address 0110 = I<sup>2</sup>C Slave mode: 7-bit</li></ul>				Л	-						
<ul> <li>In Master Transmit mode:</li> <li>1 = A write to the SSPXBUF register was attempted while the 1<sup>2</sup>C conditions were not valid for transmission to be started (must be cleared in software)</li> <li>0 = No collision</li> <li>In Slave Transmit mode:</li> <li>1 = The SSPXBUF register is written while it is still transmitting the previous word (must be cleared software)</li> <li>0 = No collision</li> <li>In Receive mode (Master or Slave modes): This is a 'don't care' bit.</li> <li>bit 6 SSPOV: Receive Overflow Indicator bit</li> <li>In Receive mode:</li> <li>1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)</li> <li>0 = No overflow</li> <li>In Transmit mode:</li> <li>This is a 'don't care' bit in Transmit mode.</li> <li>This is a 'don't care' bit in Transmit mode.</li> <li>This is a 'don't care' bit in Transmit mode.</li> <li>This is a 'don't care' bit in Transmit mode.</li> <li>D = No overflow</li> <li>In Transmit mode:</li> <li>1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>0 = Disables the serial port and configures thes pins as I/O port pins</li> <li>0 = Holds clock low (clock stretch); used to ensure data setup time</li> <li>In Master mode:</li> <li>Unused in this mode.</li> <li>Dit 3-0 SSPM-3-0-: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup></li> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>112 = Caster mode: 10-bit address</li> <li>113 = Caster mode: 10-bit address</li> <li>114 = C Slave mode: 10-bit address</li> <li>115 = Caster mode: 10-bit address</li> <li>116 = Caster mode: 10-bit address</li> <li>117 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>111</li></ul>		alfOR				aleu		IOWII			
<ul> <li>1 = A write to the SSPXBUF register was attempted while the I<sup>2</sup>C conditions were not valid for transmission to be started (must be cleared in software)</li> <li>0 = No collision</li> <li>In <u>Blave Transmit mode:</u></li> <li>1 = The SSPXBUF register is written while it is still transmitting the previous word (must be cleared software)</li> <li>0 = No collision</li> <li>In <u>Receive mode (Master or Slave modes):</u> This is a 'don't care' bit.</li> <li>bit 6 SSPOV: Receive Overflow Indicator bit</li> <li>In <u>Receive mode:</u></li> <li>1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)</li> <li>0 = No overflow</li> <li>In <u>Transmit mode:</u></li> <li>This is a 'don't care'' bit in Transmit mode.</li> <li>This is a 'don't care'' bit in Transmit mode.</li> <li>This is a 'don't care'' bit in Transmit mode.</li> <li>Disables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>0 = Isables the serial port and configures these pins as I/O port pins</li> <li>0 = Holds clock low (clock stretch); used to ensure data setup time</li> <li>In <u>Relave mode:</u></li> <li>Unused in this mode.</li> <li>Disables clock low (clock stretch); used to ensure data setup time</li> <li>In <u>Alster mode:</u></li> <li>Unused in this mode.</li> <li>Dis I = C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>110 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>00 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>010 = I<sup>2</sup>C Slave mode: 10-b</li></ul>	bit 7	WCOL: Write	e Collision Detec	t bit							
<ul> <li>transmission to be started (must be cleared in software)         <ul> <li>0 = No collision</li> <li>Islave Transmit mode:</li></ul></li></ul>		In Master Tra	ansmit mode:								
<ul> <li>0 = No collision</li> <li>In Slave Transmit mode:         <ol> <li>The SSPxBUF register is written while it is still transmitting the previous word (must be cleared software)</li> <li>0 = No collision</li> <li>In Receive mode (Master or Slave modes): This is a 'don't care' bit.</li> </ol> </li> <li>bit 6 SSPOV: Receive Overflow Indicator bit In Receive mode:         <ol> <li>A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)</li> <li>0 = No overflow</li> <li>In Transmit mode: This is a 'don't care' bit in Transmit mode.</li> <li>SSPEN: Master Synchronous Serial Port Enable bit<sup>(1)</sup></li> <li>Enables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> <li>0 = Noi overflow</li> <li>In Slave mode:</li> <li>Enables the serial port and configures these pins as I/O port pins</li> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> <li>0 = Holds clock low (clock stretch); used to ensure data setup time</li> <li>In Master mode:</li> <li>Unused in this mode.</li> </ol> </li> <li>bit 3-0 SSPM-3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup></li> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1012 = I<sup>2</sup>C Firmware Controlled Master mode (slave Idle)</li> <li>1001 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>0101 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li></ul>				-			nditions were	not valid for a			
In Slave Transmit mode:         1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared software)         0 = No collision         In Receive mode (Master or Slave modes): This is a "don't care" bit.         bit 6       SSPOV: Receive Overflow Indicator bit         In Receive mode:       1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)         0 = No overflow       1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)         0 = No overflow       1 = Transmit mode: This is a "don't care" bit in Transmit mode.         bit 5       SSPEN: Master Synchronous Serial Port Enable bit <sup>(1)</sup> 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins         0 = Disables the serial port and configures these pins as I/O port pins         bit 4       CKP: SCKx Release Control bit         In Master mode:       1 = Releases clock         0 = Holds clock low (clock stretch); used to ensure data setup time         In Master mode:       10111 = I <sup>2</sup> C Slave mode: 10-bit address with Start and Stop bit interrupts enabled         1111 = I <sup>2</sup> C Slave mode: 10-bit address with Start and Stop bit interrupts enabled         1111 = I <sup>2</sup> C Slave mode: Clock = Fosc/(4* (SSPxADD SFR address <sup>3,4</sup> )         1001 = I_2C Master mode: Clock = Fosc/(4* (SSPxADD + 1))         1011 = I <sup>2</sup>				d (must be cl	eared in softwa	re)					
<ul> <li>The SSPxBUF register is written while it is still transmitting the previous word (must be cleared software)</li> <li>0 = No collision</li> <li>In Receive mode (Master or Slave modes): This is a "don't care" bit.</li> <li>SSPOV: Receive Overflow Indicator bit</li> <li>In Receive mode:</li> <li>1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)</li> <li>0 = No corflow</li> <li>In Transmit mode: This is a "don't care" bit in Transmit mode.</li> <li>SSPEN: Master Synchronous Serial Port Enable bit<sup>(1)</sup></li> <li>1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>0 = Disables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>0 = Disables the serial port and configures the spins as I/O port pins</li> <li>bit 4</li> <li>CKP: SCKx Release Control bit</li> <li>In Slave mode:</li> <li>1 = Releases clock</li> <li>0 = Holds clock low (clock stretch); used to ensure data setup time</li> <li>In Master mode:</li> <li>Unused in this mode.</li> <li>bit 3-0</li> <li>SSPM&lt;3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup></li> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1101 = I<sup>2</sup>C Slave mode: T-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Slave mode: Clock = FOSC/(4* (SSPXADD + TI))</li> <li>0111 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li></ul>											
<ul> <li>software)</li> <li>0 = No collision</li> <li>In Receive mode (Master or Slave modes): This is a 'don't care' bit.</li> <li>bit 6</li> <li>SSPOV: Receive Overflow Indicator bit</li> <li>In Receive mode:</li> <li>1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)</li> <li>0 = No overflow</li> <li>In Transmit mode: This is a 'don't care'' bit in Transmit mode.</li> <li>SSPEN: Master Synchronous Serial Port Enable bit<sup>(1)</sup></li> <li>1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> <li>0 = Holds clock low (clock stretch); used to ensure data setup time</li> <li>In Master mode: Unused in this mode.</li> <li>bit 3-0</li> <li>SSPM-3:0-: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup></li> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1110 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled</li> <li>1111 = I<sup>2</sup>C Slave mode: Clock = Fosc/(4 * (SSPADD SFR address<sup>(3,4)</sup>)</li> <li>1000 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>0111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>0111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode:</li></ul>				s written while	e it is still transr	nitting the previ	ous word (mus	t be cleared ir			
<ul> <li>In Receive mode (Master or Slave modes): This is a "don't care" bit.</li> <li>bit 6 SSPOV: Receive Overflow Indicator bit In Receive mode:         <ul> <li>I = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)</li> <li>O = No overflow</li> <li>In Transmit mode: This is a "don't care" bit in Transmit mode.</li> </ul> </li> <li>bit 5 SSPEN: Master Synchronous Serial Port Enable bit<sup>(1)</sup> <ul> <li>I = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>O = Disables the serial port and configures these pins as I/O port pins</li> <li>Disables the serial port and configures these pins as I/O port pins</li> <li>Disables the serial port and configures these pins as I/O port pins</li> <li>Disables the serial port and configures these pins as I/O port pins</li> <li>Disables the serial port and configures these pins as I/O port pins</li> <li>Disables the serial port and configures these pins as I/O port pins</li> <li>Disables the serial port and configures these pins as I/O port pins</li> <li>Disables the serial port and configures these pins as I/O port pins</li> <li>Disables the serial port and configures these pins as I/O port pins</li> <li>Disables the serial port and configures these pins as I/O port pins</li> <li>Disables the serial port and configures these pins as I/O port pins</li> <li>Serie - SCKA Release Control bit</li> <li>In Slave mode:</li></ul></li></ul>			-			intering the provi					
<ul> <li>This is a "don't care" bit.</li> <li>SSPOV: Receive Overflow Indicator bit</li> <li>In Receive mode:</li> <li>1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)</li> <li>0 = No overflow</li> <li>In Transmit mode:</li> <li>This is a "don't care" bit in Transmit mode.</li> <li>SSPEN: Master Synchronous Serial Port Enable bit<sup>(1)</sup></li> <li>1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> <li>0 = Holds clock low (clock stretch); used to ensure data setup time</li> <li>In Master mode:</li> <li>Unused in this mode.</li> <li>Dit 3-0</li> <li>SSPM&lt;3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup></li> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>110 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Slave mode: Clock = Fosc/(4 * (SSPAADD SFR address<sup>(3,4)</sup>)</li> <li>1000 = I<sup>2</sup>C Master mode: Clock = Fosc/(4 * (SSPAADD + 1))</li> <li>0111 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit addre</li></ul>		0 = No collis	sion								
<ul> <li>bit 6 SSPOY: Receive Overflow Indicator bit In Receive mode: 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software) 0 = No overflow In Transmit mode: This is a "don't care" bit in Transmit mode. SSPEN: Master Synchronous Serial Port Enable bit<sup>(1)</sup> 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins 0 = Disables the serial port and configures these pins as I/O port pins bit 4 CKP: SCKx Release Control bit In Slave mode: 1 = Releases clock 0 = Holds clock low (clock stretch); used to ensure data setup time In Master mode: Unused in this mode. bit 3-0 SSPM&lt;3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup> 1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled 1101 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled 1101 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled 1101 = I<sup>2</sup>C Slave mode: 10-bit address 0101 = Load the SSPMSK register at the SSPxADD SFR address<sup>(3,4)</sup> 1000 = I<sup>2</sup>C Master mode: Clock = FoSC/(4 * (SSPxADD + 1)) 0111 = I<sup>2</sup>C Slave mode: 7-bit address Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs. 2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only. 3: When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPXMSK register.</li> </ul>				Slave modes)	<u>:</u>						
<ul> <li>In Receive mode:</li> <li>1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)</li> <li>0 = No overflow</li> <li>In Transmit mode:</li> <li>This is a "don't care" bit in Transmit mode.</li> <li>bit 5 SSPEN: Master Synchronous Serial Port Enable bit<sup>(1)</sup></li> <li>1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> <li>bit 4 CKP: SCKx Release Control bit</li> <li>In Slave mode:</li> <li>1 = Releases clock</li> <li>0 = Holds clock low (clock stretch); used to ensure data setup time</li> <li>In Master mode:</li> <li>Unused in this mode.</li> <li>bit 3-0 SSPM&lt;3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup></li> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>110 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled</li> <li>1001 = Load the SSPMSK register at the SSPxADD SFR address<sup>(3,4)</sup></li> <li>1000 = I<sup>2</sup>C Master mode: Clock = Fosc/(4 * (SSPxADD + 1))</li> <li>0111 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.</li> <li>2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>3: When SSPM-3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ul>											
1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared software)         0 = No overflow         In Transmit mode:         This is a "don't care" bit in Transmit mode.         bit 5       SSPEN: Master Synchronous Serial Port Enable bit <sup>(1)</sup> 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins         0 = Disables the serial port and configures these pins as I/O port pins         bit 4       CKP: SCKx Release Control bit         In Slave mode:       1 = Releases clock         0 = Holds clock low (clock stretch); used to ensure data setup time         In Master mode:       Unused in this mode.         bit 3-0       SSPM<3:0>: Master Synchronous Serial Port Mode Select bits <sup>(2)</sup> 1111 = I <sup>2</sup> C Slave mode: 10-bit address with Start and Stop bit interrupts enabled         110 = I <sup>2</sup> C Slave mode: Clock = Fosc/(4 * (SSPxADD SFR address <sup>(3,4)</sup> )         1000 = I <sup>2</sup> C Master mode: Clock = Fosc/(4 * (SSPxADD + 1))         0111 = I <sup>2</sup> C Slave mode: 7-bit address         Note 1:       When enabled, the SDAx and SCLx pins must be configured as inputs.         2:       Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.         3:       When SSPM-3:0> = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register. <td>DIT 6</td> <td></td> <td></td> <td>dicator bit</td> <td></td> <td></td> <td></td> <td></td>	DIT 6			dicator bit							
<ul> <li>software)</li> <li>0 = No overflow</li> <li>In Transmit mode: This is a "don't care" bit in Transmit mode.</li> <li>SSPEN: Master Synchronous Serial Port Enable bit<sup>(1)</sup></li> <li>1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> <li>bit 4</li> <li>CKP: SCKx Release Control bit</li> <li>In Slave mode:</li> <li>1 = Releases clock</li> <li>0 = Holds clock low (clock stretch); used to ensure data setup time</li> <li>In Master mode: Unused in this mode.</li> <li>bit 3-0</li> <li>SSPM:3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup></li> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1010 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>1000 = I<sup>2</sup>C Master mode: Clock = FosC/(4 * (SSPxADD SFR address<sup>(3,4)</sup>)</li> <li>1000 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> </ul>											
<ul> <li>0 = No overflow         <ul> <li>In Transmit mode: This is a "don't care" bit in Transmit mode.</li> </ul> </li> <li>bit 5 SSPEN: Master Synchronous Serial Port Enable bit<sup>(1)</sup> <ul> <li>1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> </ul> </li> <li>bit 4 CKP: SCKx Release Control bit         <ul> <li>In Slave mode:</li> <li>1 = Releases clock</li> <li>0 = Holds clock low (clock stretch); used to ensure data setup time             <ul> <li>In Master mode:</li> <li>Unused in this mode.</li> </ul> </li> <li>bit 3-0 SSPM-3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup> <ul> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Firmware Controlled Master mode (slave Idle)</li> <li>1001 = Load the SSPMSK register at the SSPxADD SFR address<sup>(3,4)</sup></li> <li>1000 = I<sup>2</sup>C Master mode: 10-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> </ul> </li> <li>Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.</li> <li>2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>3: When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ul></li></ul>		•									
This is a "don't care" bit in Transmit mode.         bit 5       SSPEN: Master Synchronous Serial Port Enable bit <sup>(1)</sup> 1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins         0 = Disables the serial port and configures these pins as I/O port pins         bit 4       CKP: SCKx Release Control bit         In Slave mode:       1 = Releases clock         0 = Holds clock low (clock stretch); used to ensure data setup time         In Master mode:       Unused in this mode.         bit 3-0       SSPM<3:0>: Master Synchronous Serial Port Mode Select bits <sup>(2)</sup> 1111 = I <sup>2</sup> C Slave mode: 7-bit address with Start and Stop bit interrupts enabled         1010 = I <sup>2</sup> C Slave mode: 7-bit address with Start and Stop bit interrupts enabled         1011 = I <sup>2</sup> C Slave mode: Clock = Fosc/(4 * (SSPxADD SFR address <sup>(3,4)</sup> )         1000 = I <sup>2</sup> C Master mode: Clock = Fosc/(4 * (SSPxADD + 1))         0111 = I <sup>2</sup> C Slave mode: 7-bit address         0110 = I <sup>2</sup> C Slave mode: 7-bit address         0110 = I <sup>2</sup> C Slave mode: Clock = Fosc/(4 * (SSPxADD + 1))         0111 = I <sup>2</sup> C Slave mode: 7-bit address         0110 = I <sup>2</sup> C Slave mode: 7-bit address         0110 = I <sup>2</sup> C Slave mode: Clock = Fosc/(4 * (SSPxADD + 1))         0111 = I <sup>2</sup> C Slave mode: 7-bit address         0110 = I <sup>2</sup> C Slave mode: 7-bit address         0110 = I <sup>2</sup> C Slave mode: 7-bit address		0 = No over	flow								
<ul> <li>1 = Enables the serial port and configures the SDAx and SCLx pins as the serial port pins</li> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> <li>bit 4 CKP: SCKx Release Control bit <ul> <li>In Slave mode:</li> <li>1 = Releases clock</li> <li>0 = Holds clock low (clock stretch); used to ensure data setup time</li> <li>In Master mode:</li> <li>Unused in this mode.</li> </ul> </li> <li>bit 3-0 SSPM&lt;3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup> <ul> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1110 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Firmware Controlled Master mode (slave Idle)</li> <li>1000 = I<sup>2</sup>C Master mode: Clock = Fosc/(4 * (SSPxADD SFR address<sup>(3,4)</sup>)</li> <li>1000 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> </ul> </li> <li>Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.</li> <li>2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>3: When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ul>				ansmit mode.							
<ul> <li>0 = Disables the serial port and configures these pins as I/O port pins</li> <li>bit 4</li> <li>CKP: SCKx Release Control bit         <ul> <li>In Slave mode:</li> <li>I = Releases clock</li> <li>0 = Holds clock low (clock stretch); used to ensure data setup time                 <ul></ul></li></ul></li></ul>	bit 5	SSPEN: Mas	ster Synchronous	s Serial Port E	Enable bit <sup>(1)</sup>						
<ul> <li>In Slave mode: <ol> <li>Releases clock</li> <li>Holds clock low (clock stretch); used to ensure data setup time</li> <li>In Master mode: Unused in this mode.</li> </ol> </li> <li>bit 3-0 SSPM&lt;3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup> <ol> <li>1111 = 1<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>110 = 1<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = 1<sup>2</sup>C Firmware Controlled Master mode (slave Idle)</li> <li>1001 = Load the SSPMSK register at the SSPxADD SFR address<sup>(3,4)</sup></li> <li>1000 = 1<sup>2</sup>C Master mode: 10-bit address</li> <li>0110 = 1<sup>2</sup>C Slave mode: 7-bit address</li> </ol> </li> <li>Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs. <ol> <li>Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ol> </li> </ul>							e serial port pi	าร			
<ul> <li>1 = Releases clock         <ul> <li>0 = Holds clock low (clock stretch); used to ensure data setup time                 <ul></ul></li></ul></li></ul>	bit 4	CKP: SCKx	Release Control	bit							
<ul> <li>0 = Holds clock low (clock stretch); used to ensure data setup time In Master mode: Unused in this mode.</li> <li>bit 3-0 SSPM&lt;3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup> 1111 = 1<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled 1110 = 1<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled 1011 = 1<sup>2</sup>C Firmware Controlled Master mode (slave Idle) 1001 = Load the SSPMSK register at the SSPxADD SFR address<sup>(3,4)</sup> 1000 = 1<sup>2</sup>C Master mode: Clock = FOSC/(4 * (SSPxADD + 1)) 0111 = 1<sup>2</sup>C Slave mode: 10-bit address 0110 = 1<sup>2</sup>C Slave mode: 7-bit address</li> <li>Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.</li> <li>2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>3: When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ul>											
<ul> <li>In Master mode: Unused in this mode.</li> <li>bit 3-0</li> <li>SSPM&lt;3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup></li> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1110 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Firmware Controlled Master mode (slave Idle)</li> <li>1001 = Load the SSPMSK register at the SSPxADD SFR address<sup>(3,4)</sup></li> <li>1000 = I<sup>2</sup>C Master mode: Clock = Fosc/(4 * (SSPxADD + 1))</li> <li>0111 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>When enabled, the SDAx and SCLx pins must be configured as inputs.</li> <li>2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>3: When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ul>				etch): used to	o ensure data se	etun time					
<ul> <li>Unused in this mode.</li> <li>bit 3-0</li> <li>SSPM&lt;3:0&gt;: Master Synchronous Serial Port Mode Select bits<sup>(2)</sup></li> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1110 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Firmware Controlled Master mode (slave Idle)</li> <li>1001 = Load the SSPMSK register at the SSPxADD SFR address<sup>(3,4)</sup></li> <li>1000 = I<sup>2</sup>C Master mode: Clock = Fosc/(4 * (SSPxADD + 1))</li> <li>0111 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> </ul>			•								
<ul> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1110 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Firmware Controlled Master mode (slave Idle)</li> <li>1001 = Load the SSPMSK register at the SSPxADD SFR address<sup>(3,4)</sup></li> <li>1000 = I<sup>2</sup>C Master mode: Clock = Fosc/(4 * (SSPxADD + 1))</li> <li>0111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.</li> <li>2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>3: When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ul>											
<ul> <li>1111 = I<sup>2</sup>C Slave mode: 10-bit address with Start and Stop bit interrupts enabled</li> <li>1110 = I<sup>2</sup>C Slave mode: 7-bit address with Start and Stop bit interrupts enabled</li> <li>1011 = I<sup>2</sup>C Firmware Controlled Master mode (slave Idle)</li> <li>1001 = Load the SSPMSK register at the SSPxADD SFR address<sup>(3,4)</sup></li> <li>1000 = I<sup>2</sup>C Master mode: Clock = Fosc/(4 * (SSPxADD + 1))</li> <li>0111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.</li> <li>2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>3: When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ul>	bit 3-0	SSPM<3:0>	: Master Synchro	nous Serial F	Port Mode Seled	ct bits <sup>(2)</sup>					
<ul> <li>1011 = I<sup>2</sup>C Firmware Controlled Master mode (slave Idle)</li> <li>1001 = Load the SSPMSK register at the SSPxADD SFR address<sup>(3,4)</sup></li> <li>1000 = I<sup>2</sup>C Master mode: Clock = Fosc/(4 * (SSPxADD + 1))</li> <li>0111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.</li> <li>2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>3: When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ul>		1111 <b>= I<sup>2</sup>C S</b>	Slave mode: 10-b	oit address wi	th Start and Sto	p bit interrupts					
<ul> <li>1001 = Load the SSPMSK register at the SSPxADD SFR address<sup>(3,4)</sup></li> <li>1000 = I<sup>2</sup>C Master mode: Clock = Fosc/(4 * (SSPxADD + 1))</li> <li>0111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.</li> <li>2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>3: When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ul>							nabled				
<ul> <li>1000 = I<sup>2</sup>C Master mode: Clock = Fosc/(4 * (SSPxADD + 1)) 0111 = I<sup>2</sup>C Slave mode: 10-bit address 0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.</li> <li>2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>3: When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ul>											
<ul> <li>0111 = I<sup>2</sup>C Slave mode: 10-bit address</li> <li>0110 = I<sup>2</sup>C Slave mode: 7-bit address</li> <li>Note 1: When enabled, the SDAx and SCLx pins must be configured as inputs.</li> <li>2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>3: When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ul>											
<ol> <li>When enabled, the SDAx and SCLx pins must be configured as inputs.</li> <li>Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ol>		0111 = I <sup>2</sup> C S	Slave mode: 10-b	oit address		• //					
<ol> <li>Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ol>		0110 <b>= I<sup>2</sup>C S</b>	Slave mode: 7-bit	taddress							
<ol> <li>Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.</li> <li>When SSPM&lt;3:0&gt; = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.</li> </ol>	Note 1:	When enabled. t	he SDAx and SC	Lx pins must	be configured	as inputs.					
3: When SSPM<3:0> = 1001, any reads or writes to the SSPxADD SFR address actually access the SSPxMSK register.				-	-	-	ed in SPI mode	only.			
-	3:	When SSPM<3:0	0> = 1001, any r			•		•			
	4:	-		-Bit Address	Masking mode i	s selected (MSS	PMSK Confiau	ration bit is '1'			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT <sup>(1)</sup>	ACKEN <sup>(2)</sup>	RCEN <sup>(2)</sup>	PEN <sup>(2)</sup>	RSEN <sup>(2)</sup>	SEN <sup>(2)</sup>
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 7	GCEN: Gene Unused in Ma	ral Call Enable	bit				
bit 6			atus bit (Maste	r Transmit mod	e only)		
2.1.0	1 = Acknowle	dge was not re	eceived from sla				
bit 5	ACKDT: Ackr	nowledge Data	bit (Master Re	ceive mode onl	y) <mark>(1)</mark>		
	1 = Not Ackno 0 = Acknowle	U U					
bit 4	ACKEN: Ack	nowledge Sequ	uence Enable b	oit <sup>(2)</sup>			
	automati	Acknowledge cally cleared by edge sequence	/ hardware	SDAx and SO	CLx pins and	I transmits ACI	KDT data bi
bit 3		Receive mode		e mode only) <sup>(2)</sup>			
bit 2				CLx pins; autor	natically clear	ed by hardware	
bit 1		ated Start Cond	dition Enable bi	( <b>2</b> )			
	1 = Initiates I		condition on S		pins; automa	tically cleared by	y hardware
bit 0	SEN: Start Co	ondition Enable	e bit <sup>(2)</sup>				
	1 = Initiates S 0 = Start cond		on SDAx and S	CLx pins; autor	natically clear	ed by hardware	
	he value that wi	ll be transmitte	d when the use	er initiates an A	cknowledge s	equence at the e	end of a
<b>a</b> . 14	the 120 medule	is sative these		a aat (na anaali	na) and the C		

# REGISTER 21-5: SSPxCON2: MSSPx CONTROL REGISTER 2 (I<sup>2</sup>C<sup>™</sup> MASTER MODE)

2: If the I<sup>2</sup>C module is active, these bits may not be set (no spooling) and the SSPxBUF may not be written to (or writes to the SSPxBUF are disabled).

REGISTER 21-6: SSPxCON2: MSSPx CONTROL REGISTER 2 (I <sup>2</sup> C™ SLAVE MODE)								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
GCEN	ACKSTAT	ADMSK5	ADMSK4	ADMSK3	ADMSK2	ADMSK1	SEN <sup>(1)</sup>	
bit 7							bit C	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
bit 7	1 = Enables ir	ral Call Enable nterrupt when a all address is o	a general call a	ddress (0000h)	) is received in	the SSPxSR		
bit 6	ACKSTAT: Ac Unused in Sla	cknowledge Sta	atus bit					
bit 5-2	1 = Masking c	of correspondir	g bits of SSPx	t bits (5-Bit Add ADD is enabled ADD is disable	j t	mode)		
bit 1	<u>In 7-Bit Addre</u> 1 = Masking c	<u>ssing mode:</u> of SSPxADD<1	east Significant > only is enabl > only is disab		lect bit			
	0 = Masking c	of SSPxADD<1 of SSPxADD<1	:0> is enabled :0> is disabled					
bit 0				ve transmit and	I slave receive	(stretch enable	ed)	

**Note 1:** If the I<sup>2</sup>C module is active, this bit may not be set (no spooling) and the SSPxBUF may not be written to (or writes to the SSPxBUF are disabled).

REGISTER 21-7: SSPxMS	K: $I^2 C^{TM}$ SLAVE ADDRESS MASK REGISTER (7-BIT MASKING MODE) <sup>(1)</sup>
-----------------------	---

| R/W-1               |
|-------|-------|-------|-------|-------|-------|-------|---------------------|
| MSK7  | MSK6  | MSK5  | MSK4  | MSK3  | MSK2  | MSK1  | MSK0 <sup>(2)</sup> |
| bit 7 |       |       |       |       |       |       | bit 0               |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 MSK<7:0>: Slave Address Mask Select bit

1 = Masking of the corresponding bit of SSPxADD is enabled

0 = Masking of the corresponding bit of SSPxADD is disabled

Note 1: This register shares the same SFR address as SSPxADD and is only addressable in select MSSPx operating modes. See Section 21.4.3.4 "7-Bit Address Masking Mode" for more details.

2: MSK0 is not used as a mask bit in 7-bit addressing.

# 21.4.2 OPERATION

The MSSP module functions are enabled by setting the MSSP Enable bit, SSPEN (SSPxCON1<5>).

The SSPxCON1 register allows control of the  $I^2C$  operation. Four mode selection bits (SSPxCON1<3:0>) allow one of the following  $I^2C$  modes to be selected:

- I<sup>2</sup>C Master mode, clock
- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I<sup>2</sup>C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I<sup>2</sup>C Firmware Controlled Master mode, slave is Idle

Selection of any I<sup>2</sup>C mode with the SSPEN bit set forces the SCLx and SDAx pins to be open-drain, provided these pins are programmed as inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCLx and SDAx pins.

#### 21.4.3 SLAVE MODE

In Slave mode, the SCLx and SDAx pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The  $I^2C$  Slave mode hardware will always generate an interrupt on an address match. Address masking will allow the hardware to generate an interrupt for more than one address (up to 31 in 7-bit addressing and up to 63 in 10-bit addressing). Through the mode select bits, the user can also choose to interrupt on Start and Stop bits.

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPxBUF register with the received value currently in the SSPxSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPxSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPxCON1<6>), was set before the transfer was received.

In this case, the SSPxSR register value is not loaded into the SSPxBUF, but bit, SSPxIF, is set. The BF bit is cleared by reading the SSPxBUF register, while bit, SSPOV, is cleared through software.

The SCLx clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, are shown in timing Parameter 100 and Parameter 101.

### 21.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8 bits are shifted into the SSPxSR register. All incoming bits are sampled with the rising edge of the clock (SCLx) line. The value of register, SSPxSR<7:1>, is compared to the value of the SSPxADD register. The address is compared on the falling edge of the eighth clock (SCLx) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPxSR register value is loaded into the SSPxBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. The MSSP Interrupt Flag bit, SSPxIF, is set (and an interrupt is generated, if enabled) on the falling edge of the ninth SCLx pulse.

In 10-Bit Addressing mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. The  $R/\overline{W}$  bit (SSPxSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit addressing is as follows, with Steps, 7 through 9, for the slave-transmitter:

- 1. Receive first (high) byte of address (bits, SSPxIF, BF and UA, are set on address match).
- 2. Update the SSPxADD register with second (low) byte of address (clears bit, UA, and releases the SCLx line).
- 3. Read the SSPxBUF register (clears bit, BF) and clear flag bit, SSPxIF.
- 4. Receive second (low) byte of address (bits, SSPxIF, BF and UA, are set).
- 5. Update the SSPxADD register with the first (high) byte of address. If match releases the SCLx line, this will clear bit, UA.
- 6. Read the SSPxBUF register (clears bit, BF) and clear flag bit, SSPxIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits, SSPxIF and BF, are set).
- 9. Read the SSPxBUF register (clears bit, BF) and clear flag bit, SSPxIF.

#### 21.4.3.2 Address Masking Modes

Masking an address bit causes that bit to become a "don't care". When one address bit is masked, two addresses will be Acknowledged and cause an interrupt. It is possible to mask more than one address bit at a time, which greatly expands the number of addresses Acknowledged.

The  $l^2C$  slave behaves the same way whether address masking is used or not. However, when address masking is used, the  $l^2C$  slave can Acknowledge multiple addresses and cause interrupts. When this occurs, it is necessary to determine which address caused the interrupt by checking the SSPxBUF.

The PIC18F87K90 family of devices is capable of using two different Address Masking modes in I<sup>2</sup>C slave operation: 5-Bit Address Masking and 7-Bit Address Masking. The Masking mode is selected at device configuration using the MSSPMSK Configuration bit. The default device configuration is 7-Bit Address Masking.

Both Masking modes, in turn, support address masking of 7-bit and 10-bit addresses. The combination of Masking modes and addresses provide different ranges of Acknowledgable addresses for each combination.

While both Masking modes function in roughly the same manner, the way they use address masks are different.

#### 21.4.3.3 5-Bit Address Masking Mode

As the name implies, 5-Bit Address Masking mode uses an address mask of up to 5 bits to create a range of addresses to be Acknowledged, using bits, 5 through 1, of the incoming address. This allows the module to Acknowledge up to 31 addresses when using 7-bit addressing, or 63 addresses with 10-bit addressing (see Example 21-2). This Masking mode is selected when the MSSPMSK Configuration bit is programmed ('0').

The address mask in this mode is stored in the SSPxCON2 register, which stops functioning as a control register in  $l^2C$  Slave mode (Register 21-6). In 7-Bit Address Masking mode, address mask bits, ADMSK<5:1> (SSPxCON2<5:1>), mask the corresponding address bits in the SSPxADD register. For any ADMSK bits that are set (ADMSK<n> = 1), the corresponding address bit is ignored (SSPxADD<n> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

In 10-Bit Address Masking mode, bits, ADMSK<5:2>, mask the corresponding address bits in the SSPxADD register. In addition, ADMSK1 simultaneously masks the two LSbs of the address (SSPxADD<1:0>). For any ADMSK bits that are active (ADMSK<n> = 1), the corresponding address bit is ignored (SPxADD<n> = x). Also note, that although in 10-Bit Address Masking mode, the upper address bits reuse part of the SSPxADD register bits. The address mask bits do not interact with those bits; they only affect the lower address bits.

- Note 1: ADMSK1 masks the two Least Significant bits of the address.
  - The two Most Significant bits of the address are not affected by address masking.

#### EXAMPLE 21-2: ADDRESS MASKING EXAMPLES IN 5-BIT MASKING MODE

#### 7-Bit Addressing:

SSPxADD<7:1>= A0h (1010000) (SSPxADD<0> is assumed to be '0')

```
ADMSK<5:1> = 00111
```

Addresses Acknowledged: A0h, A2h, A4h, A6h, A8h, AAh, ACh, AEh

#### 10-Bit Addressing:

SSPxADD<7:0> = A0h (10100000) (The two MSb of the address are ignored in this example, since they are not affected by masking)

ADMSK<5:1> = 00111

Addresses Acknowledged: A0h, A1h, A2h, A3h, A4h, A5h, A6h, A7h, A8h, A9h, AAh, ABh, ACh, ADh, AEh, AFh

### 21.4.3.4 7-Bit Address Masking Mode

Unlike 5-bit masking, 7-Bit Address Masking mode uses a mask of up to 8 bits (in 10-bit addressing) to define a range of addresses that can be Acknowledged, using the lowest bits of the incoming address. This allows the module to Acknowledge up to 127 different addresses with 7-bit addressing, or 255 with 10-bit addressing (see Example 21-3). This mode is the default configuration of the module and is selected when MSSPMSK is unprogrammed ('1').

The address mask for 7-Bit Address Masking mode is stored in the SSPxMSK register, instead of the SSPxCON2 register. SSPxMSK is a separate hardware register within the module, but it is not directly addressable. Instead, it shares an address in the SFR space with the SSPxADD register. To access the SSPxMSK register, it is necessary to select MSSP mode, '1001' (SSPxCON1<3:0> = 1001) and then read or write to the location of SSPxADD.

To use 7-Bit Address Masking mode, it is necessary to initialize SSPxMSK with a value before selecting the  $I^2C$  Slave Addressing mode. Thus, the required sequence of events is:

- 1. Select SSPxMSK Access mode (SSPxCON2<3:0> = 1001).
- Write the mask value to the appropriate SSPxADD register address (FC8h for MSSP1, F6Eh for MSSP2).
- 3. Set the appropriate I<sup>2</sup>C Slave mode (SSPxCON2<3:0> = 0111 for 10-bit addressing, '0110' for 7-bit addressing).

Setting or clearing mask bits in SSPxMSK behaves in the opposite manner of the ADMSK bits in 5-Bit Address Masking mode. That is, clearing a bit in SSPxMSK causes the corresponding address bit to be masked; setting the bit requires a match in that position. SSPxMSK resets to all '1's upon any Reset condition and, therefore, has no effect on the standard MSSP operation until written with a mask value.

With 7-bit addressing, SSPxMSK<7:1> bits mask the corresponding address bits in the SSPxADD register. For any SSPxMSK bits that are active (SSPxMSK<n> = 0), the corresponding SSPxADD address bit is ignored (SSPxADD<n> = x). For the module to issue an address Acknowledge, it is sufficient to match only on addresses that do not have an active address mask.

With 10-bit addressing, SSPxMSK<7:0> bits mask the corresponding address bits in the SSPxADD register. For any SSPxMSK bits that are active (= 0), the corresponding SSPxADD address bit is ignored (SSPxADD<n> = x).

Note: The two Most Significant bits of the address are not affected by address masking.

# EXAMPLE 21-3: ADDRESS MASKING EXAMPLES IN 7-BIT MASKING MODE

#### 7-Bit Addressing:

SSPxADD<7:1> = 1010 000

SSPxMSK<7:1> = 1111 001

Addresses Acknowledged = ACh, A8h, A4h, A0h

#### 10-Bit Addressing:

SSPxADD<7:0> = 1010 0000

SSPxMSK<7:0> = 1111 0011

Addresses Acknowledged = ACh, A8h, A4h, A0h

### 21.4.3.5 Reception

When the  $R/\overline{W}$  bit of the address byte is clear and an address match occurs, the  $R/\overline{W}$  bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and the SDAx line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit, BF (SSPxSTAT<0>), is set or bit, SSPOV (SSPxCON1<6>), is set.

An MSSP interrupt is generated for each data transfer byte. The interrupt flag bit, SSPxIF, must be cleared in software. The SSPxSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPxCON2<0> = 1), SCLx will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPxCON1<4>). See Section 21.4.4 "Clock Stretching" for more details.

# 21.4.3.6 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register. The ACK pulse will be sent on the ninth bit and pin, SCLx, is held low regardless of SEN (see Section 21.4.4 "Clock Stretching" for more details). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then, pin, SCLx, should be enabled by setting bit, CKP (SSPxCON1<4>). The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time (Figure 21-10).

The  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCLx input pulse. If the SDAx line is high (not  $\overline{ACK}$ ), then the data transfer is complete. In this case, when the  $\overline{ACK}$  is latched by the slave, the slave logic is reset and the slave monitors for another occurrence of the Start bit. If the SDAx line was low ( $\overline{ACK}$ ), the next transmit data must be loaded into the SSPxBUF register. Again, pin, SCLx, must be enabled by setting bit, CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared in software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.



(RECEPTION, 7-BIT ADDRESS) SSPOV is set because SSPxBUF is still full. ACK is not sent. Bus master terminates transfer ٩ ACK ົ໑ 8 8 5 D2 D6 X D5 X D4 X D3 > Receiving Data 6 ACK ( DO ) In this example, an address equal to A7.A6.A5.X.A3.X.X will be Acknowledged and cause an interrupt. D2 X D1  $D5 \setminus D4 \setminus D3 \setminus$ Receiving Data Cleared in software SSPxBUF is read D6 X x = Don't care (i.e., address bit can either be a '1' or a '0'). ACK R/W = 0 (CKP does not reset to '0' when SEN = 0) A5 X X X A3 ) Receiving Addre A6 SSPxIF (PIR1<3> or PIR3<7>) SSPOV (SSPxCON1<6>) A7 CKP (SSPxCON<4>) BF (SSPxSTAT<0>) S ÷ ∺ SDAX Note SCLX

I<sup>2</sup>C<sup>™</sup> SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01011

FIGURE 21-9:









FIGURE 21-11: I<sup>2</sup>C<sup>™</sup> SLAVE MODE TIMING WITH SEN = 0 AND ADMSK<5:1> = 01001 (RECEPTION, 10-BIT ADDRESS)







# 21.4.4 CLOCK STRETCHING

Both 7-Bit and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPxCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCLx pin to be held low at the end of each data receive sequence.

### 21.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPxCON1 register is automatically cleared, forcing the SCLx output to be held low. The CKP bit being cleared to '0' will assert the SCLx line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and read the contents of the SSPxBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 21-15).

- Note 1: If the user reads the contents of the SSPxBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
  - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

### 21.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPxADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

**Note:** If the user polls the UA bit and clears it by updating the SSPxADD register before the falling edge of the ninth clock occurs, and if the user hasn't cleared the BF bit by reading the SSPxBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

### 21.4.4.3 Clock Stretching for 7-Bit Slave Transmit Mode

The 7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the SSPxBUF before the master device can initiate another transmit sequence (see Figure 21-10).

- Note 1: If the user loads the contents of SSPxBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
  - **2:** The CKP bit can be set in software regardless of the state of the BF bit.


### 21.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode


In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence, which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 21-13).


# 21.4.4.5 Clock Synchronization and the CKP bit


When the CKP bit is cleared, the SCLx output is forced to '0'. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external  $I^2C$  master device has

already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the  $I^2C$  bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 21-14).









#### 21.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the  $I^2C$  bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the  $I^2C$  protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPxCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPxSR and the address is compared against the SSPxADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPxSR is transferred to the SSPxBUF, the BF flag bit is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPxIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPxBUF. The value can be used to determine if the address was device-specific or a general call address.

In 10-Bit Addressing mode, the SSPxADD is required to be updated for the second half of the address to match and the UA bit is set (SSPxSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Addressing mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 21-17).





## 21.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPxCON1 and by setting the SSPEN bit. In Master mode, the SCLx and SDAx lines are manipulated by the MSSP hardware if the TRIS bits are set.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all  $I^2C$  bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.


- 1. Assert a Start condition on SDAx and SCLx.
- 2. Assert a Repeated Start condition on SDAx and SCLx.
- 3. Write to the SSPxBUF register, initiating transmission of data/address.
- 4. Configure the I<sup>2</sup>C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDAx and SCLx.

Note: The MSSPx module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur.

The following events will cause the MSSPx Interrupt Flag bit, SSPxIF, to be set (and MSSP interrupt, if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received
- Acknowledge transmitted
- Repeated Start





# 21.4.6.1 I<sup>2</sup>C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted, 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the  $R/\overline{W}$  bit. In this case, the  $R/\overline{W}$  bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received, 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator, used for the SPI mode operation, is used to set the SCLx clock frequency for either 100 kHz, 400 kHz or 1 MHz I<sup>2</sup>C operation. See **Section 21.4.7 "Baud Rate**" for more details.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPxCON2<0>).
- SSPxIF is set. The MSSPx module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPxBUF with the slave address to transmit.
- 4. Address is shifted out the SDAx pin until all 8 bits are transmitted.
- 5. The MSSPx module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 7. The user loads the SSPxBUF with 8 bits of data.
- 8. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- The MSSPx module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- 10. The MSSPx module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPxCON2<2>).
- 12. An interrupt is generated once the Stop condition is complete.

## 21.4.7 BAUD RATE

In I<sup>2</sup>C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPxADD register (Figure 21-19). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I<sup>2</sup>C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCLx pin will remain in its last state.


Table 21-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD. The SSPxADD BRG value of  $(0 \times 0.0)$  is not supported.

### 21.4.7.1 Baud Rate and Module Interdependence

Because MSSP1 and MSSP2 are independent, they can operate simultaneously in I<sup>2</sup>C Master mode at different baud rates. This is done by using different BRG reload values for each module.

Because this mode derives its basic clock source from the system clock, any changes to the clock will affect both modules in the same proportion. It may be possible to change one or both baud rates back to a previous value by changing the BRG reload value.

# FIGURE 21-19: BAUD RATE GENERATOR BLOCK DIAGRAM



# TABLE 21-3: I<sup>2</sup>C<sup>™</sup> CLOCK RATE w/BRG

Fosc	Fcy	Fcy Fcy * 2		FscL (2 Rollovers of BRG)
40 MHz	10 MHz	20 MHz	18h	400 kHz
40 MHz	10 MHz	20 MHz	1Fh	312.5 kHz
40 MHz	10 MHz	20 MHz	63h	100 kHz
16 MHz	4 MHz	8 MHz	09h	400 kHz
16 MHz	4 MHz	8 MHz	0Ch	308 kHz
16 MHz	4 MHz	8 MHz	27h	100 kHz
4 MHz	1 MHz	2 MHz	02h	333 kHz
4 MHz	1 MHz	2 MHz	09h	100 kHz
16 MHz <sup>(1)</sup>	4 MHz	8 MHz	03h	1 MHz <sup>(1)</sup>


**Note 1:** A minimum of 16 MHz Fosc is required to get the 1 MHz  $I^2C$ .

### 21.4.7.2 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCLx pin (SCLx allowed to float high). When the SCLx pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCLx pin is actually sampled high. When the

SCLx pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. This ensures that the SCLx high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 21-20).





# 21.4.8 I<sup>2</sup>C<sup>™</sup> MASTER MODE START CONDITION TIMING


To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPxCON2<0>). If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCLx is high is the Start condition and causes the S bit (SSPxSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPxCON2<0>) will be automatically cleared by hardware. The Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

Note: If, at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.

# 21.4.8.1 WCOL Status Flag

If the user writes the SSPxBUF when a Start sequence is in progress, the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPxCON2 is disabled until the Start condition is complete.



# FIGURE 21-21: FIRST START BIT TIMING

# 21.4.9 I<sup>2</sup>C<sup>™</sup> MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPxCON2<1>) is programmed high and the I<sup>2</sup>C logic module is in the Idle state. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPxADD<5:0> and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, and if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. Following this, the RSEN bit (SSPxCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit (SSPxSTAT<3>) will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDAx is sampled low when SCLx goes from low-to-high.
    - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPxIF bit getting set, the user may write the SSPxBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

### 21.4.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPxCON2 is disabled until the Repeated Start condition is complete.

# FIGURE 21-22: REPEATED START CONDITION WAVEFORM



## 21.4.10 I<sup>2</sup>C<sup>™</sup> MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address, is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted (see data hold time specification Parameter 106). SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCLx is released high (see data setup time specification Parameter 107). When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared; if not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 21-23).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPxCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPxIF flag is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCLx low and allowing SDAx to float.

### 21.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPxSTAT<0>) is set when the CPU writes to SSPxBUF and is cleared when all 8 bits are shifted out.

### 21.4.10.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur) after 2 TCY after the SSPxBUF write. If SSPxBUF is rewritten within 2 TCY, the WCOL bit is set and SSPxBUF is updated. This may result in a corrupted transfer.

The user should verify that the WCOL bit is clear after each write to SSPxBUF to ensure the transfer is correct. In all cases, WCOL must be cleared in software.

#### 21.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPxCON2<6>) is cleared when the slave has sent an Acknowledge  $(\overline{ACK} = 0)$  and is set when the slave does not Acknowledge  $(\overline{ACK} = 1)$ . A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

# 21.4.11 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPxCON2<3>).

Note: The MSSP module must be in an inactive state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting, and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPxCON2<4>).

### 21.4.11.1 BF Status Flag


In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.


### 21.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

#### 21.4.11.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).





#### 21.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. ACKEN (SSPxCON2<4>). When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCLx pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG; the SCLx pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into an inactive state (Figure 21-25).

# 21.4.12.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


# 21.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDAx pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPxCON2<2>). At the end of a receive/transmit, the SCLx line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDAx line low. When the SDAx line is sampled low, the Baud Rate Generator is reloaded and counts down to 0. When the Baud Rate Generator times out, the SCLx pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDAx pin will be deasserted. When the SDAx pin is sampled high while SCLx is high, the P bit (SSPxSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (see Figure 21-26).


### 21.4.13.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).









#### 21.4.14 SLEEP OPERATION

While in Sleep mode, the  $I^2C$  module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

#### 21.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

#### 21.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit (SSPxSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- · Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

#### 21.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDAx float high, and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF, and reset the  $I^2C$  port to its Idle state (Figure 21-27).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I<sup>2</sup>C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.

#### FIGURE 21-27: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



#### 21.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx is sampled low at the beginning of the Start condition (Figure 21-28).
- b) SCLx is sampled low before SDAx is asserted low (Figure 21-29).

During a Start condition, both the SDAx and the SCLx pins are monitored.


If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:

- · The Start condition is aborted
- · The BCLxIF flag is set
- The MSSP module is reset to its inactive state (see Figure 21-28)


The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded from SSPxADD<6:0> and counts down to 0. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 21-30). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0. If the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.


Note: The reason that a bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.



#### FIGURE 21-28: BUS COLLISION DURING START CONDITION (SDAx ONLY)







# 21.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDAx when SCLx goes from a low level to a high level.
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'.


When the user deasserts SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD<6:0> and counts down to 0. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled.

If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 21-31). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.


If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition (see Figure 21-32).

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

### FIGURE 21-31: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)



#### FIGURE 21-32: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)




#### 21.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:


- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD<6:0> and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 21-33). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 21-34).

# FIGURE 21-33: BUS COLLISION DURING A STOP CONDITION (CASE 1)



### FIGURE 21-34: BUS COLLISION DURING A STOP CONDITION (CASE 2)



<b>TABLE 21-4</b> :	<b>REGISTERS ASSOCIATED WITH I<sup>2</sup>C™ OPERATION</b>
---------------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75		
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77		
PIE1		ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77		
IPR1		ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77		
PIR2	OSCFIF	_	SSP2IF	BLC2IF	BCL1IF	HLVDIF	TMR3IF	TMR3GIF	77		
PIE2	OSCFIE		SSP2IE	BLC2IE	BCL1IE	HLVDIE	TMR3IE	TMR3GIE	77		
IPR2	OSCFIP		SSP2IP	BLC2IP	BCL1IP	HLVDIP	TMR3IP	TMR3GIP	77		
PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77		
PIE3	TMR5GIE	LCDIE	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE	77		
IPR3	TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP	77		
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	78		
TRISD	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	78		
SSP1BUF	MSSP1 R	MSSP1 Receive Buffer/Transmit Register									
SSP1ADD		ddress Regis aud Rate Re							76		
SSP1MSK <sup>(1)</sup>	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	_		
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	76		
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	70		
SSP1CON2	GCEN	ACKSTAT	ADMSK5 <sup>(2)</sup>	ADMSK4 <sup>(2)</sup>	ADMSK3(2)	ADMSK2(2)	ADMSK1 <sup>(2)</sup>	SEN	76		
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	76		
SSP2BUF	MSSP2 R	eceive Buffe	r/Transmit R	legister					82		
SSP2ADD	MSSP2 Ad MSSP2 Ba	ddress Regis aud Rate Re	ster (I <sup>2</sup> C Sla load Registe	ve mode), er (I <sup>2</sup> C Maste	er mode)				82		
SSP2MSK <sup>(1)</sup>	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0			
SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	82		
SEDICONIO	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	00		
SSP2CON2	GCEN	ACKSTAT	ADMSK5 <sup>(2)</sup>	ADMSK4 <sup>(2)</sup>	ADMSK3 <sup>(2)</sup>	ADMSK2 <sup>(2)</sup>	ADMSK1 <sup>(2)</sup>	SEN	83		
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	82		

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the MSSP module in  $I^2C^{TM}$  mode.

Note 1: SSPxMSK shares the same address in SFR space as SSPxADD, but is only accessible in certain I<sup>2</sup>C<sup>™</sup> Slave operating modes in 7-Bit Masking mode. See Section 21.4.3.4 "7-Bit Address Masking Mode" for more details.

2: Alternate bit definitions for use in I<sup>2</sup>C Slave mode operations only.

# 22.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of two serial I/O modules. (Generically, the EUSART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex, asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN/J2602 bus) systems.

All members of the PIC18F87K90 family are equipped with two independent EUSART modules, referred to as EUSART1 and EUSART2. They can be configured in the following modes:

- Asynchronous (full duplex) with:
  - Auto-wake-up on character reception
  - Auto-baud calibration
  - 12-bit Break character transmission
- Synchronous Master (half duplex) with selectable clock polarity
- Synchronous Slave (half duplex) with selectable clock polarity

The pins of EUSART1 and EUSART2 are multiplexed with the functions of PORTC (RC6/TX1/CK1/ SEG27 and RC7/RX1/DT1/SEG28) and PORTG (RG1/TX2/CK2/AN19/C3OUT and RG2/RX2/DT2/ AN18/C3INA), respectively. In order to configure these pins as an EUSART:

- For EUSART1:
  - SPEN (RCSTA1<7>) bit must be set (= 1)
  - TRISC<7> bit must be set (= 1)
  - TRISC<6> bit must be cleared (= 0) for Asynchronous and Synchronous Master modes
  - TRISC<6> bit must be set (= 1) for Synchronous Slave mode
- · For EUSART2:
  - SPEN (RCSTA2<7>) bit must be set (= 1)
  - TRISG<2> bit must be set (= 1)
  - TRISG<1> bit must be cleared (= 0) for Asynchronous and Synchronous Master modes
  - TRISC<6> bit must be set (= 1) for Synchronous Slave mode

The operation of each Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTAx)
- Receive Status and Control (RCSTAx)
- Baud Rate Control (BAUDCONx)

These are detailed in Register 22-1, Register 22-2 and Register 22-3, respectively, on the following pages.

Note: Throughout this section, references to register and bit names that may be associated with a specific EUSART module are referred to generically by the use of 'x' in place of the specific module number. Thus, "RCSTAx" might refer to the Receive Status register for either EUSART1 or EUSART2.

Note: The EUSART control will automatically reconfigure the pin from input to output as needed.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D
pit 7		·				·	bit
egend:							
R = Readabl		W = Writable		U = Unimplem			
n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
oit 7	CSRC: Clock	Source Select	bit				
	Asynchronou	<u>s mode:</u>					
	Don't care.						
	Synchronous						
		ode (clock gen de (clock from					
oit 6		ansmit Enable I					
		-bit transmissio					
	0 = Selects 8	-bit transmissio	n				
oit 5	TXEN: Trans	mit Enable bit <sup>(1</sup>	)				
	1 = Transmit 0 = Transmit						
oit 4		ART Mode Sele	ct bit				
<i>л</i> г 4	1 = Synchror						
	0 = Asynchro						
oit 3	SENDB: Sen	d Break Chara	cter bit				
	Asynchronou						
		nc Break on nex ak transmissior		n (cleared by ha	rdware upon c	ompletion)	
	<u>Synchronous</u>		i nas complete	<del>,</del> u			
	Don't care.	mode.					
oit 2	BRGH: High	Baud Rate Sele	ect bit				
	<u>Asynchronou</u>						
	1 = High spe 0 = Low spee						
	Synchronous						
	Unused in thi						
pit 1	TRMT: Trans	mit Shift Regist	er Status bit				
	1 = TSR is er						
	0 = TSR is fu		1.				
bit 0		t of Transmit Da					
	Can be an ac	dress/data bit o	or a parity bit.				
Note 1: S	REN/CREN ove	errides TXFN in	Sync mode.				

# REGISTER 22-1: TXSTAX: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x				
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D				
oit 7							bit				
L <b>egend:</b> R = Readab	le hit	W = Writable t	nit	U = Unimplem	nented bit, read	las '0'					
n = Value a		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
bit 7	SPEN: Seria	al Port Enable bit									
		ort is enabled									
		port disabled (h									
oit 6		Receive Enable b	IT								
		9-bit reception 8-bit reception									
oit 5	SREN: Sing	le Receive Enab	le bit								
	Asynchrono Don't care.	<u>us mode</u> :									
	1 = Enables 0 = Disable	<u>s mode – Master</u> s single receive s single receive eared after recep	_	ete.							
	<u>Synchronou</u> Don't care.	s mode – Slave:									
oit 4	CREN: Continuous Receive Enable bit										
		<u>us mode:</u> s the receiver s the receiver									
		<u>s mode:</u> s continuous rece s continuous rece		ole bit, CREN, is	cleared (CREI	N overrides SR	EN)				
oit 3	ADDEN: Ad	dress Detect Ena	able bit								
	1 = Enables 0 = Disable	us mode 9-Bit (R address detecti s address detect	on, enables ir ion, all bytes a								
	Asynchrono Don't care.	<u>us mode 8-Bit (R</u>	<u>X9 = 0):</u>								
oit 2	FERR: Fram	ning Error bit									
	1 = Framing 0 = No fram	g error (can be cl ing error	eared by read	ling the RCREG	x register and	receiving the n	ext valid byte				
oit 1	OERR: Ove	rrun Error bit									
	1 = Overrur 0 = No over	n error (can be cle run error	eared by clea	ring bit, CREN)							
oit 0	<b>RX9D:</b> 9th b	it of Received Da	ata								
	<b></b>	an address/data									

R/W-0	R-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0				
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16		WUE	ABDEN				
bit 7	•		•				bit				
<u> </u>											
<b>Legend:</b> R = Readabl	o hit	M = Mritabla	hit	II – Unimplom	onted hit read	L a a 'O'					
-n = Value at		W = Writable '1' = Bit is set		U = Unimplem '0' = Bit is clea			2014/2				
	PUR	I = DILIS SEL		U = BILIS CIER	reu	x = Bit is unki	IOWI				
bit 7	ABDOVF: A	uto-Baud Acqui	sition Rollover	Status bit							
		ollover has occ rollover has oc	•	uto-Baud Rate [	Detect mode (n	nust be cleare	d in software)				
bit 6	RCIDL: Rece	eive Operation I	dle Status bit								
		operation is Idle operation is act									
bit 5	RXDTP: Dat	a/Receive Polar	ity Select bit								
		<u>ıs mode:</u> data (RXx) is in data (RXx) is no									
	<u>Synchronous</u> 1 = Data (DT		ctive-low)								
bit 4	-	chronous Clock									
	Asynchronous mode:										
	1 = Idle state	e for transmit (T) e for transmit (T)	,								
	Synchronous		, ,								
		e for clock (CKx) e for clock (CKx)									
bit 3	BRG16: 16-	Bit Baud Rate R	egister Enable	bit							
				Hx and SPBRG> only (Compatibl		RGHx value is	ignored				
bit 2	Unimpleme	nted: Read as '	כי								
bit 1	WUE: Wake	up Enable bit									
	cleared		the following ri		rupt is generat	ed on the falli	ng edge; bit				
	Synchronous Unused in th										
bit 0	ABDEN: Aut	o-Baud Detect	Enable bit								
	cleared		on completion.	e next characte	r. Requires rec	ception of a Sy	vnc field (55h				
	Synchronous			compicted							

# 22.1 Baud Rate Generator (BRG)

The BRG is a dedicated, 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCONx<3>) selects 16-bit mode.

The SPBRGHx:SPBRGx register pair controls the period of a free-running timer. In Asynchronous mode, bits, BRGH (TXSTAx<2>) and BRG16 (BAUDCONx<3>), also control the baud rate. In Synchronous mode, BRGH is ignored. Table 22-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGHx:SPBRGx registers can be calculated using the formulas in Table 22-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 22-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 22-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGHx:SPBRGx registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate. When operated in Synchronous mode, SPBRGH:SPBRG values of 0000h and 0001h are not supported. In the Asynchronous mode, all BRG values may be used.

# 22.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRGx register pair.

### 22.1.2 SAMPLING

The data on the RXx pin (either RC7/RX1/DT1/SEG28 or RG2/RX2/DT2/AN18/C3INA) is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RXx pin.

C	Configuration Bits		BRG/EUSART Mode	Baud Rate Formula		
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula		
0	0	0	8-Bit/Asynchronous	Fosc/[64 (n + 1)]		
0	0	1	8-Bit/Asynchronous	$E_{0000}/[16 (n + 1)]$		
0	1	0	16-Bit/Asynchronous	Fosc/[16 (n + 1)]		
0	1	1	16-Bit/Asynchronous			
1	0	x	8-Bit/Synchronous	Fosc/[4 (n + 1)]		
1	1	х	16-Bit/Synchronous			

#### TABLE 22-1: BAUD RATE FORMULAS

**Legend:** x = Don't care, n = value of SPBRGHx:SPBRGx register pair

## EXAMPLE 22-1: CALCULATING BAUD RATE ERROR

For a device with FOSC of 16	6 MH	z, desired baud rate of 9600, Asynchronous mode, and 8-bit BRG:
Desired Baud Rate	=	Fosc/(64 ([SPBRGHx:SPBRGx] + 1))
Solving for SPBRGHx:	SPBI	RGx:
Х	=	((FOSC/Desired Baud Rate)/64) – 1
	=	((16000000/9600)/64) - 1
	=	[25.042] = 25
Calculated Baud Rate	=	1600000/(64 (25 + 1))
	=	9615
Error	=	(Calculated Baud Rate - Desired Baud Rate)/Desired Baud Rate
	=	(9615 - 9600)/9600 = 0.16%

# TABLE 22-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:		
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	77		
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	77		
BAUDCON1	ABDOVF	BDOVF RCIDL RXDTP TXCKP BRG16 — WUE ABDEN									
SPBRGH1	EUSART1	EUSART1 Baud Rate Generator Register High Byte									
SPBRG1	EUSART1	Baud Rate	Generator I	Register Lo	w Byte				77		
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	81		
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	81		
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	81		
SPBRGH2	EUSART2	EUSART2 Baud Rate Generator Register High Byte									
SPBRG2	EUSART2	Baud Rate	Generator I	Register Lo	w Byte				82		

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

					SYNC	= 0, BRGH	l = 0, BRG	<b>616 =</b> 0				
BAUD	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	_	_			_				_		_	
1.2	—	_	_	1.221	1.73	255	1.202	0.16	129	1.201	-0.16	103
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2.403	-0.16	51
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9.615	-0.16	12
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	_	_	_
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	_
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	—	_	_

TABI E 22-3	BAUD RATES FOR ASYNCHRONOUS MODES
IADLL 22-J.	

		SYNC = 0, BRGH = 0, BRG16 = 0											
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz						
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	0.300	0.16	207	0.300	-0.16	103	0.300	-0.16	51				
1.2	1.202	0.16	51	1.201	-0.16	25	1.201	-0.16	12				
2.4	2.404	0.16	25	2.403	-0.16	12	_	_	_				
9.6	8.929	-6.99	6	—	_	_	_	_	_				
19.2	20.833	8.51	2	—	_	_	—	_	_				
57.6	62.500	8.51	0	—	_	_	—	_	_				
115.2	62.500	-45.75	0	—	_	_	_	_					

		SYNC = 0, BRGH = 1, BRG16 = 0										
BAUD RATE	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	—	_	_	_	_	_	_	_	_	_	_	_
1.2	—	—	—	—	—	—	—		—	—	—	—
2.4	—	_	_	—	_	_	2.441	1.73	255	2.403	-0.16	207
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_

		<b>SYNC</b> = 0, <b>BRGH</b> = 1, <b>BRG16</b> = 0									
BAUD	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz				
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	_		_		_	_	0.300	-0.16	207		
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51		
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25		
9.6	9.615	0.16	25	9.615	-0.16	12	_	_	_		
19.2	19.231	0.16	12	_	_	_	_	_	_		
57.6	62.500	8.51	3	—	_	_	—	_	_		
115.2	125.000	8.51	1		_	—	_	_	—		

 $\ensuremath{\textcircled{}^{\circ}}$  2009-2011 Microchip Technology Inc.

		SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD RATE	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	0.300	-0.04	1665	
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1.201	-0.16	415	
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2.403	-0.16	207	
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51	
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25	
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8	
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	—	—	

# TABLE 22-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

			S	YNC = 0, E	BRGH = (	), BRG16 =	1			
BAUD	Fosc = 4.000 MHz			Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207	
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51	
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25	
9.6	9.615	0.16	25	9.615	-0.16	12	_	_	_	
19.2	19.231	0.16	12	—	_	_	—	_	_	
57.6	62.500	8.51	3	—	_	_	—	_	_	
115.2	125.000	8.51	1	_	_	—	_	_	_	

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1										
BAUD RATE	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1									
BAUD	Fost	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832		
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207		
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103		
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25		
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12		
57.6	58.824	2.12	16	55.555	3.55	8	—	_	—		
115.2	111.111	-3.55	8	—	_	—	—	_	—		

# 22.1.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 22-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RXx signal, the RXx signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value, 55h (ASCII "U", which is also the LIN/J2602 bus Sync character), in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRGx begins counting up, using the preselected clock source on the first rising edge of RXx. After eight bits on the RXx pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGHx:SPBRGx register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCONx<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 22-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock can be configured by the BRG16 and BRGH bits. The BRG16 bit must be set to use both SPBRG1 and SPBRGH1 as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGHx register. Refer to Table 22-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCxIF interrupt is set once the fifth rising edge on RXx is detected. The value in the RCREGx needs to be read to clear the RCxIF interrupt. The contents of RCREGx should be discarded.


- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
  - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.
    - **3:** To maximize baud rate range, it is recommended to set the BRG16 (BAUDCONx<3>) bit if the auto-baud feature is used.

# TABLE 22-4:BRG COUNTERCLOCK RATES


BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32

# 22.1.3.1 ABD and EUSART Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREGx cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.



#### FIGURE 22-2: BRG OVERFLOW SEQUENCE



# 22.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTAx<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip, dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH and BRG16 bits (TXSTAx<2> and BAUDCONx<3>). Parity is not supported by the hardware but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-Bit Break Character Transmit
- Auto-Baud Rate Detection

#### 22.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 22-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available).

Once the TXREGx register transfers the data to the TSR register (occurs in one TCY), the TXREGx register is empty and the TXxIF flag bit is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF will be set regardless of the state of TXxIE; it cannot be cleared in software. TXxIF is also not cleared immediately upon loading TXREGx, but becomes valid in the second instruction cycle following the load instruction. Polling TXxIF immediately following a load of TXREGx will return invalid results.


While TXxIF indicates the status of the TXREGx register; another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.


Note 1:	The TSR register is not mapped in data memory, so it is not available to the user.
2:	Flag bit, TXxIF, is set when enable bit, TXEN, is set.

To set up an Asynchronous Transmission:


- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set transmit bit, TX9; can be used as an address/data bit.
- 5. Enable the transmission by setting bit, TXEN, which will also set bit, TXxIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Load data to the TXREGx register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

### FIGURE 22-3: EUSART TRANSMIT BLOCK DIAGRAM





# FIGURE 22-5: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75		
PIR1		ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77		
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77		
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77		
PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77		
PIE3	TMR5GIE										
IPR3	TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP	77		
RCSTA1	SPEN	EN RX9 SREN CREN ADDEN FERR OERR RX9D									
TXREG1	EUSART1	Transmit Re	gister						77		
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	77		
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	79		
SPBRGH1	EUSART1	Baud Rate (	Generator R	egister Higl	n Byte				76		
SPBRG1	EUSART1	Baud Rate (	Generator R	egister Low	v Byte				77		
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	81		
TXREG2	EUSART2	Transmit Re	gister						82		
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	81		
BAUDCON2	ABDOVF	BDOVF RCIDL RXDTP TXCKP BRG16 — WUE ABDEN									
SPBRGH2	EUSART2	Baud Rate (	Generator R	egister Higl	n Byte			-	82		
SPBRG2	EUSART2	Baud Rate (	Generator R	egister Low	v Byte				82		

#### TABLE 22-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

#### 22.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 22-6. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.


To set up an Asynchronous Reception:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit, SYNC, and setting bit, SPEN.
- 3. If interrupts are desired, set enable bit, RCxIE.
- 4. If 9-bit reception is desired, set bit, RX9.
- 5. Enable the reception by setting bit, CREN.
- Flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if enable bit, RCxIE, was set.
- 7. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREGx register.
- 9. If any error occurred, clear the error by clearing enable bit, CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

### 22.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT


This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCxIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set.
- 8. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREGx to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.



#### FIGURE 22-6: EUSART RECEIVE BLOCK DIAGRAM

#### FIGURE 22-7: ASYNCHRONOUS RECEPTION



#### TABLE 22-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75		
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77		
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77		
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77		
PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77		
PIE3	TMR5GIE	LCDIE	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE	77		
IPR3	TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP	77		
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	77		
RCREG1	EUSART1	Receive Reg	jister						77		
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	77		
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	79		
SPBRGH1	EUSART1	Baud Rate G	Senerator R	egister High	n Byte				76		
SPBRG1	EUSART1	Baud Rate G	Generator R	egister Low	Byte				77		
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	81		
RCREG2	EUSART2	Receive Reg	jister						82		
TXSTA2	CSRC	SRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D									
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN	81		
SPBRGH2	EUSART2	Baud Rate G	Senerator R	egister High	n Byte	•		•	82		
SPBRG2	EUSART2	Baud Rate G	Generator Ro	egister Low	Byte				82		

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

#### 22.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCONx<1>). Once set, the typical receive sequence on RXx/DTx is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RXx/DTx line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN/J2602 protocol.)

Following a wake-up event, the module generates an RCxIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 22-8) and asynchronously if the device is in Sleep mode (Figure 22-9). The interrupt condition is cleared by reading the RCREGx register.

The WUE bit is automatically cleared once a low-to-high transition is observed on the RXx line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

#### 22.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false End-of-Character (EOC) and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bits) for standard RS-232 devices or 000h (12 bits) for LIN/J2602 bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., HS or HSPLL mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.


### 22.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded.


The fact that the WUE bit has been cleared (or is still set) and the RCxIF flag is set should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering Sleep mode.

#### FIGURE 22-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION



#### FIGURE 22-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



#### 22.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN/J2602 bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The Frame Break character is sent whenever the SENDB and TXEN bits (TXSTAx<3> and TXSTAx<5>, respectively) are set while the Transmit Shift Register is loaded with data. Note that the value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN/J2602 specification).

Note that the data value written to the TXREGx for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 22-10 for the timing of the Break character sequence.

#### 22.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN/J2602 bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

#### 22.2.6 RECEIVING A BREAK CHARACTER

The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in Section 22.2.4 "Auto-Wake-up on Sync Break Character". By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABDEN bit once the TXxIF interrupt is observed.

#### Write to TXREGx Dummy Write **BRG** Output (Shift Clock) TXx (pin) Start Bit Bit 0 Bit 1 Bit 11 Stop Bit Break TXxIF bit (Transmit Buffer Reg. Empty Flag) TRMT bit (Transmit Shift Reg. Empty Flag) SENDB Sampled Here Auto-Cleared SENDB bit (Transmit Shift Reg. Empty Flag)

#### FIGURE 22-10: SEND BREAK CHARACTER SEQUENCE

#### 22.3 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTAx<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit, SYNC (TXSTAx<4>). In addition, enable bit, SPEN (RCSTAx<7>), is set in order to configure the TXx and RXx pins to CKx (clock) and DTx (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CKx line. Clock polarity is selected with the TXCKP bit (BAUDCONx<4>). Setting TXCKP sets the Idle state on CKx as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

#### 22.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION


The EUSART transmitter block diagram is shown in Figure 22-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The TSR register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREGx (if available).

Once the TXREGx register transfers the data to the TSR register (occurs in one TcY), the TXREGx is empty and the TXxIF flag bit is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF is set regardless of the state of enable bit, TXxIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREGx register.


While flag bit, TXxIF, indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user must poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



#### FIGURE 22-11: SYNCHRONOUS TRANSMISSION



#### FIGURE 22-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)

#### TABLE 22-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:			
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	75			
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77			
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77			
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77			
PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77			
PIE3	TMR5GIE											
IPR3	TMR5GIP	GIP LCDIP RC2IP TX2IP CTMUIP CCP2IP CCP1IP RTCCIP										
RCSTA1	SPEN	PEN RX9 SREN CREN ADDEN FERR OERR RX9D										
TXREG1	EUSART1	Transmit Re	gister						77			
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	77			
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16		WUE	ABDEN	79			
SPBRGH1	EUSART1	Baud Rate C	Generator R	egister Higl	n Byte				76			
SPBRG1	EUSART1	Baud Rate C	Generator R	egister Low	/ Byte				77			
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	81			
TXREG2	EUSART2	Transmit Re	gister						82			
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	81			
BAUDCON2	ABDOVF	DOVF RCIDL RXDTP TXCKP BRG16 — WUE ABDEN										
SPBRGH2	EUSART2 Baud Rate Generator Register High Byte											
SPBRG2	EUSART2	Baud Rate C	Generator R	egister Low	/ Byte				82			

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

#### 22.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTAx<5>), or the Continuous Receive Enable bit, CREN (RCSTAx<4>). Data is sampled on the RXx pin on the falling edge of the clock.

If enable bit, SREN, is set, only a single word is received. If enable bit, CREN, is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits, SYNC, SPEN and CSRC.

- 3. Ensure bits, CREN and SREN, are clear.
- 4. If interrupts are desired, set enable bit, RCxIE.
- 5. If 9-bit reception is desired, set bit, RX9.
- 6. If a single reception is required, set bit, SREN. For continuous reception, set bit, CREN.
- 7. Interrupt flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCxIE, was set.
- 8. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREGx register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

#### FIGURE 22-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

	1	bit 0	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	$\times$	bit 7
C6/TX1/CK1/ SEG27 Pin (TXCKP = 0)	1 1 1					J.	J.	Ŀ.		, , , ,
C6/TX1/CK1/ SEG27 Pin - (TXCKP = 1)										1 1 1 1
Write to bit, SREN									1 1 1	1 1 1
SREN bit		1 1	1	1	1	1	1	1		1
CREN bit	'0'	1 1	1 1	1	1 1	1	1	1	1	· 0
RC1IF bit (Interrupt) –	1 1 1		1 1 	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	
Read RCREG1 -	, , ,		, , ,			· ·			1 1 1	f

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	75		
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77		
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77		
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77		
PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77		
PIE3	TMR5GIE	LCDIE	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE	77		
IPR3	TMR5GIP										
RCSTA1	SPEN	PEN RX9 SREN CREN ADDEN FERR OERR RX9D									
RCREG1	EUSART1	Receive Re	gister						77		
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	77		
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	79		
SPBRGH1	EUSART1	Baud Rate (	Generator	Register H	ligh Byte				76		
SPBRG1	EUSART1	Baud Rate (	Generator	Register L	ow Byte				77		
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	81		
RCREG2	EUSART2	Receive Re	gister						82		
TXSTA2	CSRC	SRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D									
BAUDCON2	ABDOVF	BOOVF RCIDL RXDTP TXCKP BRG16 — WUE ABDEN									
SPBRGH2	EUSART2	Baud Rate (	Generator	Register H	ligh Byte				82		
SPBRG2	EUSART2	Baud Rate (	Generator	Register L	ow Byte				82		

#### TABLE 22-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

#### 22.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTAx<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CKx pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

#### 22.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep mode.

If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREGx register.
- c) Flag bit, TXxIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREGx register will transfer the second word to the TSR and flag bit, TXxIF, will now be set.

e) If enable bit, TXxIE, is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. Clear bits, CREN and SREN.
- 3. If interrupts are desired, set enable bit, TXxIE.
- 4. If 9-bit transmission is desired, set bit, TX9.
- 5. Enable the transmission by setting enable bit, TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit, TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75		
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77		
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77		
IPR1	—	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77		
PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77		
PIE3	TMR5GIE	LCDIE	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE	77		
IPR3	TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP	77		
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	77		
TXREG1	EUSART1	Transmit Reg	gister					•	77		
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	77		
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16		WUE	ABDEN	79		
SPBRGH1	EUSART1	Baud Rate G	enerator R	egister High	n Byte				76		
SPBRG1	EUSART1	Baud Rate G	enerator R	egister Low	<sup>,</sup> Byte				77		
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	81		
TXREG2	EUSART2	Transmit Reg	gister					•	82		
TXSTA2	CSRC	SRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D									
BAUDCON2	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	81		
SPBRGH2	EUSART2	Baud Rate G	enerator R	egister High	n Byte	1		1	82		
SPBRG2	EUSART2	Baud Rate G	enerator R	egister Low	Byte				82		

#### TABLE 22-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

#### 22.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode, and bit, SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREGx register. If the RCxIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting bits, SYNC and SPEN, and clearing bit, CSRC.
- 2. If interrupts are desired, set enable bit, RCxIE.
- 3. If 9-bit reception is desired, set bit, RX9.
- 4. To enable reception, set enable bit, CREN.
- 5. Flag bit, RCxIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCxIE, was set.
- 6. Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREGx register.
- 8. If any error occurred, clear the error by clearing bit, CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	75		
PIR1	_	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77		
PIE1	_	ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77		
IPR1	_	ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77		
PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77		
PIE3	TMR5GIE										
IPR3	TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP	77		
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	77		
RCREG1	EUSART1	Receive Reo	gister						77		
TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	77		
BAUDCON1	ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	_	WUE	ABDEN	79		
SPBRGH1	EUSART1	Baud Rate C	Generator R	egister High	n Byte				76		
SPBRG1	EUSART1	Baud Rate C	Generator R	egister Low	Byte				77		
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	81		
RCREG2	EUSART2	Receive Reg	gister						82		
TXSTA2	CSRC	CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D									
BAUDCON2	ABDOVF	DOVF RCIDL RXDTP TXCKP BRG16 — WUE ABDEN									
SPBRGH2	EUSART2	Baud Rate C	Generator R	egister High	n Byte				82		
SPBRG2	EUSART2	Baud Rate C	Generator R	egister Low	Byte				82		

#### TABLE 22-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

### 23.0 12-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module in the PIC18F87K90 family of devices has 16 inputs for the 64-pin devices and 24 inputs for the 80-pin devices. This module allows conversion of an analog input signal to a corresponding signed 12-bit digital number.

The module has these registers:

- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)
- A/D Port Configuration Register 0 (ANCON0)
- A/D Port Configuration Register 1 (ANCON1)
- A/D Port Configuration Register 2 (ANCON2)
- ADRESH (the upper A/D Results register)
- ADRESL (the lower A/D Results register)


The ADCON0 register, shown in Register 23-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 23-2, configures the voltage reference and special trigger selection. The ADCON2 register, shown in Register 23-3, configures the A/D clock source and programmed acquisition time and justification.

#### 23.1 Differential A/D Converter

The converter in PIC18F87K90 family devices is implemented as a differential A/D where the differential voltage between two channels is measured and converted to digital values (see Figure 23-1).

The converter can also be configured to measure a voltage from a single input by clearing the CHSN bits (ADCON1<2:0>). With this configuration, the negative channel input is connected internally to AVss (see Figure 23-2).


### FIGURE 23-1: DIFFERENTIAL CHANNEL MEASUREMENT



Differential conversion feeds the two input channels to a unity gain differential amplifier. The positive channel input is selected using the CHS bits (ADCON0<6:2>) and the negative channel input is selected using the CHSN bits (ADCON1<2:0>).

The output from the amplifier is fed to the A/D convert, as shown in Figure 23-1. The 12-bit result is available on the ADRESH and ADRESL registers. There is also a sign bit, along with the 12-bit result, indicating if the result is a positive or negative value.





In the Single Channel Measurement mode, the negative input is connected to Avss by clearing the CHSN bits (ADCON1<2:0>).

#### 23.2 A/D Registers

#### 23.2.1 A/D CONTROL REGISTERS

#### REGISTER 23-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 7 Unimplemented: Read as '0'

bit 6-2	CHS<4:0>: Analog Channel Select bits	
	00000 = Channel 00 (AN0)	10000 = Channel 16 (AN16)
	00001 = Channel 01 (AN1)	10001 = Channel 17 (AN17)
	00010 = Channel 02 (AN2)	10010 = Channel 18 (AN18)
	00011 = Channel 03 (AN3)	10011 = Channel 19 (AN19)
	00100 = Channel 04 (AN4)	10100 = Channel 20 (AN20) <sup>(1,2)</sup>
	00101 = Channel 05 (AN5)	10101 = Channel 21 (AN21) <sup>(1,2)</sup>
	00110 = Channel 06 (AN6)	10110 = Channel 22 (AN22) <sup>(1,2)</sup>
	00111 = Channel 07 (AN7)	10111 = Channel 23 (AN23) <sup>(1,2)</sup>
	01000 = Channel 08 (AN8)	11000 = (Reserved) <sup>(2)</sup>
	01001 = Channel 09 (AN9)	$11001 = (Reserved)^{(2)}$
	01010 = Channel 10 (AN10)	$11010 = (Reserved)^{(2)}$
	01011 = Channel 11 (AN11)	11011 = (Reserved) <sup>(2)</sup>
	01100 = Channel 12 (AN12)(1,2)	11100 = Channel 28 (Reserved CTMU)
	01101 = Channel 13 (AN13) <sup>(1,2)</sup>	11101 = Channel 29 (Internal temperature diode)
	01110 = Channel 14 (AN14) <sup>(1,2)</sup>	11110 = Channel 30 (VDDCORE)
	01111 = Channel 15 (AN15) <sup>(1,2)</sup>	11111 = Channel 31 (1.024V band gap)
bit 1	GO/DONE: A/D Conversion Status bit	
		ess. Setting this bit starts an A/D conversion cycle. The bit is
		hen the A/D conversion is completed.
	0 = A/D conversion is completed or is no	t in progress
bit 0	ADON: A/D On bit	
	1 = A/D Converter is operating	
	0 = A/D Converter module is shut off and	consuming no operating current
Note 1:	These channels are not implemented on 64-	pin devices.

2: Performing a conversion on unimplemented channels will return random values.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
TRIGSEL1	TRIGSEL0	VCFG1	VCFG0	VNCFG	CHSN2	CHSN1	CHSN0
bit 7				•			bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	Iown
bit 7-6	TRIGSEL<1:	0>: Special Trig	aer Select bits	3			
-		the special trig	•				
		the special trig					
		the special trig					
		the special trig	-				
bit 5-4		A/D VREF+ COI	•				
		VREF+ (4.096V VREF+ (2.048V	,				
	01 = External	· ·	/				
	00 = AVDD						
bit 3	VNCFG: A/D	VREF- Configu	ation bit				
	1 = External	Vref					
	0 = AVss						
bit 2-0		Analog Negativ	e Channel Se	lect bits			
	111 = Chann	. ,					
	110 = Chann 101 = Chann	· · · ·					
	100 <b>= Chann</b>	. ,					
	011 <b>= Chann</b>	el 03 (AN2)					
	010 = Chann						
	001 = Chann	. ,	on Minstor		pogativo chapr		
	uuu – Selecti		CS AV SS/EXIEN	iai VREF- as a l	legative chant	nel based on VN	NOF'G

#### REGISTER 23-2: ADCON1: A/D CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit
Legend:	-1		L :4			-l (O)	
R = Readal		W = Writable			nented bit, read		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	ADFM: A/D R	esult Format S	elect bit				
	1 = Right justi 0 = Left justifie						
bit 6	Unimplement	ted: Read as '	0'				
bit 5-3	ACQT<2:0>:	A/D Acquisitio	n Time Select	bits			
	$111 = 20 \text{ TAD} \\ 110 = 16 \text{ TAD} \\ 101 = 12 \text{ TAD} \\ 100 = 8 \text{ TAD} \\ 011 = 6 \text{ TAD} \\ 010 = 4 \text{ TAD} \\ 001 = 2 \text{ TAD} \\ 000 = 0 \text{ TAD}^{(1)}$	)					
bit 2-0	ADCS<2:0>:	A/D Conversio	n Clock Selec	t bits			
	110 = Fosc/6 101 = Fosc/1 100 = Fosc/4	6 ock derived frc 2					

#### REGISTER 23-3: ADCON2: A/D CONTROL REGISTER 2

**Note 1:** If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

#### 23.2.2 A/D RESULT REGISTERS


The ADRESH:ADRESL register pair is where the 12-bit A/D result and extended sign bits (ADSGN) are loaded at the completion of a conversion. This register pair is 16 bits wide. The A/D module gives the flexibility of left or right justifying the 12-bit result in the 16-Bit Result register. The A/D Format Select bit (ADFM) controls this justification.

Figure 23-3 shows the operation of the A/D result justification and location of the sign bit (ADSGN). The extended sign bits allow for easier 16-bit math to be

performed on the result. The results are represented as a two's compliment binary value. This means that when sign bits and magnitude bits are considered together in right justification, the ADRESH and ADRESL can be read as a single signed integer value.

When the A/D Converter is disabled, these 8-bit registers can be used as two general purpose registers.

#### FIGURE 23-3: A/D RESULT JUSTIFICATION



#### **REGISTER 23-4:** ADRESH: A/D RESULT HIGH BYTE REGISTER, LEFT JUSTIFIED (ADFM = 0)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADRES11	ADRES10	ADRES9	ADRES8	ADRES7	ADRES6	ADRES5	ADRES4
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ADRES<11:4>: A/D Result High Byte bits

#### REGISTER 23-5: ADRESL: A/D RESULT LOW BYTE REGISTER, LEFT JUSTIFIED (ADFM = 0)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADRES3	ADRES2	ADRES1	ADRES0	ADSGN	ADSGN	ADSGN	ADSGN
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4 ADRES<3:0>: A/D Result Low Byte bits

ADSGN: A/D Result Sign bits

1 = A/D result is negative

bit 3-0

0 = A/D result is positive

#### REGISTER 23-6: ADRESH: A/D RESULT HIGH BYTE REGISTER, RIGHT JUSTIFIED (ADFM = 1)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADSGN	ADSGN	ADSGN	ADSGN	ADRES11	ADRES10	ADRES9	ADRES8
bit 7	•			•			bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-4ADSGN: A/D Result Sign bits1 = A/D result is negative0 = A/D result is positivebit 3-0ADRES<11:8>: A/D Result High Byte bits

#### REGISTER 23-7: ADRESL: A/D RESULT LOW BYTE REGISTER, RIGHT JUSTIFIED (ADFM = 1)

| R/W-x  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 | ADRES1 | ADRES0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ADRES<7:0>: A/D Result Low Byte bits

The ANCONx registers are used to configure the operation of the I/O pin associated with each analog channel. Clearing a ANSELx bit configures the corresponding pin (ANx) to operate as a digital only I/O. Setting a bit configures the pin to operate as an analog

input for either the A/D Converter or the comparator module, with all digital peripherals disabled and digital inputs read as '0'.

As a rule, I/O pins that are multiplexed with analog inputs default to analog operation on any device Reset.

#### REGISTER 23-8: ANCON0: A/D PORT CONFIGURATION REGISTER 0

| R/W-1  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ANSEL7 | ANSEL6 | ANSEL5 | ANSEL4 | ANSEL3 | ANSEL2 | ANSEL1 | ANSEL0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ANSEL<7:0>: Analog Port Configuration bits (AN7 and AN0)

0 = Pin is configured as a digital port

1 = Pin is configured as an analog channel – digital input disabled and any inputs read as '0'

#### REGISTER 23-9: ANCON1: A/D PORT CONFIGURATION REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANSEL15 <sup>(1)</sup>	ANSEL14 <sup>(1)</sup>	ANSEL13 <sup>(1)</sup>	ANSEL12 <sup>(1)</sup>	ANSEL11	ANSEL10	ANSEL9	ANSEL8
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ANSEL<15:8>: Analog Port Configuration bits (AN15 through AN8)

0 = Pin is configured as a digital port

1 = Pin is configured as an analog channel – digital input is disabled and any inputs read as '0'

**Note 1:** AN12 through AN15, and AN20 to AN23, are implemented only on 80-pin devices. For 64-pin devices, the corresponding ANSELx bits are still implemented for these channels, but have no effect.

#### REGISTER 23-10: ANCON2: A/D PORT CONFIGURATION REGISTER 2

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
ANSEL23 <sup>(1)</sup>	ANSEL22 <sup>(1)</sup>	ANSEL21 <sup>(1)</sup>	ANSEL20 <sup>(1)</sup>	ANSEL19	ANSEL18	ANSEL17	ANSEL16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **ANSEL<23:16>:** Analog Port Configuration bits (AN23 through AN16)

0 = Pin configured as a digital port

1 = Pin configured as an analog channel — digital input disabled and any inputs read as '0'

**Note 1:** AN12 through AN15, and AN20 to AN23, are implemented only on 80-pin devices. For 64-pin devices, the corresponding ANSELx bits are still implemented for these channels, but have no effect.

The analog reference voltage is software-selectable to either the device's positive and negative supply voltage (AVDD and AVSS) or the voltage level on the RA3/AN3/VREF+ and RA2/AN2/VREF- pins. VREF+ has two additional internal voltage reference selections: 2.048V and 4.096V.


The A/D Converter can uniquely operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D Converter's internal RC oscillator.

The output of the Sample-and-Hold (S/H) is the input into the converter, which generates the result via successive approximation.

Each port pin associated with the A/D Converter can be configured as an analog input or a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0<1>) is cleared and the A/D Interrupt Flag bit, ADIF (PIR1<6>), is set.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted. The value in the ADRESH:ADRESL register pair is not modified for a Power-on Reset. These registers will contain unknown data after a Power-on Reset.

The block diagram of the A/D module is shown in Figure 23-4.



After the A/D module has been configured as desired, the selected channel must be acquired before the conversion can start. The analog input channels must have their corresponding TRIS bits selected as inputs. To determine acquisition time, see Section 23.3 "A/D Acquisition Requirements". After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.


To do an A/D conversion, follow these steps:

- 1. Configure the A/D module:
  - Configure the required ADC pins as analog pins (ANCON0, ANCON1 and ANCON2)
  - Set the voltage reference (ADCON1)
  - Select the A/D positive and negative input channels (ADCON0 and ADCON1)
  - Select the A/D acquisition time (ADCON2)
  - Select the A/D conversion clock (ADCON2)
  - Turn on the A/D module (ADCON0)



- 2. Configure the A/D interrupt (if desired):
  - Clear the ADIF bit (PIR1<6>)
  - Set the ADIE bit (PIE1<6>)
  - Set the GIE bit (INTCON<7>)
- 3. Wait the required acquisition time (if required).
- 4. Start the conversion:
  - Set the GO/DONE bit (ADCON0<1>)
- 5. Wait for A/D conversion to complete, by either:
  Polling for the GO/DONE bit to be cleared OR
  - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL), and if required, clear bit, ADIF.
- 7. For the next conversion, begin with Step 1 or 2, as required.

The A/D conversion time per bit is defined as TAD. Before the next acquisition starts, a minimum Wait of 2 TAD is required.



#### 23.3 A/D Acquisition Requirements

For the A/D Converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 23-5. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD).

The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . After the analog input channel is selected or changed, the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the
	holding	, capa	acitor is disco	nne	ected from	the
	input p	in.				

To calculate the minimum acquisition time, Equation 23-1 can be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Equation 23-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

• CHOLD	=	25 pF
• Rs	=	2.5 kΩ
Conversion Error	$\leq$	1/2 LSb
• VDD	=	$3V \rightarrow Rss$ = 2 k $\Omega$
Temperature	=	85°C

#### EQUATION 23-1: ACQUISITION TIME

TACQ =	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
=	TAMP + TC + TCOFF

#### EQUATION 23-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{TC/CHOLD}(\text{RIC} + \text{RSS} + \text{RS}))})$
or		
TC	=	-(CHOLD)(RIC + RSS + RS) ln(1/2048)

#### EQUATION 23-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	0.2 μs
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs
Tempera	ture c	oefficient is only required for temperatures $> 25^{\circ}$ C. Below $25^{\circ}$ C, TCOFF = 0 ms.
Тс	=	-(Chold)(Ric + Rss + Rs) $\ln(1/2048)$ µs -(25 pF) (1 k $\Omega$ + 2 k $\Omega$ + 2.5 k $\Omega$ ) ln(0.0004883) µs 1.05 µs
Tacq	=	0.2 μs + 1.05 μs + 1.2 μs 2.45 μs

#### 23.4 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the  $GO/\overline{DONE}$  bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit.

This occurs when the ACQT<2:0> bits (ADCON2<5:3>) remain in their Reset state ('000'), which is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQTx bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

#### 23.5 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 14 TAD per 12-bit conversion. The source of the A/D conversion clock is software-selectable.

The possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Using the internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD. (For more information, see Parameter 130 in Table 31-26.)

Table 23-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

#### TABLE 23-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Clock	Maximum Device	
Operation	ADCS<2:0>	Frequency
2 Tosc	000	2.50 MHz
4 Tosc	100	5.00 MHz
8 Tosc	001	10.00 MHz
16 Tosc	101	20.00 MHz
32 Tosc	010	40.00 MHz
64 Tosc	110	64.00 MHz
RC <sup>(2)</sup>	x11	1.00 MHz <sup>(1)</sup>

Note 1: The RC source has a typical TAD time of  $4 \ \mu$ s.

2: For device frequencies above 1 MHz, the device must be in Sleep mode for the entire conversion or the A/D accuracy may be out of specification.

#### 23.6 Configuring Analog Port Pins

The ANCON0, ANCON1, ANCON2, TRISA, TRISF, TRISG and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRISx bits set (input). If the TRISx bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<3:0> bits and the TRISx bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
  - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.

#### 23.7 A/D Conversions

Figure 23-6 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT<2:0> bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.


Figure 23-7 shows the operation of the A/D Converter after the GO/DONE bit has been set, the ACQT<2:0> bits set to '010' and a 4 TAD acquisition time selected.

Clearing the  $GO/\overline{DONE}$  bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).


After the A/D conversion is completed or aborted, a 2 TAD Wait is required before the next acquisition can be started. After this Wait, acquisition on the selected channel is automatically started.

**Note:** The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

#### FIGURE 23-6: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)



#### FIGURE 23-7: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



#### 23.8 Use of the Special Event Triggers

A/D conversion can be started by the Special Event Trigger of any of these modules:

- ECCP2 Requires CCP2M<3:0> bits (CCP2CON<3:0>) set at '1011'
- CTMU Requires the setting of the CTTRIG bit (CTMUCONH<0>)
- Timer1
- RTCC

To start an A/D conversion:

- The A/D module must be enabled (ADON = 1)
- The appropriate analog input channel is selected
- The minimum acquisition period is set in one of these ways:
  - Timing provided by the user
  - Selection made of an appropriate TACQ time

With these conditions met, the trigger sets the GO/DONE bit and the A/D acquisition starts.

If the A/D module is not enabled (ADON = 0), the module ignores the Special Event Trigger.

Note: With an ECCP2 trigger, Timer1 or Timer3 is cleared. The timers reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH:ADRESL to the desired location). If the A/D module is not enabled, the Special Event Trigger is ignored by the module, but the timer's counter resets.

#### 23.9 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined, in part, by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT<2:0> and ADCS<2:0> bits in ADCON2 should be updated in accordance with the power-managed mode clock that will be used.

After the power-managed mode is entered (either of the power-managed Run modes), an A/D acquisition or conversion may be started. Once an acquisition or conversion is started, the device should continue to be clocked by the same power-managed mode clock source until the conversion has been completed. If desired, the device may be placed into the corresponding power-managed Idle mode during the conversion.

If the power-managed mode clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires that the A/D RC clock be selected. If bits, ACQT<2:0>, are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry into Sleep mode. The IDLEN and SCS<1:0> bits in the OSCCON register must have already been cleared prior to starting the conversion.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values
Name		ыго	ыгэ	BIL 4	ыгэ	BIL Z	ыст	ыго	on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
PIR1	—	ADIF	RC1IF	TX1IF	SSP1IF	TMR1GIF	TMR2IF	TMR1IF	77
PIE1		ADIE	RC1IE	TX1IE	SSP1IE	TMR1GIE	TMR2IE	TMR1IE	77
IPR1		ADIP	RC1IP	TX1IP	SSP1IP	TMR1GIP	TMR2IP	TMR1IP	77
ADRESH	A/D Result	VD Result Register High Byte						76	
ADRESL	A/D Result	Register Lo	ow Byte						76
ADCON0	_	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	76
ADCON1	TRIGSEL1	TRIGSEL0	VCFG1	VCFG0	VNCFG	CHSN2	CHSN1	CHSN0	76
ADCON2	ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	76
ANCON0	ANSEL7	ANSEL6	ANSEL5	ANSEL4	ANSEL3	ANSEL2	ANSEL1	ANSEL0	81
ANCON1	ANSEL15	ANSEL14	ANSEL13	ANSEL12	ANSEL11	ANSEL10	ANSEL9	ANSEL8	81
ANCON2	ANSEL23	ANSEL22	ANSEL21	ANSEL20	ANSEL19	ANSEL18	ANSEL17	ANSEL16	81
CCP2CON	P2M1	P2M0	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	80
PORTA	RA7 <sup>(2)</sup>	RA6 <sup>(2)</sup>	RA5	RA4	RA3	RA2	RA1	RA0	78
TRISA	TRISA7 <sup>(2)</sup>	TRISA6 <sup>(2)</sup>	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	78
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	_	78
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	_	78
PORTG	—	_	RG5 <sup>(3)</sup>	RG4	RG3	RG2	RG1	RG0	78
TRISG		—		TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	78
PORTH <sup>(1)</sup>	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	78
TRISH <sup>(1)</sup>	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	78

#### TABLE 23-2:SUMMARY OF A/D REGISTERS

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: This register is not implemented on 64-pin devices.

**2:** These bits are available only in certain oscillator modes, when the OSC2 Configuration bit = 0. If that Configuration bit is cleared, this signal is not implemented.

**3:** This bit is available when Master Clear is disabled (MCLRE = 0). When MCLRE is set, the bit is unimplemented.

### 24.0 COMPARATOR MODULE

The analog comparator module contains three comparators that can be independently configured in a variety of ways. The inputs can be selected from the analog inputs and two internal voltage references. The digital outputs are available at the pin level and can also be read through the control register. Multiple output and interrupt event generation are also available. A generic single comparator from the module is shown in Figure 24-1.

Key features of the module includes:


- · Independent comparator control
- · Programmable input configuration
- · Output to both pin and register levels
- · Programmable output polarity
- · Independent interrupt generation for each comparator with configurable interrupt-on-change

#### 24.1 Registers

The CMxCON registers (CM1CON, CM2CON and CM3CON) select the input and output configuration for each comparator, as well as the settings for interrupt generation (see Register 24-1).

The CMSTAT register (Register 24-2) provides the output results of the comparators. The bits in this register are read-only.





C1INC, C2INC and C2IND are all unavailable on 64-pin devices (PIC18F6XK90).

R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0
bit 7	·						bit
Legend:							
R = Reada		W = Writable		U = Unimplem			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
bit 7	CON: Compa	arator Enable b	it				
		tor is enabled					
	-	tor is disabled					
bit 6	COE: Compa	rator Output E	nable bit				
			esent on the C	xOUT pin			
	0 = Compara	tor output is inf	ernal only				
bit 5	CPOL: Comp	parator Output	Polarity Select	bit			
		tor output is in					
	•	tor output is no					
bit 4-3			arity Select bits				
	•	•	any change of	the output(") w transition of t	bo output		
				gh transition of t			
		t generation is		,			
bit 2	CREF: Comp	arator Referer	ce Select bit (r	on-inverting inp	out)		
				ernal CVREF vol	age		
	0 = Non-inver	rting input conr	ects to the CxI	NA pin			
bit 1-0		•	annel Select bi				
			omparator conr			. (2.2)	
	10 = Inverting	g input of the c	omparator conr	nects to the C2I nects to the CxI	NB or C2IND	pin <sup>(2,3)</sup>	
				nects to the CXI			
Note 1:	The CMPxIF bit is	s automatically	set any time th	is mode is sele	cted and must	t be cleared by t	he applicatio
;	after the initial co	nfiguration.	-			-	
2:	Comparators, 1 a	ind 3, use C2IN	IB as an input	to the inverting	terminal; Corr	nparator 2 uses	C2IND.
<b>0</b> -	CAINIC COINIC -		المامات مريما	ian C4 min davia			

#### REGISTER 24-1: CMxCON: COMPARATOR CONTROL x REGISTER

**3:** C1INC, C2INC and C2IND are all unavailable for 64-pin devices (PIC18F6XK90).

#### REGISTER 24-2: CMSTAT: COMPARATOR STATUS REGISTER

R-1	R-1	R-1 U-0		U-0	U-0	U-0	U-0		
CMP3OUT	CMP2OUT	OUT CMP1OUT —		—	—	—	—		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is se		'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown		
bit 7-5	CMPxOUT<3	:1>: Comparate	or x Status bits						
	If CPOL (CMx	<u>(CON&lt;5&gt;)= 0 (</u>	non-inverted p	<u>olarity):</u>					
1 = Comparator x's VIN+ > VIN-									
0 = Comparator x's VIN+ < VIN-									
<u>If CPOL = 1 (inverted polarity):</u>									
1 = Comparator x's VIN+ < VIN-									
	0 = Comparator x's VIN+ > VIN-								


bit 4-0 Unimplemented: Read as '0'

© 2009-2011 Microchip Technology Inc.

#### 24.2 Comparator Operation

A single comparator is shown in Figure 24-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input, VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input, VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator, in Figure 24-2, represent the uncertainty due to input offsets and response time.

FIGURE 24-2: SINGLE COMPARATOR




#### 24.3 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response to a comparator input change. Otherwise, the maximum delay of the comparators should be used (see **Section 31.0 "Electrical Characteristics"**).

#### 24.4 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 24-3. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur.

A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.



#### FIGURE 24-3: COMPARATOR ANALOG INPUT MODEL

### 24.5 Comparator Control and Configuration

Each comparator has up to eight possible combinations of inputs: up to four external analog inputs and one of two internal voltage references.

All of the comparators allow a selection of the signal from pin, CxINA, or the voltage from the Comparator Voltage Reference (CVREF) on the non-inverting channel. This is compared to either CxINB, CxINC, C2INB/C2IND or the microcontroller's fixed internal reference voltage (VBG, 1.024V nominal) on the inverting channel. The comparator inputs and outputs are tied to fixed I/O pins, defined in Table 24-1. The available comparator configurations and their corresponding bit settings are shown in Figure 24-4.

TABLE 24-1:	COMPARATOR INPUTS AND
	OUTPUTS

Comparator	Input or Output	I/O Pin			
	C1INA (VIN+)	RF6			
	C1INB (VIN-)	RF5			
1	C1INC <sup>(1)</sup> (VIN-)	RH6			
	C2INB (VIN-)	RF3			
	C1OUT	RF2			
	C2INA (VIN+)	RF4			
	C2INB (VIN-)	RF3			
2	C2INC <sup>(1)</sup> (VIN-)	RH4			
	C2IND <sup>(1)</sup> (VIN-)	RH5			
	C2OUT	RF1			
3	C3INA (VIN+)	RG2			
	C3INB (VIN-)	RG3			
	C3INC (VIN-)	RG4			
	C2INB (VIN-)	RF3			
	C3OUT	RG1			

Note 1: C1INC, C2INC and C2IND are all unavailable for 64-pin devices (PIC18F6XK90).

### 24.5.1 COMPARATOR ENABLE AND INPUT SELECTION

Setting the CON bit of the CMxCON register (CMxCON<7>) enables the comparator for operation. Clearing the CON bit disables the comparator, resulting in minimum current consumption.

The CCH<1:0> bits in the CMxCON register (CMxCON<1:0>) direct either one of three analog input pins, or the Internal Reference Voltage (VBG), to the comparator, VIN-. Depending on the comparator

operating mode, either an external or internal voltage reference may be used. For external analog pins that are unavailable in 64-pin devices (C1INC, C2INC and C2IND), the corresponding configurations that use them as inputs are unavailable.

The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly.

The external reference is used when CREF = 0 (CMxCON<2>) and VIN+ is connected to the CxINA pin. When external voltage references are used, the comparator module can be configured to have the reference sources externally. The reference signal must be between VSs and VDD, and can be applied to either pin of the comparator.

The comparator module also allows the selection of an internally generated voltage reference from the Comparator Voltage Reference (CVREF) module. This module is described in more detail in **Section 25.0 "Comparator Voltage Reference Module**". The reference from the comparator voltage reference module is only available when CREF = 1. In this mode, the internal voltage reference is applied to the comparator's VIN+ pin.

Note:	The comparator input pin, selected by				
	CCH<1:0>, must be configured as an input				
	by setting both the corresponding TRISF,				
	TRISG or TRISH bit and the corresponding				
	ANSELx bit in the ANCONx register.				

### 24.5.2 COMPARATOR ENABLE AND OUTPUT SELECTION


The comparator outputs are read through the CMSTAT register. The CMSTAT<5> bit reads the Comparator 1 output, CMSTAT<6> reads Comparator 2 output and CMSTAT<7> reads Comparator 3 output. These bits are read-only.

The comparator outputs may also be directly output to the RF2, RF1 and RG1 I/O pins by setting the COE bit (CMxCON<6>). When enabled, multiplexers in the output path of the pins switch to the output of the comparator. While in this mode, the TRISF<2:1> and TRISG<1> bits still function as the digital output enable bits for the RF2, RF1 and RG1 pins.

By default, the comparator's output is at logic high whenever the voltage on VIN+ is greater than on VIN-. The polarity of the comparator outputs can be inverted using the CPOL bit (CMxCON<5>).

The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications, as discussed in **Section 24.2 "Comparator Operation"**.

FIGURE 24-4: COMPARATOR CONFIGURATIONS



#### 24.6 Comparator Interrupts

The comparator interrupt flag is set whenever any of the following occurs:

- · Low-to-high transition of the comparator output
- High-to-low transition of the comparator output
- Any change in the comparator output

The comparator interrupt selection is done by the EVPOL<1:0> bits in the CMxCON register (CMxCON<4:3>).

In order to provide maximum flexibility, the output of the comparator may be inverted using the CPOL bit in the CMxCON register (CMxCON<5>). This is functionally identical to reversing the inverting and non-inverting inputs of the comparator for a particular mode.

An interrupt is generated on the low-to-high or high-tolow transition of the comparator output. This mode of interrupt generation is dependent on EVPOL<1:0> in the CMxCON register. When EVPOL<1:0> = 01 or 10, the interrupt is generated on a low-to-high or high-tolow transition of the comparator output. Once the interrupt is generated, it is required to clear the interrupt flag by software. When EVPOL<1:0> = 11, the comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMSTAT<7:5>, to determine the actual change that occurred.

The CMPxIF bits (PIR6<2:0>) are the Comparator Interrupt Flags. The CMPxIF bits must be reset by clearing them. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated. Table 24-2 shows the interrupt generation with respect to comparator input voltages and EVPOL bit settings.

Both the CMPxIE bits (PIE6<2:0>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMPxIF bits will still be set if an interrupt condition occurs.

A simplified diagram of the interrupt section is shown in Figure 24-3.

Note: CMPxIF will not be set when EVPOL < 1:0 > = 00.

CPOL	EVPOL<1:0>	Comparator Input Change	CxOUT Transition	Interrupt Generated	
	00	VIN+ > VIN-	Low-to-High	No	
		VIN+ < VIN-	High-to-Low	No	
	01	VIN+ > VIN-	Low-to-High	Yes	
0		VIN+ < VIN-	High-to-Low	No	
0	10	VIN+ > VIN-	Low-to-High	No	
		VIN+ < VIN-	High-to-Low	Yes	
	11	VIN+ > VIN-	Low-to-High	Yes	
		VIN+ < VIN-	High-to-Low	Yes	
1	00	VIN+ > VIN-	High-to-Low	No	
		VIN+ < VIN-	Low-to-High	No	
	01	VIN+ > VIN-	High-to-Low	No	
		VIN+ < VIN-	Low-to-High	Yes	
	10	VIN+ > VIN-	High-to-Low	Yes	
		VIN+ < VIN-	Low-to-High	No	
	11	VIN+ > VIN-	High-to-Low	Yes	
	11	Vin+ < Vin-	Low-to-High	Yes	

#### TABLE 24-2: COMPARATOR INTERRUPT GENERATION

#### 24.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake up the device from Sleep mode, when enabled. Each operational comparator will consume additional current. To minimize power consumption while in Sleep mode, turn off the comparators (CON = 0) before entering Sleep. If the device wakes up from Sleep, the contents of the CMxCON register are not affected.

#### 24.8 Effects of a Reset

A device Reset forces the CMxCON registers to their Reset state. This forces both comparators and the voltage reference to the OFF state.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	<b>GIE/GIEH</b>	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
PIR6	_	_	_	EEIF	_	CMP3IF	CMP2IF	CMP1IF	77
PIE6	_	_		EEIE	_	CMP3IE	CMP2IE	CMP1IE	80
IPR6	_	_	_	EEIP	_	CMP3IP	CMP2IP	CMP1IP	77
CM1CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	80
CM2CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	81
CM3CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	81
CVRCON	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	77
CMSTAT	CMP3OUT	CMP2OUT	CMP1OUT		_	_	_	—	77
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	_	78
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	—	78
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	—	78
PORTG	_	_	RG5	RG4	RG3	RG2	RG1	RG0	78
LATG	_	_	—	LATG4	LATG3	LATG2	LATG1	LATG0	78
TRISG	_	_	_	TRISG4	TRISG3	TRISG2	TRISG1	TRISG0	78
PORTH <sup>(1)</sup>	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	78
LATH <sup>(1)</sup>	LATH7	LATH6	LATH5	LATH4	LATH3	LATH2	LATH1	LATH0	78
TRISH <sup>(1)</sup>	TRISH7	TRISH6	TRISH5	TRISH4	TRISH3	TRISH2	TRISH1	TRISH0	78

 TABLE 24-3:
 REGISTERS ASSOCIATED WITH COMPARATOR MODULE

**Legend:** — = unimplemented, read as '0'.

Note 1: This register is not implemented on 64-pin devices.

## 25.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 32-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 25-1. The resistor ladder is segmented to provide a range of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

#### 25.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 25-1). The comparator voltage reference provides a range of output voltage with 32 levels.

The CVR<4:0> selection bits (CVRCON<4:0>) offer a range of output voltages. Equation 25-1 shows how the comparator voltage reference is computed.

## EQUATION 25-1:

If CVRSS = 1:

 $CVREF = (VREF-) + (CVR < 4:0 > /32) \cdot (VREF+ - VREF-)$ 

If CVRSS = 0:

 $CVREF = (AVSS) + (CVR < 4:0 > /32) \cdot (AVDD - AVSS)$ 

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA3 and RA2. The voltage source is selected by the CVRSS bit (CVRCON<5>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 31-2 in Section 31.0 "Electrical Characteristics").


## REGISTER 25-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CVREN | CVROE | CVRSS | CVR4  | CVR3  | CVR2  | CVR1  | CVR0  |
| bit 7 | •     |       | •     |       |       |       | bit 0 |

Legend:			
R = Readable bit W	/ = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR '1'	' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	<b>CVREN:</b> Comparator Voltage Reference Enable bit
	1 = CVREF circuit is powered on 0 = CVREF circuit is powered down
bit 6	<b>CVROE:</b> Comparator VREF Output Enable bit
	1 = CVREF voltage level is output on the CVREF pin
	0 = CVREF voltage level is disconnected from the CVREF pin
bit 5	CVRSS: Comparator VREF Source Selection bit
	<ul> <li>1 = Comparator reference source: CVRSRC = VREF+ – VREF-</li> <li>0 = Comparator reference source: CVRSRC = AVDD – AVSS</li> </ul>
	•
bit 4-0	<b>CVR&lt;4:0&gt;:</b> Comparator VREF Value Selection ( $0 \le CVR<4:0 \ge 31$ ) bits
	When CVRSS = 1:
	CVREF = (VREF-) + (CVR<4:0>/32) • (VREF+ – VREF-)
	When CVRSS = 0:
	CVREF = (AVSS) + (CVR<4:0>/32) • (AVDD – AVSS)





## 25.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 25-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in Section 31.0 "Electrical Characteristics".

## 25.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

## 25.4 Effects of a Reset


A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RF5 pin by clearing bit, CVROE (CVRCON<6>).

## 25.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the CVROE bit is set. Enabling the voltage reference output onto RF5, when it is configured as a digital input, will increase current consumption. Connecting RF5 as a digital output, with CVRSS enabled, will also increase current consumption.

The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 25-2 shows an example buffering technique.

#### FIGURE 25-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
CVRCON	CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	77
CM1CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	80
CM2CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	81
CM3CON	CON	COE	CPOL	EVPOL1	EVPOL0	CREF	CCH1	CCH0	81

#### TABLE 25-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Legend: — = unimplemented, read as '0'. Shaded cells are not used with the comparator voltage reference.

TRISF3

TRISF2

TRISF1

TRISF5 TRISF4

TRISF

TRISF7

TRISF6

78

NOTES:

## 26.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

The PIC18F87K90 family of devices has a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that sets both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution branches to the interrupt vector address and the software responds to the interrupt. The High/Low-Voltage Detect Control register (Register 26-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The module's block diagram is shown in Figure 26-1.

## REGISTER 26-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

IRVST W = Writable '1' = Bit is set Voltage Directio ccurs when volta ccurs when volta nd Gap Referen band gap voltag	t on Magnitude S age equals or age equals or ace Voltages Si	'0' = Bit is clea Select bit exceeds trip po falls below trip p	int (HLVDL<3:0 point (HLVDL<3	x = Bit is unkn	HLVDL0 <sup>(1)</sup> bit 0			
'1' = Bit is set Voltage Directio ccurs when volta ccurs when volta nd Gap Referen	t on Magnitude S age equals or age equals or ace Voltages Si	'0' = Bit is clea Select bit exceeds trip po falls below trip p	ared int (HLVDL<3:0 point (HLVDL<3	x = Bit is unkn				
'1' = Bit is set Voltage Directio ccurs when volta ccurs when volta nd Gap Referen	t on Magnitude S age equals or age equals or ace Voltages Si	'0' = Bit is clea Select bit exceeds trip po falls below trip p	ared int (HLVDL<3:0 point (HLVDL<3	x = Bit is unkn	IOWN			
'1' = Bit is set Voltage Directio ccurs when volta ccurs when volta nd Gap Referen	t on Magnitude S age equals or age equals or ace Voltages Si	'0' = Bit is clea Select bit exceeds trip po falls below trip p	ared int (HLVDL<3:0 point (HLVDL<3	x = Bit is unkn	iown			
'1' = Bit is set Voltage Directio ccurs when volta ccurs when volta nd Gap Referen	t on Magnitude S age equals or age equals or ace Voltages Si	'0' = Bit is clea Select bit exceeds trip po falls below trip p	ared int (HLVDL<3:0 point (HLVDL<3	x = Bit is unkn	IOWN			
Voltage Directio ccurs when volta ccurs when volta nd Gap Referen	on Magnitude S age equals or f age equals or f age Voltages St	Select bit exceeds trip po falls below trip p	int (HLVDL<3:0 point (HLVDL<3	)>)	nown			
ccurs when volta ccurs when volta nd Gap Referen	age equals or d age equals or f ace Voltages Si	exceeds trip po falls below trip p	point (HLVDL<3	/				
ccurs when volta nd Gap Referen	age equals or t ice Voltages Si	falls below trip	point (HLVDL<3	/				
•	•	table Status Fla	a hit					
band gap voltac	ne references :		ig bit					
band gap voltag								
rnal Reference \	/oltage Stable	Flag bit						
es that the voltag es that the voltag and the HLVD int	ge detect logic	will not genera	ate the interrupt					
HLVDEN: High/Low-Voltage Detect Power Enable bit								
s enabled s disabled								
>: Voltage Dete	ction Limit bits	;( <b>1</b> )						
ernal analog inpu kimum setting	ut is used (inp	ut comes from t	he HLVDIN pin	)				
	mum setting	mum setting		mum setting	mum setting			



The module is enabled by setting the HLVDEN bit (HLVDCON<4>). Each time the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit (HLVDCON<5>) is a read-only bit used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set.

The VDIRMAG bit (HLVDCON<7>) determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.

## 26.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module.

When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any of 16 values. The trip point is selected by programming the HLVDL<3:0> bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits, HLVDL<3:0>, are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users the flexibility of configuring the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.




FIGURE 26-1: HLVD MODULE BLOCK DIAGRAM (WITH EXTERNAL INPUT)

## 26.2 HLVD Setup

To set up the HLVD module:

- 1. Select the desired HLVD trip point by writing the value to the HLVDL<3:0> bits.
- Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 3. Enable the HLVD module by setting the HLVDEN bit.
- 4. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- If interrupts are desired, enable the HLVD interrupt by setting the HLVDIE and GIE bits (PIE2<2> and INTCON<7>, respectively).

An interrupt will not be generated until the IRVST bit is set.

**Note:** Before changing any module settings (VDIRMAG, HLVDL<3:0>), first disable the module (HLVDEN = 0), make the changes and re-enable the module. This prevents the generation of false HLVD events.

#### 26.3 Current Consumption


When the module is enabled, the HLVD comparator and voltage divider are enabled and consume static current. The total current consumption, when enabled, is specified in electrical specification Parameter D022B (Table 31-10). Depending on the application, the HLVD module does not need to operate constantly. To reduce current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After such a check, the module could be disabled.


## 26.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in electrical specification Parameter 37 (Section 31.0 "Electrical Characteristics"), may be used by other internal circuitry, such as the programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification Parameter 36 (Table 31-10).

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval (see Figure 26-2 or Figure 26-3).








## 26.5 Applications

In many applications, it is desirable to detect a drop below, or rise above, a particular voltage threshold. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a High-Voltage Detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 26-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage, VA, the HLVD logic generates an interrupt at time, TA. The interrupt could cause the execution of an ISR (Interrupt Service Routine), which would allow the application to perform "housekeeping tasks" and a controlled shutdown before the device voltage exits the valid operating range at TB. This would give the application a time window, represented by the difference between TA and TB, to safely exit.



### 26.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

#### 26.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
HLVDCON	VDIRMAG	BGVST	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	77
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	75
PIR2	OSCFIF	_	SSP2IF	BLC2IF	BCL1IF	HLVDIF	TMR3IF	TMR3GIF	77
PIE2	OSCFIE	—	SSP2IE	BLC2IE	BCL1IE	HLVDIE	TMR3IE	TMR3GIE	77
IPR2	OSCFIP	_	SSP2IP	BLC2IP	BCL1IP	HLVDIP	TMR3IP	TMR3GIP	77
TRISA	TRISA7 <sup>(1)</sup>	TRISA6 <sup>(1)</sup>	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	78

#### TABLE 26-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the HLVD module.

**Note 1:** PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

NOTES:

## 27.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

The Charge Time Measurement Unit (CTMU) is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. By working with other on-chip analog modules, the CTMU can precisely measure time, capacitance and relative changes in capacitance or generate output pulses with a specific time delay. The CTMU is ideal for interfacing with capacitive-based sensors.

The module includes these key features:

- Up to 24 channels available for capacitive or time measurement input
- · On-chip precision current source
- · Four-edge input trigger sources
- Polarity control for each edge source
- Control of edge sequence




- Control of response to edges
- · Time measurement resolution of 1 nanosecond
- · High-precision time measurement
- Time delay of external or internal signal asynchronous to system clock
- Accurate current source suitable for capacitive measurement

The CTMU works in conjunction with the A/D Converter to provide up to 24 channels for time or charge measurement, depending on the specific device and the number of A/D channels available. When configured for time delay, the CTMU is connected to one of the analog comparators. The level-sensitive input edge sources can be selected from four sources: two external inputs or the ECCP1/ECCP2 Special Event Triggers.

The CTMU special event can trigger the Analog-to-Digital Converter module.

Figure 27-1 provides a block diagram of the CTMU.



## 27.1 CTMU Registers

The control registers for the CTMU are:

- CTMUCONH
- CTMUCONL
- CTMUICON

The CTMUCONH and CTMUCONL registers (Register 27-1 and Register 27-2) contain control bits for configuring the CTMU module edge source selection, edge source polarity selection, edge sequencing, A/D trigger, analog circuit capacitor discharge and enables. The CTMUICON register (Register 27-3) has bits for selecting the current source range and current source trim.

#### REGISTER 27-1: CTMUCONH: CTMU CONTROL HIGH REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	CTMUEN: CTMU Enable bit
	<ul><li>1 = Module is enabled</li><li>0 = Module is disabled</li></ul>
bit 6	Unimplemented: Read as '0'
bit 5	CTMUSIDL: Stop in Idle Mode bit
	<ul><li>1 = Discontinue module operation when device enters Idle mode</li><li>0 = Continue module operation in Idle mode</li></ul>
bit 4	TGEN: Time Generation Enable bit
	<ul><li>1 = Enables edge delay generation</li><li>0 = Disables edge delay generation</li></ul>
bit 3	EDGEN: Edge Enable bit
	<ul><li>1 = Edges are not blocked</li><li>0 = Edges are blocked</li></ul>
bit 2	EDGSEQEN: Edge Sequence Enable bit
	<ul> <li>1 = Edge 1 event must occur before Edge 2 event can occur</li> <li>0 = No edge sequence is needed</li> </ul>
bit 1	IDISSEN: Analog Current Source Control bit
	<ul><li>1 = Analog current source output is grounded</li><li>0 = Analog current source output is not grounded</li></ul>
bit 0	<b>CTTRIG:</b> Trigger Control bit 1 = Trigger output is enabled 0 = Trigger output is disabled

#### REGISTER 27-2: CTMUCONL: CTMU CONTROL LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable b	bit	U = Unimplem	ented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown			
bit 7		dge 2 Polarity S							
		s programmed f s programmed f							
bit 6-5	•	:0>: Edge 2 Sou	•	•					
	11 = CTED1	-		0					
	10 = CTED2								
		Special Event Trigger							
		Special Event T							
bit 4		dge 1 Polarity							
	•	s programmed f s programmed f		•					
bit 3-2	•	:0>: Edge 1 Sou	•	•					
	11 = CTED1	•							
	10 = CTED2								
		Special Event T							
L:1 1		Special Event T							
bit 1		Edge 2 Status b event has occurr							
		vent has occur							
bit 0	•	Edge 1 Status b							
•••••		vent has occurr							
		vent has not oc							

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
bit 7			I		1		bit C
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
	000000 <b>= Nc</b>	minal current o	utput specifie	nominal current d by IRNG<1:0> nominal curren	>		
bit 1-0	IRNG<1:0>: 0 11 = 100 x Ba 10 = 10 x Ba	Current Source ase Current	Range Select	n nominal currer t bits	nt		

#### REGISTER 27-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

00 = Current source disabled

## 27.2 CTMU Operation

The CTMU works by using a fixed current source to charge a circuit. The type of circuit depends on the type of measurement being made.

In the case of charge measurement, the current is fixed and the amount of time the current is applied to the circuit is fixed. The amount of voltage read by the A/D becomes a measurement of the circuit's capacitance.

In the case of time measurement, the current, as well as the capacitance of the circuit, is fixed. In this case, the voltage read by the A/D is representative of the amount of time elapsed from the time the current source starts and stops charging the circuit.

If the CTMU is being used as a time delay, both capacitance and current source are fixed, as well as the voltage supplied to the comparator circuit. The delay of a signal is determined by the amount of time it takes the voltage to charge to the comparator threshold voltage.

#### 27.2.1 THEORY OF OPERATION

The operation of the CTMU is based on the equation for charge:

 $C = I \bullet \frac{dV}{dT}$ 

More simply, the amount of charge measured in coulombs in a circuit is defined as current in amperes (I) multiplied by the amount of time in seconds that the current flows (t). Charge is also defined as the capacitance in farads (C) multiplied by the voltage of the circuit (V). It follows that:

 $I \bullet t = C \bullet V$ 

The CTMU module provides a constant, known current source. The A/D Converter is used to measure (V) in the equation, leaving two unknowns: capacitance (C) and time (t). The above equation can be used to calculate capacitance or time, by either the relationship using the known fixed capacitance of the circuit:

 $t = (C \bullet V)/I$ 

or by:

 $\mathbf{C} = (\mathbf{I} \bullet \mathbf{t}) / \mathbf{V}$ 

using a fixed time that the current source is applied to the circuit.

## 27.2.2 CURRENT SOURCE

At the heart of the CTMU is a precision current source, designed to provide a constant reference for measurements. The level of current is user-selectable across three ranges or a total of two orders of magnitude, with the ability to trim the output in  $\pm 2\%$  increments (nominal). The current range is selected by the IRNG<1:0> bits (CTMUICON<1:0>), with a value of '00' representing the lowest range.

Current trim is provided by the ITRIM<5:0> bits (CTMUICON<7:2>). These six bits allow trimming of the current source in steps of approximately 2% per step. Half of the range adjusts the current source positively and the other half reduces the current source. A value of '000000' is the neutral position (no change). A value of '100000' is the maximum negative adjustment (approximately -62%) and '011111' is the maximum positive adjustment (approximately +62%).

## 27.2.3 EDGE SELECTION AND CONTROL

CTMU measurements are controlled by edge events occurring on the module's two input channels. Each channel, referred to as Edge 1 and Edge 2, can be configured to receive input pulses from one of the edge input pins (CTED1 and CTED2) or CCPx Special Event Triggers. The input channels are level-sensitive, responding to the instantaneous level on the channel rather than a transition between levels. The inputs are selected using the EDG1SEL and EDG2SEL bit pairs (CTMUCONL<3:2, 6:5>).

In addition to source, each channel can be configured for event polarity using the EDGE2POL and EDGE1POL bits (CTMUCONL<7,4>). The input channels can also be filtered for an edge event sequence (Edge 1 occurring before Edge 2) by setting the EDGSEQEN bit (CTMUCONH<2>).

## 27.2.4 EDGE STATUS

The CTMUCON register also contains two status bits, EDG2STAT and EDG1STAT (CTMUCONL<1:0>). Their primary function is to show if an edge response has occurred on the corresponding channel. The CTMU automatically sets a particular bit when an edge response is detected on its channel. The level-sensitive nature of the input channels also means that the status bits become set immediately if the channel's configuration is changed and matches the channel's current state.

The module uses the edge status bits to control the current source output to external analog modules (such as the A/D Converter). Current is only supplied to external modules when only one (not both) of the status bits is set. Current is shut off when both bits are either set or cleared. This allows the CTMU to measure current only during the interval between edges. After both status bits are set, it is necessary to clear them before another measurement is taken. Both bits should be cleared simultaneously, if possible, to avoid re-enabling the CTMU current source.

In addition to being set by the CTMU hardware, the edge status bits can also be set by software. This permits a user application to manually enable or disable the current source. Setting either (but not both) of the bits enables the current source. Setting or clearing both bits at once disables the source.

## 27.2.5 INTERRUPTS

The CTMU sets its interrupt flag (PIR3<3>) whenever the current source is enabled, then disabled. An interrupt is generated only if the corresponding interrupt enable bit (PIE3<3>) is also set. If edge sequencing is not enabled (i.e., Edge 1 must occur before Edge 2), it is necessary to monitor the edge status bits and determine which edge occurred last and caused the interrupt.

## 27.3 CTMU Module Initialization

The following sequence is a general guideline used to initialize the CTMU module:

- 1. Select the current source range using the IRNGx bits (CTMUICON<1:0>).
- 2. Adjust the current source trim using the ITRIMx bits (CTMUICON<7:2>).
- Configure the edge input sources for Edge 1 and Edge 2 by setting the EDG1SEL and EDG2SEL bits (CTMUCONL<3:2> and <6:5>, respectively).
- Configure the input polarities for the edge inputs using the EDG2POL and EDG1POL bits (CTMUCONL<7,4>).

The default configuration is for negative edge polarity (high-to-low transitions).

5. Enable edge sequencing using the EDGSEQEN bit (CTMUCONH<2>).

By default, edge sequencing is disabled.

6. Select the operating mode (Measurement or Time Delay) with the TGEN bit.

The default mode is the Time/Capacitance Measurement.

 Configure the module to automatically trigger an A/D conversion when the second edge event has occurred using the CTTRIG bit (CTMUCONH<0>).

The conversion trigger is disabled by default.

- 8. Discharge the connected circuit by setting the IDISSEN bit (CTMUCONH<1>).
- 9. After waiting a sufficient time for the circuit to discharge, clear IDISSEN.
- 10. Disable the module by clearing the CTMUEN bit (CTMUCONH<7>).
- 11. Clear the Edge Status bits, EDG2STAT and EDG1STAT (CTMUCONL<1:0>).
- 12. Enable both edge inputs by setting the EDGEN bit (CTMUCONH<3>).
- 13. Enable the module by setting the CTMUEN bit.

Depending on the type of measurement or pulse generation being performed, one or more additional modules may also need to be initialized and configured with the CTMU module:

- Edge Source Generation: In addition to the external edge input pins, CCPx Special Event Triggers can be used as edge sources for the CTMU.
- Capacitance or Time Measurement: The CTMU module uses the A/D Converter to measure the voltage across a capacitor that is connected to one of the analog input channels.
- Pulse Generation: When generating system clock independent, output pulses, the CTMU module uses Comparator 2 and the associated comparator voltage reference.

## 27.4 Calibrating the CTMU Module

The CTMU requires calibration for precise measurements of capacitance and time, as well as for accurate time delay. If the application only requires measurement of a relative change in capacitance or time, calibration is usually not necessary. An example of a lesser precision application is a capacitive touch switch, in which the touch circuit has a baseline capacitance and the added capacitance of the human body changes the overall capacitance of a circuit.

If actual capacitance or time measurement is required, two hardware calibrations must take place:

- The current source needs calibration to set it to a precise current.
- The circuit being measured needs calibration to measure or nullify any capacitance other than that to be measured.

#### 27.4.1 CURRENT SOURCE CALIBRATION

The current source on board the CTMU module has a range of  $\pm 60\%$  nominal for each of three current ranges. For precise measurements, it is possible to measure and adjust this current source by placing a high-precision resistor, RCAL, onto an unused analog channel. An example circuit is shown in Figure 27-2.

To measure the current source:


- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- Enable the current source by setting EDG1STAT (CTMUCONL<0>).
- 4. Issue the settling time delay.
- 5. Perform the A/D conversion.
- 6. Calculate the current source current using I = V/RCAL, where RCAL is a high-precision resistance and V is measured by performing an A/D conversion.

The CTMU current source may be trimmed with the trim bits in CTMUICON using an iterative process to get the exact current desired. Alternatively, the nominal value without adjustment may be used. That value may be stored by software for use in all subsequent capacitive or time measurements.

To calculate the value for  $\ensuremath{\mathrm{RCAL}}$  , the nominal current must be chosen. Then, the resistance can be calculated.

For example, if the A/D Converter reference voltage is 3.3V, use 70% of full scale (or 2.31V) as the desired approximate voltage to be read by the A/D Converter. If the range of the CTMU current source is selected to be 0.55  $\mu$ A, the resistor value needed is calculated as, RCAL = 2.31V/0.55  $\mu$ A, for a value of 4.2 MΩ. Similarly, if the current source is chosen to be 5.5  $\mu$ A, RCAL would be 420,000Ω, and 42,000Ω if the current source is set to 55  $\mu$ A.

#### FIGURE 27-2: CTMU CURRENT SOURCE CALIBRATION CIRCUIT



A value of 70% of full-scale voltage is chosen to make sure that the A/D Converter was in a range that is well above the noise floor. If an exact current is chosen to incorporate the trimming bits from CTMUICON, the resistor value of RCAL may need to be adjusted accordingly. RCAL may also be adjusted to allow for available resistor values. RCAL should be of the highest precision available, in light of the precision needed for the circuit that the CTMU will be measuring. A recommended minimum would be 0.1% tolerance.

The following examples show a typical method for performing a CTMU current calibration.

• Example 27-1 demonstrates how to initialize the A/D Converter and the CTMU.

This routine is typical for applications using both modules.

• Example 27-2 demonstrates one method for the actual calibration routine.

This method manually triggers the A/D Converter to demonstrate the entire step-wise process. It is also possible to automatically trigger the conversion by setting the CTMU's CTTRIG bit (CTMUCONH<0>).

## EXAMPLE 27-1: SETUP FOR CTMU CALIBRATION ROUTINES

```
#include "pl8cxxx.h"
void setup(void)
{ //CTMUCON - CTMU Control register
  CTMUCONH = 0 \times 00;
                         //make sure CTMU is disabled
  CTMUCONL = 0X90;
  //CTMU continues to run when emulator is stopped,CTMU continues
  //to run in idle mode, Time Generation mode disabled, Edges are blocked
  //No edge sequence order, Analog current source not grounded, trigger
  //output disabled, Edge2 polarity = positive level, Edge2 source =
  //source 0, Edgel polarity = positive level, Edgel source = source 0,
  // Set Edge status bits to zero
  //CTMUICON - CTMU Current Control Register
  CTMUICON = 0 \times 01;
                        //0.55uA, Nominal - No Adjustment
//Setup AD converter;
TRISA=0x04;
                         //set channel 2 as an input
  // Configured AN2 as an analog channel
  // ANCON0
  ANCON0 = 0X04;
  // ANCON1
  ANCON1 = 0XE0;
  // ADCON1
  ADCON2bits.ADFM=1;
                        //Resulst format 1= Right justified
  ADCON2bits.ACQT=1;
                         //Acquition time 7 = 20TAD 2 = 4TAD 1=2TAD
                         //Clock conversion bits 6= FOSC/64 2=FOSC/32
  ADCON2bits.ADCS=2;
  // ADCON0
  ADCON1bits.VCFG0 =0;
                        //Vref+ = AVdd
                        //Vref+ = AVdd
  ADCON1bits.VCFG1 =0;
                        //Vref- = AVss
  ADCON1bits.VNCFG =0;
  ADCON0bits.CHS=2;
                         //Select ADC channel
  ADCON0bits.ADON=1;
                        //Turn on ADC
}
```

#### EXAMPLE 27-2: CURRENT CALIBRATION ROUTINE

```
#include "pl8cxxx.h"
#define COUNT 500
                                          //@ 8MHz = 125uS.
#define DELAY for(i=0;i<COUNT;i++)</pre>
                                          //R value is 4200000 (4.2M)
#define RCAL .027
                                          //scaled so that result is in
                                          //1/100th of uA
#define ADSCALE 1023
                                          //for unsigned conversion 10 sig bits
#define ADREF 3.3
                                          //Vdd connected to A/D Vr+
int main(void)
{
    int i;
   int j = 0; //index for loop
   unsigned int Vread = 0;
    double VTot = 0;
    float Vavg=0, Vcal=0, CTMUISrc = 0; //float values stored for calcs
//{\tt assume} CTMU and A/D have been setup correctly
//see Example 25-1 for CTMU & A/D setup
setup();
CTMUCONHbits.CTMUEN = 1;
                                          //Enable the CTMU
    for(j=0;j<10;j++)</pre>
    {
        CTMUCONHbits.IDISSEN = 1;
                                          //drain charge on the circuit
        DELAY;
                                          //wait 125us
        CTMUCONHbits.IDISSEN = 0;
                                          //end drain of circuit
       CTMUCONLbits.EDG1STAT = 1;
                                         //Begin charging the circuit
                                          //using CTMU current source
       DELAY;
                                          //wait for 125us
       CTMUCONLbits.EDG1STAT = 0;
                                          //Stop charging circuit
        PIR1bits.ADIF = 0;
                                          //make sure A/D Int not set
        ADCON0bits.GO=1;
                                          //and begin A/D conv.
        while(!PIR1bits.ADIF);
                                          //Wait for A/D convert complete
        Vread = ADRES;
                                          //Get the value from the A/D
        PIR1bits.ADIF = 0;
                                          //Clear A/D Interrupt Flag
        VTot += Vread;
                                          //Add the reading to the total
    }
   Vavg = (float)(VTot/10.000);
                                          //Average of 10 readings
    Vcal = (float)(Vavg/ADSCALE*ADREF);
    CTMUISrc = Vcal/RCAL;
                                          //CTMUISrc is in 1/100ths of uA
```

}

## 27.4.2 CAPACITANCE CALIBRATION

There is a small amount of capacitance from the internal A/D Converter sample capacitor, as well as stray capacitance from the circuit board traces and pads that affect the precision of capacitance measurements. A measurement of the stray capacitance can be taken by making sure the desired capacitance to be measured has been removed.

After removing the capacitance to be measured:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT (= 1).
- 3. Wait for a fixed delay of time, *t*.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.
- 6. Calculate the stray and A/D sample capacitances:

```
COFFSET = CSTRAY + CAD = (I \cdot t)/V
```

Where:

- I is known from the current source measurement step
- t is a fixed delay
- $\rm V$  is measured by performing an A/D conversion

This measured value is then stored and used for calculations of time measurement or subtracted for capacitance measurement. For calibration, it is expected that the capacitance of CSTRAY + CAD is approximately known; CAD is approximately 4 pF.

An iterative process may be required to adjust the time, t, that the circuit is charged to obtain a reasonable voltage reading from the A/D Converter. The value of t may be determined by setting *COFFSET* to a theoretical value and solving for t. For example, if *CSTRAY* is theoretically calculated to be 11 pF, and V is expected to be 70% of VDD or 2.31V, t would be:

or 63 µs.

See Example 27-3 for a typical routine for CTMU capacitance calibration.

#### EXAMPLE 27-3: CAPACITANCE CALIBRATION ROUTINE

```
#include "pl8cxxx.h"
#define COUNT 25
                                          //@ 8MHz INTFRC = 62.5 us.
#define ETIME COUNT*2.5
                                          //time in uS
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define ADSCALE 1023
                                         //for unsigned conversion 10 sig bits
#define ADREF 3.3
                                         //Vdd connected to A/D Vr+
                                         //R value is 4200000 (4.2M)
#define RCAL .027
                                         //scaled so that result is in
                                          //1/100th of uA
int main(void)
{
   int i;
    int j = 0;
                                         //index for loop
    unsigned int Vread = 0;
   float CTMUISrc, CTMUCap, Vavg, VTot, Vcal;
//assume CTMU and A/D have been setup correctly
//see Example 25-1 for CTMU & A/D setup
setup();
CTMUCONHbits.CTMUEN = 1;
                                         //Enable the CTMU
   for(j=0;j<10;j++)</pre>
    {
        CTMUCONHbits.IDISSEN = 1;
                                         //drain charge on the circuit
        DELAY;
                                         //wait 125us
        CTMUCONHbits.IDISSEN = 0;
                                         //end drain of circuit
        CTMUCONLbits.EDG1STAT = 1;
                                         //Begin charging the circuit
                                         //using CTMU current source
        DELAY;
                                         //wait for 125us
        CTMUCONLbits.EDG1STAT = 0;
                                         //Stop charging circuit
        PIR1bits.ADIF = 0;
                                         //make sure A/D Int not set
        ADCONObits.GO=1;
                                         //and begin A/D conv.
        while(!PIR1bits.ADIF);
                                         //Wait for A/D convert complete
        Vread = ADRES;
                                         //Get the value from the A/D
        PIR1bits.ADIF = 0;
                                         //Clear A/D Interrupt Flag
        VTot += Vread;
                                         //Add the reading to the total
    }
   Vavg = (float)(VTot/10.000);
                                         //Average of 10 readings
   Vcal = (float)(Vavg/ADSCALE*ADREF);
   CTMUISrc = Vcal/RCAL;
                                         //CTMUISrc is in 1/100ths of uA
    CTMUCap = (CTMUISrc*ETIME/Vcal)/100;
}
```

## 27.5 Measuring Capacitance with the CTMU

There are two ways to measure capacitance with the CTMU. The absolute method measures the actual capacitance value. The relative method only measures for any change in the capacitance.

#### 27.5.1 ABSOLUTE CAPACITANCE MEASUREMENT

For absolute capacitance measurements, both the current and capacitance calibration steps, found in **Section 27.4 "Calibrating the CTMU Module"**, should be followed.

To perform these measurements:

- 1. Initialize the A/D Converter.
- 2. Initialize the CTMU.
- 3. Set EDG1STAT.
- 4. Wait for a fixed delay, T.
- 5. Clear EDG1STAT.
- 6. Perform an A/D conversion.
- 7. Calculate the total capacitance, CTOTAL = (I \* T)/V, where:
  - I is known from the current source measurement step (Section 27.4.1 "Current Source Calibration")
  - T is a fixed delay
  - V is measured by performing an A/D conversion
- Subtract the stray and A/D capacitance (COFFSET from Section 27.4.2 "Capacitance Calibration") from CTOTAL to determine the measured capacitance.

#### 27.5.2 RELATIVE CHARGE MEASUREMENT

Not all applications require precise capacitance measurements. When detecting a valid press of a capacitance-based switch, only a relative change of capacitance needs to be detected.

In such an application, when the switch is open (or not touched), the total capacitance is the capacitance of the combination of the board traces, the A/D Converter and other elements. A larger voltage will be measured by the A/D Converter. When the switch is closed (or touched), the total capacitance is larger due to the addition of the capacitance of the human body to the above listed capacitances and a smaller voltage will be measured by the A/D Converter.

To detect capacitance changes simply:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Wait for a fixed delay.
- 4. Clear EDG1STAT.
- 5. Perform an A/D conversion.

The voltage measured by performing the A/D conversion is an indication of the relative capacitance. In this case, no calibration of the current source or circuit capacitance measurement is needed. (For a sample software routine for a capacitive touch switch, see Example 27-4.)

#### EXAMPLE 27-4: ROUTINE FOR CAPACITIVE TOUCH SWITCH

```
#include "pl8cxxx.h"
#define COUNT 500
                                         //@ 8MHz = 125uS.
#define DELAY for(i=0;i<COUNT;i++)</pre>
#define OPENSW 1000
                                         //Un-pressed switch value
#define TRIP 300
                                         //Difference between pressed
                                         //and un-pressed switch
#define HYST 65
                                         //amount to change
                                          //from pressed to un-pressed
#define PRESSED 1
#define UNPRESSED 0
int main(void)
{
   unsigned int Vread;
                                        //storage for reading
   unsigned int switchState;
    int i;
   //assume CTMU and A/D have been setup correctly
    //see Example 27-1 for CTMU & A/D setup
   setup();
   CTMUCONHbits.CTMUEN = 1;
                                         //Enable the CTMU
   CTMUCONHbits.IDISSEN = 1;
                                         //drain charge on the circuit
                                         //wait 125us
   DELAY;
    CTMUCONHbits.IDISSEN = 0;
                                         //end drain of circuit
   CTMUCONLbits.EDG1STAT = 1;
                                         //Begin charging the circuit
                                         //using CTMU current source
   DELAY;
                                         //wait for 125us
   CTMUCONLbits.EDG1STAT = 0;
                                         //Stop charging circuit
   PIR1bits.ADIF = 0;
                                         //make sure A/D Int not set
   ADCON0bits.GO=1;
                                         //and begin A/D conv.
   while(!PIR1bits.ADIF);
                                         //Wait for A/D convert complete
                                         //Get the value from the A/D
   Vread = ADRES;
    if(Vread < OPENSW - TRIP)
    {
       switchState = PRESSED;
    }
   else if(Vread > OPENSW - TRIP + HYST)
    {
        switchState = UNPRESSED;
    }
}
```

## 27.6 Measuring Time with the CTMU Module


Time can be precisely measured after the ratio  $\left(\mathrm{C/I}\right)$  is measured from the current and capacitance calibration step. To do that:

- 1. Initialize the A/D Converter and the CTMU.
- 2. Set EDG1STAT.
- 3. Set EDG2STAT.
- 4. Perform an A/D conversion.
- 5. Calculate the time between edges as  $T = (C/I) \bullet V$ , where:
  - I is calculated in the current calibration step (Section 27.4.1 "Current Source Calibration")
  - C is calculated in the capacitance calibration step (Section 27.4.2 "Capacitance Calibration")
  - V is measured by performing the A/D conversion

It is assumed that the time measured is small enough that the capacitance, *C*OFFSET, provides a valid voltage to the A/D Converter. For the smallest time measurement, always set the A/D Channel Select register (AD1CHS) to an unused A/D channel, the corresponding pin for which is not connected to any circuit board trace. This minimizes added stray capacitance, keeping the total circuit capacitance close to that of the A/D Converter itself (25 pF).

To measure longer time intervals, an external capacitor may be connected to an A/D channel and that channel selected whenever making a time measurement.

## FIGURE 27-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



## 27.7 Creating a Delay with the CTMU Module

A unique feature on board the CTMU module is its ability to generate system clock independent output pulses, based on either an internal voltage or an external capacitor value. When using an external voltage, this is accomplished using the CTDIN input pin as a trigger for the pulse delay. When using an internal capacitor value, this is accomplished using the internal comparator voltage reference module and Comparator 2 input pin. The pulse is output onto the CTPLS pin. To enable this mode, set the TGEN bit.

See Figure 27-4 for an example circuit. When CTMUDS (ODCON3<0>) is cleared, the pulse delay is determined by the output of Comparator 2, and when it is set, the pulse delay is determined by the input of CTDIN. CDELAY is chosen by the user to determine the output pulse width on CTPLS. The pulse width is calculated by T = (CDELAY/I) \* V, where I is known from the current source measurement step (Section 27.4.1 "Current Source Calibration") and V is the internal reference voltage (CVREF).


An example use of the external capacitor feature is interfacing with variable capacitive-based sensors, such as a humidity sensor. As the humidity varies, the pulse-width output on CTPLS will vary. An example use of the CTDIN feature is interfacing with a digital sensor. The CTPLS output pin can be connected to an input capture pin and the varying pulse width measured to determine the humidity in the application.

To use this feature:

- 1. If CTMUDS is cleared, initialize Comparator 2.
- 2. If CTMUDS is cleared, initialize the comparator voltage reference.
- 3. Initialize the CTMU and enable time delay generation by setting the TGEN bit.
- 4. Set EDG1STAT.

When CTMUDS is cleared, as soon as CDELAY charges to the value of the voltage reference trip point, an output pulse is generated on CTPLS. When CTMUDS is set, as soon as CTDIN is set, an output pulse is generated on CTPLS.

## FIGURE 27-4: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



## 27.8 Measuring Temperature Using the CTMU Module

The CTMU, along with an internal diode, can be used to measure the temperature. The ADC can be connected to the internal diode and the CTMU module can

source the current to the diode. The ADC reading will reflect the temperature. With the increase, the ADC readings will go low. This can be used for low-cost temperature measurement applications.

#### EXAMPLE 27-5: ROUTINE FOR TEMPERATURE MEASUREMENT USING INTERNAL DIODE

//Initialize CTMU CTMUICON=0x03; CTMUCONHbits.CTMUEN=1; CTMUCONLbits.EDGISTAT=1; //Initialize ADC ADCON0=0xE5; //ADCON and connect to Internal diode ADCON1=0; ADCON2=0xBE; //Right justified ADCON0bits.GO=1; while(ADCON0bits.GO=1); Temp=ADRES; ;//read ADC results ( inversely proportional to temperature)

Note: The temperature diode is not calibrated; the user will have to calibrate the diode to their application.

## 27.9 Operation During Sleep/Idle Modes

#### 27.9.1 SLEEP MODE

When the device enters any Sleep mode, the CTMU module current source is always disabled. If the CTMU is performing an operation that depends on the current source when Sleep mode is invoked, the operation may not terminate correctly. Capacitance and time measurements may return erroneous values.

#### 27.9.2 IDLE MODE

The behavior of the CTMU in Idle mode is determined by the CTMUSIDL bit (CTMUCONH<5>). If CTMUSIDL is cleared, the module will continue to operate in Idle mode. If CTMUSIDL is set, the module's current source is disabled when the device enters Idle mode. If the module is performing an operation when Idle mode is invoked, in this case, the results will be similar to those with Sleep mode.

## 27.10 Effects of a Reset on CTMU

Upon Reset, all registers of the CTMU are cleared. This disables the CTMU module, turns off its current source and returns all configuration options to their default settings. The module needs to be re-initialized following any Reset.

If the CTMU is in the process of taking a measurement at the time of Reset, the measurement will be lost. A partial charge may exist on the circuit that was being measured, which should be properly discharged before the CTMU makes subsequent attempts to make a measurement. The circuit is discharged by setting and clearing the IDISSEN bit (CTMUCONH<1>) while the A/D Converter is connected to the appropriate channel.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
CTMUCONH	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	80
CTMUCONL	EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	80
CTMUICON	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	80
PIR3	TMR5GIF	LCDIF	RC2IF	TX2IF	CTMUIF	CCP2IF	CCP1IF	RTCCIF	77
PIE3	TMR5GIE	LCDIE	RC2IE	TX2IE	CTMUIE	CCP2IE	CCP1IE	RTCCIE	77
IPR3	TMR5GIP	LCDIP	RC2IP	TX2IP	CTMUIP	CCP2IP	CCP1IP	RTCCIP	77

#### TABLE 27-1: REGISTERS ASSOCIATED WITH CTMU MODULE

**Legend:** — = unimplemented, read as '0'

NOTES:

## 28.0 SPECIAL FEATURES OF THE CPU

The PIC18F87K90 family of devices includes several features intended to maximize reliability and minimize cost through elimination of external components. These include:

- Oscillator Selection
- Resets:
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT) and On-Chip Regulator
- · Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- ID Locations
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 3.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, the PIC18F87K90 family of devices has a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled).

The inclusion of an internal RC (LF-INTOSC) oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

## 28.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location, 300000h.

The user will note that address, 300000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh), which can only be accessed using table reads and table writes.

Software programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction, with the TBLPTR pointing to the Configuration register, sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration register. The Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 7.5 "Writing to Flash Program Memory".

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300000h	CONFIG1L	_	XINST	_	SOSCSEL1	SOSCSEL0	INTOSCSEL	_	RETEN	-1-1 11
300001h	CONFIG1H	IESO	FCMEN	_	PLLCFG	FOSC3	FOSC2	FOSC1	FOSC0	0000 1000
300002h	CONFIG2L	_	BORPWR1	BORWPR0	BORV1	BORV0	BOREN1	BOREN0	PWRTEN	-111 1111
300003h	CONFIG2H	_	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN1	WDTEN0	-111 1111
300004h	CONFIG3L	—	—	_	_	—	—	_	RTCOSC	1
300005h	CONFIG3H	MCLRE	_	_	_	MSSPMSK	_	ECCPMX <sup>(2)</sup>	CCP2MX	1 1-11
300006h	CONFIG4L	DEBUG			BBSIZ0	—	—	-	STVREN	111
300008h	CONFIG5L	CP7 <sup>(1)</sup>	CP6 <sup>(1)</sup>	CP5 <sup>(1)</sup>	CP4 <sup>(1)</sup>	CP3	CP2	CP1	CP0	1111 1111
300009h	CONFIG5H	CPD	CPB	_	_	—	—	_	_	11
30000Ah	CONFIG6L	WRT7 <sup>(1)</sup>	WRT6 <sup>(1)</sup>	WRT5 <sup>(1)</sup>	WRT4 <sup>(1)</sup>	WRT3	WRT2	WRT1	WRT0	1111 1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	—	—	_	_	111
30000Ch	CONFIG7L	EBTR7 <sup>(1)</sup>	EBTR6 <sup>(1)</sup>	EBTR5 <sup>(1)</sup>	EBTR4 <sup>(1)</sup>	EBTR3	EBTR2	EBTR1	EBTR0	1111 1111
30000Dh	CONFIG7H	_	EBTRB	_	_	_	_	_	_	-1
3FFFFEh	DEVID1 <sup>(3)</sup>	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	XXXX XXXX
3FFFFFh	DEVID2 <sup>(3)</sup>	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	XXXX XXXX

#### TABLE 28-1: CONFIGURATION BITS AND DEVICE IDs

**Legend:** x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Implemented in the PIC18F67K90 and PIC18F87K90 devices.

2: Implemented in the 80-pin devices (PIC18F8XK90).

3: See Register 28-14 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

## REGISTER 28-1: CONFIG1L: CONFIGURATION REGISTER 1 LOW (BYTE ADDRESS 300000h)

U-0	R/P-1	U-0	R/P-1	R/P-1	R/P-1	U-0	R/P-1
_	XINST	—	SOSCSEL1	SOSCSEL0	INTOSCSEL0	_	RETEN
bit 7							bit 0

Legend:	P = Programmable bit	P = Programmable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7	Unimplemented: Read as '0'
bit 6	XINST: Extended Instruction Set Enable bit
	<ul> <li>1 = Instruction set extension and Indexed Addressing mode are enabled</li> <li>0 = Instruction set extension and Indexed Addressing mode are disabled (Legacy mode)</li> </ul>
bit 5	Unimplemented: Read as '0'
bit 4-3	SOSCSEL<1:0>: SOSC Power Selection and Mode Configuration bits
	<ul> <li>11 = High-power SOSC circuit is selected</li> <li>10 = Digital (SCLKI) mode: I/O port functionality of RC0 and RC1 is enabled</li> <li>01 = Low-power SOSC circuit is selected</li> <li>00 = Reserved</li> </ul>
bit 2	INTOSCSEL: LF-INTOSC Low-Power Enable bit
	1 = LF-INTOSC is in High-Power mode during Sleep 0 = LF-INTOSC is in Low-Power mode during Sleep
bit 1	Unimplemented: Read as '0'
bit 0	RETEN: VREG Sleep Enable bit
	<ul> <li>1 = Ultra low-power regulator is disabled. Regulator power in Sleep mode is controlled by VREGSLP (WDTCON&lt;7&gt;)</li> </ul>
	0 - Illtra low power regulator is enabled. Regulator power in Sleep mode is controlled by SPETEN

 0 = Ultra low-power regulator is enabled. Regulator power in Sleep mode is controlled by SRETEN (WDTCON<4>).

					-		-
R/P-0	R/P-0	U-0	U-0	R/P-1	R/P-0	R/P-0	R/P-0
IESO	FCMEN	_	PLLCFG <sup>(1)</sup>	FOSC3 <sup>(2)</sup>	FOSC2 <sup>(2)</sup>	FOSC1 <sup>(2)</sup>	FOSC0 <sup>(2)</sup>
bit 7			•				bit
Legend:		P = Progran	nmable bit				
R = Readab	le bit	W = Writabl	e bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is s	et	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7		al/External Os ed Start-up is	cillator Switchov enabled	ver bit			
	0 = Two-Spe	ed Start-up is	disabled				
bit 6	1 = Fail-Safe	-Safe Clock M Clock Monito Clock Monito		bit			
bit 5	Unimplemer	ted: Read as	·'O'				
bit 4		PLL Enable b					
		is multiplied					
bit 3-0	FOSC<3:0>:	Oscillator Se	ection bits <sup>(2)</sup>				
	1100 = EC1 1011 = EC2 1010 = EC3 0101 = EC3 0011 = HS1 0010 = HS2 0001 = XT c 0000 = LP o 0111 = RC, 0110 = RCI0 1000 = INTH	IO, EC oscilla , EC oscillator IO, EC oscillator IO, EC oscillator IO, EC oscillator , HS oscillator , HS oscillator scillator External RC o O, External RC O2, Internal R	C oscillator with	IT function on l r, 160 kHz-16 IT function on l MHz-64 MHz) IT function on l r, 4 MHz-16 M 6 MHz-25 MHz CKLOUT func	MHz) RA6 (medium p RA6 (high powe Hz) z) stion on RA6	oower,160 kHz-	16MHz)
Note 1: N	lot valid for the IN	ITIOx PLL mo	ode.				
2:	NTIO+PLL can or	nly be enabled	by the PLLEN	bit (OSCTUNE	=<6>). Other Pl	I modes can b	e enabled b

## REGISTER 28-2: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

2: INTIO+PLL can only be enabled by the PLLEN bit (OSCTUNE<6>). Other PLL modes can be enabled by either the PLLEN bit or the PLLCFG (CONFIG1H<4>) bit.

## REGISTER 28-3: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	BORPWR1 <sup>(1)</sup>	BORPWR0 <sup>(1)</sup>	BORV1 <sup>(1)</sup>	BORV0 <sup>(1)</sup>	BOREN1 <sup>(2)</sup>	BOREN0 <sup>(2)</sup>	PWRTEN <sup>(2)</sup>
bit 7							bit 0

Legend:	P = Programmable bit	P = Programmable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7	Unimplemented: Read as '0'
bit 6-5	BORPWR<1:0>: BORMV Power Level bits <sup>(1)</sup>
	<ul> <li>11 = ZPBORVMV instead of BORMV is selected</li> <li>10 = BORMV is set to high-power level</li> <li>01 = BORMV is set to medium-power level</li> <li>00 = BORMV is set to low-power level</li> </ul>
bit 4-3	BORV<1:0>: Brown-out Reset Voltage bits <sup>(1)</sup>
	11 = VBORMV is set to 1.8V 10 = VBORMV is set to 2.0V 01 = VBORMV is set to 2.7V 00 = VBORMV is set to 3.0V
bit 2-1	BOREN<1:0>: Brown-out Reset Enable bits <sup>(2)</sup>
	<ul> <li>11 = Brown-out Reset is enabled in hardware only (SBOREN is disabled)</li> <li>10 = Brown-out Reset is enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)</li> <li>01 = Brown-out Reset is enabled and controlled by software (SBOREN is enabled)</li> <li>00 = Brown-out Reset is disabled in hardware and software</li> </ul>
bit 0	<b>PWRTEN:</b> Power-up Timer Enable bit <sup>(2)</sup>
	1 = PWRT is disabled 0 = PWRT is enabled
Note 1:	For the specifications, see Section 31.1 "DC Characteristics: Supply Voltage PIC18F87K90 Family (Industrial/Extended)".

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN1	WDTEN0
bit 7							bit
_egend:		P = Program	nable bit				
R = Readab	ole bit	W = Writable		U = Unimpler	mented bit. read	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle			nown
bit 7	Unimplemen	ted: Read as '	0'				
oit 6-2	-	>: Watchdog Ti		Soloct bits			
JIL 0-2		-					
	11111 = 1:1, 10011 = 1:52					PS0 WDTEN1	
	10011 = 1.32 10010 = 1:26						
	10001 = 1:13						
	10000 = 1:65						
	01111 <b>= 1:32</b>	2,768					
	01110 <b>= 1:16</b>						
	01101 = 1:8,						
	01100 = 1:4,						
	01011 = 1:2,						
	01010 = 1:1, 01001 = 1:51						
	01000 = 1:25						
	00111 = 1:12					2S0 WDTEN1	
	00110 <b>= 1</b> :64	Ļ					
	00101 <b>= 1:32</b>	2					
	00100 = 1:16	5					
	00011 = 1:8						
	00010 = 1:4						
	00001 = 1:2 00000 = 1:1						
bit 1-0		>: Watchdog Ti	mer Enable bi	ts			
		enabled in ha			oled		
		controlled by t					
					abled in Sleep r	node; SWDTEN	l bit is disable
	00 = WDT is					· · · · · · · · · · · · · · · · · · ·	

## REGISTER 28-4: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

#### REGISTER 28-5: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/P-1
—	—	—	_	—	—	_	RTCOSC
bit 7							bit 0

Legend:	P = Programmable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-1 Unimplemented: Read as '0'

bit 0

RTCOSC: RTCC Reference Clock Select bit

1 = RTCC uses SOSC as a reference clock

0 = RTCC uses LF-INTOSC as a reference clock

#### REGISTER 28-6: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

R/P-1	U-0	U-0	U-0	R/P-1	U-0	R/P-1	R/P-1
MCLRE	—	—	_	MSSPMSK	—	ECCPMX <sup>(1)</sup>	CCP2MX
bit 7							bit 0

Legend:	P = Programmable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7	MCLRE: MCLR Pin Enable bit
	1 = MCLR pin is enabled; RG5 input pin is disabled
	0 = RG5 input pin is enabled; MCLR is disabled
bit 6-4	Unimplemented: Read as '0'
bit 3	MSSPMSK: MSSP V3 7-Bit Address Masking Mode Enable bit
	1 = 7-Bit Address Masking mode is enabled
	0 = 5-Bit Address Masking mode is enabled
bit 2	Unimplemented: Read as '0'
bit 1	ECCPMX: ECCP MUX bit <sup>(1)</sup>
	1 = Enhanced ECCP1 (P1B/P1C) is multiplexed onto RE6 and RE5, CCP6 onto RE6 and CCP7 onto RE5
	Enhanced ECCP3 (P3B/P3C) is multiplexed onto RE4 and RE3, CCP8 onto RE4 and CCP9 onto RE3
	0 = Enhanced ECCP1 (P1B/P1C) is multiplexed onto RH7 and RH6, CCP6 onto RH7 and CCP7 onto RH6
	Enhanced ECCP3 (P3B/P3C) is multiplexed onto RH5 and RH4, CCP8 onto RH5 and CCP9 onto RH4
bit 0	CCP2MX: ECCP2 MUX bit
	1 = ECCP2 is multiplexed with RC1
	0 = ECCP2 input/output is multiplexed with RE7 <sup>(1)</sup>

Note 1: This feature is only available on 80-pin devices.

R/P-1	U-0	U-0	R/P-0	U-0	R/P-0	U-0	R/P-1				
DEBUG		_	BBSIZ0	_	_	_	STVREN				
bit 7							bit 0				
Legend:		P = Programmable bit									
R = Readable	e bit	W = Writable bit U = Unimplemented bit, read as			as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 7 bit 6-5	<b>DEBUG:</b> Background Debugger Enable bit 1 = Background debugger is disabled, RB6 and RB7 are configured as general purpose I/O pins 0 = Background debugger is enabled, RB6 and RB7 are dedicated to In-Circuit Debug <b>Unimplemented:</b> Read as '0'										
bit 4	BBSIZ<0>: Boot Block Size Select bit 1 = 2 kW boot block size 0 = 1 kW boot block size										
bit 3-1	Unimplemen	Unimplemented: Read as '0'									
bit 0	STVREN: Stack Full/Underflow Reset Enable bit										
		<ul> <li>1 = Stack full/underflow will cause a Reset</li> <li>0 = Stack full/underflow will not cause a Reset</li> </ul>									

## REGISTER 28-7: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

# REGISTER 28-8: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)<sup>(2)</sup>

R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1
CP7 <sup>(1)</sup>	CP6 <sup>(1)</sup>	CP5 <sup>(1)</sup>	CP4 <sup>(1)</sup>	CP3	CP2	CP1	CP0
bit 7							bit
Legend:		C = Clearable	e bit				
R = Readabl	e bit	W = Writable		U = Unimpler	mented bit re	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown
bit 7	<b>CP7:</b> Code F	Protection bit <sup>(1)</sup>					
		s not code-prote	ected				
		s code-protecte					
bit 6	CP6: Code F	Protection bit <sup>(1)</sup>					
		s not code-prote					
		s code-protecte	d				
bit 5		Protection bit <sup>(1)</sup>					
		s not code-prote					
bit 4		s code-protecte Protection bit <sup>(1)</sup>	u				
DIL 4		s not code-prote	acted				
		s code-protecte					
bit 3	CP3: Code F	Protection bit					
	1 = Block 3 is	s not code-prote	ected				
	0 = Block 3 is	s code-protecte	d				
bit 2	CP2: Code F						
		s not code-prote					
hi+ 1		s code-protecte	a				
bit 1 CP1: Code		s not code-prote	acted				
		s code-protecte					
bit 0	CP0: Code F	•					
		s not code-prote	ected				
		s code-protecte					
Note 1: Th	his bit is only ava	ailable on PIC1	8F67K90 and	PIC18F87K90			
			- · - ·				

2: For the memory size of the blocks, refer to Figure 28-6.

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0	
CPD	CPB	—	_	—	—	—	—	
bit 7							bit 0	
Legend:		C = Clearable	bit					
R = Readable b	oit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow		nown		
bit 7	CPD: Data EB	EPROM Code I	Protection bit					
	1 = Data EEP	ROM is not co	de-protected					
	0 = Data EEP	ROM is code-p	protected					
bit 6	CPB: Boot Block Code Protection bit							
		lock is not code-protected						
	0 = Boot block	k is code-prote	cted					
bit 5-0	Unimplemen	ted: Read as '	כי					

# REGISTER 28-9: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)<sup>(1)</sup>

Note 1: For the memory size of the blocks, refer to Figure 28-6.

# REGISTER 28-10: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)<sup>(2)</sup>

R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1		
WRT7 <sup>(1)</sup>	WRT6 <sup>(1)</sup>	WRT5 <sup>(1)</sup>	WRT4 <sup>(1)</sup>	WRT3	WRT2	WRT1	WRT0		
bit 7							bit (		
Legend:		C = Clearable							
R = Readable		W = Writable		U = Unimpler					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown		
bit 7	WRT7: Write	Protection bit <sup>(1</sup>	)						
		s not write-prote s write-protecte							
bit 6	WRT6: Write	Protection bit <sup>(1</sup>	)						
		s not write-prote							
		s write-protecte							
		Protection bit <sup>(1</sup>							
		= Block 5 is not write-protected = Block 5 is write-protected							
bit 4		Protection bit <sup>(1</sup>							
Dit 4		not write-prote							
		s write-protecte							
bit 3	WRT3: Write	Protection bit							
	1 = Block 3 is	s not write-prote	ected						
	0 = Block 3 is	s write-protecte	d						
bit 2	WRT2: Write	Protection bit							
		s not write-prote s write-protecte							
bit 1 WRT1: Write		Protection bit							
		s not write-prote s write-protecte							
bit 0	WRT0: Write	Protection bit							
		s not write-prote s write-protecte							
Note 1: Th	is bit is only ava	allable on PIC1	8F67K90 and	PIC18F87K90.					

2: For the memory size of the blocks, refer to Figure 28-6.

R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0	
WRTD	WRTB	WRTC <sup>(1)</sup>	_	_	—	—	_	
bit 7						•	bit 0	
Legend:		C = Clearable	bit					
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7	WRTD: Data	EEPROM Write	e Protection b	it				
		PROM is not wr						
	0 = Data EEP	PROM is write-p	protected					
bit 6	WRTB: Boot	Block Write Pro	otection bit					
1 = Boot bloc		ck is not write-protected						
	0 = Boot block is write-protected							
bit 5 WRTC: Configuration Register Write Pr			ter Write Prote	ection bit <sup>(1)</sup>				
1 = Confiç		uration registers are not write-protected						
	0 = Configura	tion registers a	ire write-prote	cted				

## REGISTER 28-11: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)<sup>(2)</sup>

bit 4-0 Unimplemented: Read as '0'

**Note 1:** This bit is read-only in Normal Execution mode; it can be written only in Program mode.

2: For the memory size of the blocks, refer to Figure 28-6.

# REGISTER 28-12: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)<sup>(3)</sup>

R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1
EBTR7 <sup>(1)</sup>	EBTR6 <sup>(1)</sup>	EBTR5 <sup>(1)</sup>	EBTR4 <sup>(1)</sup>	EBTR3	EBTR2	EBTR1	EBTR0
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	EBTR7: Table Read Protection bit <sup>(1)</sup>
	<ul> <li>1 = Block 7 is not protected from table reads executed in other blocks</li> <li>0 = Block 7 is protected from table reads executed in other blocks</li> </ul>
bit 6	EBTR6: Table Read Protection bit <sup>(1)</sup>
	<ul> <li>1 = Block 6 is not protected from table reads executed in other blocks</li> <li>0 = Block 6 is protected from table reads executed in other blocks</li> </ul>
bit 5	EBTR5: Table Read Protection bit <sup>(1)</sup>
	<ul> <li>1 = Block 5 is not protected from table reads executed in other blocks</li> <li>0 = Block 5 is protected from table reads executed in other blocks</li> </ul>
bit 4	EBTR4: Table Read Protection bit <sup>(1)</sup>
	<ul> <li>1 = Block 4 is not protected from table reads executed in other blocks</li> <li>0 = Block 4 is protected from table reads executed in other blocks</li> </ul>
bit 3	EBTR3: Table Read Protection bit
	<ul> <li>1 = Block 3 is not protected from table reads executed in other blocks</li> <li>0 = Block 3 is protected from table reads executed in other blocks</li> </ul>
bit 2	EBTR2: Table Read Protection bit
	<ul> <li>1 = Block 2 is not protected from table reads executed in other blocks</li> <li>0 = Block 2 is protected from table reads executed in other blocks</li> </ul>
bit 1	EBTR1: Table Read Protection bit
	<ul> <li>1 = Block 1 is not protected from table reads executed in other blocks</li> <li>0 = Block 1 is protected from table reads executed in other blocks</li> </ul>
bit 0	EBTR0: Table Read Protection bit
	<ul> <li>1 = Block 0 is not protected from table reads executed in other blocks</li> <li>0 = Block 0 is protected from table reads executed in other blocks</li> </ul>
Note 1:	This bit is only available on PIC18F67K90 and PIC18F87K90.
2:	This bit is only available on PIC18E66K90, PIC18E67K90, PIC18E86K90 and PIC1

- 2: This bit is only available on PIC18F66K90, PIC18F67K90, PIC18F86K90 and PIC18F87K90 devices.
- 3: For the memory size of the blocks, refer to Figure 28-6.

## REGISTER 28-13: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)<sup>(1)</sup>

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
—	EBTRB	—	—	—	—	—	—
bit 7							bit 0
Legend: C = Clearable bit			bit				
R = Readable bit W = Writable bit			bit	U = Unimpler	nented bit, read	as '0'	

bit 7 Unimplemented: Read as '0'

bit 6 **EBTRB:** Boot Block Table Read Protection bit

1 = Boot block is not protected from table reads executed in other blocks

0 = Boot block is protected from table reads executed in other blocks

bit 5-0 Unimplemented: Read as '0'

Note 1: For the memory size of the blocks, refer to Figure 28-6.

### REGISTER 28-14: DEVID1: DEVICE ID REGISTER 1 FOR THE PIC18F87K90 FAMILY

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	DEV<2:0>: Device ID bits
	Devices with DEV<10:3> of 0101 0010 (see DEVID2):
	010 = PIC18F65K90
	000 = PIC18F66K90
	101 = PIC18F85K90
	011 = PIC18F86K90
	Devices with DEV<10:3> of 0101 0001:
	000 = PIC18F67K90
	010 = PIC18F87K90
bit 4-0	REV<4:0>: Revision ID bits
	These bits are used to indicate the device revision.

### REGISTER 28-15: DEVID2: DEVICE ID REGISTER 2 FOR THE PIC18F87K90 FAMILY

R	R R		R	R R		R	R	
DEV10 <sup>(1)</sup>	DEV9 <sup>(1)</sup>	DEV8 <sup>(1)</sup>	DEV7 <sup>(1)</sup>	DEV6 <sup>(1)</sup>	DEV5 <sup>(1)</sup>	DEV4 <sup>(1)</sup>	DEV3 <sup>(1)</sup>	
bit 7						bit 0		
Legend:								
R = Readable	R = Readable bit W = Writable bit			U = Unimplen	nented bit, read	as '0'		
-n = Value at POR '1'		'1' = Bit is set		'0' = Bit is cle	arad	x = Bit is unknown		

DEV<10:3>: Device ID bits<sup>(1)</sup> bit 7-0 These bits are used with the DEV<2:0> bits in the Device ID Register 1 to identify the part number. 0101 0010 = PIC18F65K90, PIC18F66K90, PIC18F85K90 and PIC18F86K90 0101 0001 = PIC18F67K90 and PIC18F87K90

Note 1: These values for DEV<10:3> may be shared with other devices. The specific device is always identified by using the entire DEV<10:0> bit sequence.

### 28.2 Watchdog Timer (WDT)

For the PIC18F87K90 family of devices, the WDT is driven by the LF-INTOSC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the LF-INTOSC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 4,194 seconds (about one hour). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred.

The WDT can be operated in one of four modes as determined by the CONFIG2H bits (WDTEN<1:0>) The four modes are:

- WDT Enabled
- WDT Disabled
- WDT under Software Control (WDTCON<0>, SWDTEN)
- WDT
  - Enabled during normal operation
  - Disabled during Sleep

Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.

- Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts.
- **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.

#### WDT Enabled, SWDTEN Disabled WDT Controlled with SWDTEN bit Setting WDT Enabled only While Device Active, Disabled WDT Disabled in Hardware. SWDTEN Disabled Enable WDT WDTEN1 WDTEN0-WDT Counter Wake-up from ÷128 INTRC Source-Power-Managed Modes Change on IRCF<2:0> bits -Programmable Postscaler WDT Reset CLRWDT Reset 1:1 to 1:1,048,576 All Device Resets 4 WDTPS<3:0> Sleep Enable WDT SWDTEN WDTEN<1:0> **INTRC Source**

### FIGURE 28-1: WDT BLOCK DIAGRAM

### 28.2.1 CONTROL REGISTER

Register 28-16 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT Enable Configuration bit, but only if the Configuration bit has disabled the WDT.

#### REGISTER 28-16: WDTCON: WATCHDOG TIMER CONTROL REGISTER

R/W-0	U-0	R-x	R/W-0	U-0	R/W-0	R/W-0	R/W-0
REGSLP	—	ULPLVL <sup>(3)</sup>	SRETEN <sup>(2)</sup>		ULPEN	ULPSINK <sup>(3)</sup>	SWDTEN <sup>(1)</sup>
bit 7							bit 0

Legend:				
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 7	REGSL	P: Regulator Voltage Sleep E	Enable bit	
	•		mode when device's Sleep mo when device's Sleep mode is a	
bit 6	Unimple	emented: Read as '0'		
bit 5	ULPLVL	: Ultra Low-Power Wake-up	Output bit <sup>(3)</sup>	
	1 = Volta	age on RA0 > ~0.5V age on RA0 < ~0.5V		
bit 4	1 = If RI Low 0 = The	-Power mode in Sleep	and the regulator is enabled, th	ne device goes into Ultra led and the Low-Power mode
bit 3	Unimple	emented: Read as '0'		
bit 2	ULPEN:	Ultra Low-Power Wake-up (	ULPWU) Module Enable bit	
		a Low-Power Wake-up modu a Low-Power Wake-up modu	ule is enabled; ULPLVL bit indi ule is disabled	cates a comparator output
bit 1	ULPSIN	K: Ultra Low-Power Wake-u	p Current Sink Enable bit <sup>(3)</sup>	
		a Low-Power Wake-up curre a Low-Power Wake-up curre		
bit 0	SWDTE	N: Software Controlled Watc	hdog Timer Enable bit <sup>(1)</sup>	
	1 = Wate	chdog Timer is on chdog Timer is off		

- **Note 1:** This bit has no effect if the Configuration bits, WDTEN<1:0>, are enabled.
  - **2**: This bit is only available when ENVREG = 1 and  $\overline{\text{RETEN}} = 0$ .
  - **3:** This bit is not valid unless ULPEN = 1.

	TABLE 28-2:	SUMMARY OF WATCHDOG TIMER REGISTERS
--	-------------	-------------------------------------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
RCON	IPEN	SBOREN	CM	RI	то	PD	POR	BOR	76
WDTCON	REGSLP	—	ULPLVL	SRETEN	_	ULPEN	ULPSINK	SWDTEN	76

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

### 28.3 On-Chip Voltage Regulator

All of the PIC18F87K90 family devices power their core digital logic at a nominal 3.3V. For designs that are required to operate at a higher typical voltage, such as 5V, all family devices incorporate two on-chip regulators that allow the device to run its core logic from VDD. Those regulators are:

- Normal On-Chip Regulator
- · Ultra Low-Power, On-Chip Regulator

The hardware configuration of these regulators is the same and is explained in Section 28.3.1 "Regulator Enable/disable by Hardware". The regulators' only differences relate to when the device enters Sleep, as explained in Section 28.3.2.

#### 28.3.1 REGULATOR ENABLE/DISABLE BY HARDWARE

The regulator can be enabled or disabled only by hardware. The regulator is controlled by the ENVREG pin and the VDDCORE/VCAP pin.

#### 28.3.1.1 Regulator Enable Mode

Tying VDD to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins.


When the regulator is enabled, a low-ESR filter capacitor must be connected to the VDDCORE/VCAP pin (see Figure 28-2). This helps maintain the regulator's stability. The recommended value for the filter capacitor is given in **Section 31.2 DC Characteristics**.

#### 28.3.1.2 Regulator Disable Mode

If ENVREG is tied to Vss, the regulator is disabled. In this case, a 0.1  $\mu$ F capacitor should be connected to the VDDCORE/VCAP pin (see Figure 28-2).

When the regulator is being used, the overall voltage budget is very tight. The regulator should operate the device down to 1.8V. When VDD drops below 3.3V, the regulator no longer regulates, but the output voltage follows the input until VDD reaches 1.8V. Below this voltage, the output of the regulator output may drop to 0V.

# FIGURE 28-2: CONNECTIONS FOR THE ON-CHIP REGULATOR



# 28.3.2 OPERATION OF REGULATOR IN SLEEP

The difference in the two regulators' operation arises with Sleep mode. The ultra low-power regulator gives the device the lowest current in the Regulator Enabled mode.

The on-chip regulator can go into a lower power mode, when the device goes to Sleep, by setting the REGSLP bit (WDTCON<7>). This puts the regulator in a standby mode so that the device consumes much less current.

The on-chip regulator can also go into the Ultra Low-Power mode, which consumes the lowest current possible with the regulator enabled. This mode is controlled by the RETEN bit (CONFIG1L<0>) and SRETEN bit (WDTCON<4>). The various modes of regulator operation are shown in Table 28-3.

When the ultra low-power regulator is in Sleep mode, the internal reference voltages in the chip will be shut off and any interrupts referring to the internal reference will not wake up the device. If the BOR or LVD is enabled, the regulator will keep the internal references on and the lowest possible current will not be achieved.

When using the ultra low-power regulator in Sleep mode, the device will take about 250  $\mu$ s, typical, to start executing the code after it wakes up.

Regulator	Power Mode	Power Mode VREGSLP WDTCON<7>		RETEN CONFIG1L<0>	
Enabled	Normal Operation (Sleep)	0	х	1	
Enabled	Low-Power mode (Sleep)	1	x	1	
Enabled	Normal Operation (Sleep)	0	0	х	
Enabled	Low-Power mode (Sleep)	1	0	x	
Enabled	Ultra Low-Power mode (Sleep)	x	1	0	

### TABLE 28-3: SLEEP MODE REGULATOR SETTINGS<sup>(1)</sup>

**Note 1:** x = Indicates that VIT status is invalid.

### 28.4 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period, from oscillator start-up to code execution, by allowing the microcontroller to use the INTOSC (LF-INTOSC, MF-INTOSC, HF-INTOSC) oscillator as a clock source, until the primary clock source is available. It is enabled by setting the IESO Configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT or HS (Crystal-Based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI\_RUN mode.


To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF<2:0>, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF<2:0> bits prior to entering Sleep mode.

In all other power-managed modes, Two-Speed Startup is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

### 28.4.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTOSC oscillator in Two-Speed Startup, the device still obeys the normal command sequences for entering power-managed modes, including multiple SLEEP instructions (refer to Section 4.1.4 "Multiple Sleep Commands"). In practice, this means that user code can change the SCS<1:0> bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.




#### FIGURE 28-3: TIMING TRANSITION FOR TWO-SPEED START-UP (INTOSC TO HSPLL)

## 28.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the LF-INTOSC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 28-4) is accomplished by creating a sample clock signal, which is the output from the LF-INTOSC, divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor (CM) latch. The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock.



Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 28-5). This causes the following:

- The FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>)
- The device clock source switches to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the Fail-Safe condition)
- The WDT is reset

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing-sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 4.1.4 "Multiple Sleep Commands" and Section 28.4.1 "Special Considerations for Using Two-Speed Start-up" for more details.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF<2:0>, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF<2:0> bits prior to entering Sleep mode.

The FSCM will detect only failures of the primary or secondary clock sources. If the internal oscillator block fails, no failure would be detected nor would any action be possible.

### 28.5.1 FSCM AND THE WATCHDOG TIMER

Both the FSCM and the WDT are clocked by the INTOSC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTOSC oscillator when the FSCM is enabled.


As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF<2:0> bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, Fail-Safe Clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed, and decreasing the likelihood of an erroneous time-out.

### 28.5.2 EXITING FAIL-SAFE OPERATION

The Fail-Safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as the OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power-managed mode is entered.

#### FIGURE 28-5: FSCM TIMING DIAGRAM



#### 28.5.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the powermanaged clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the Oscillator Failure Interrupt Flag is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

#### 28.5.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTRC modes, monitoring can begin immediately following these events. For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (when the OST and PLL timers have timed out).

This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTOSC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, also prevents the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in Section 28.4.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new powermanaged mode is selected, the primary clock is disabled.


# 28.6 Program Verification and Code Protection

The user program memory is divided into four blocks for the PIC18FX5K90 device and PIC18FX6K90 devices, and eight blocks for PIC18FX7K90 devices. One of these is a boot block of 1 or 2 Kbytes. The remainder of the memory is divided into blocks on binary boundaries. Each of the blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 28-6 shows the program memory organization for 48, 64, 96 and 128-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 28-4.

### FIGURE 28-6: CODE-PROTECTED PROGRAM MEMORY FOR THE PIC18F87K90 FAMILY<sup>(1)</sup>



File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	CP7 <sup>(1)</sup>	CP6 <sup>(1)</sup>	CP5 <sup>(1)</sup>	CP4 <sup>(1)</sup>	CP3	CP2	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_	—			—	_
30000Ah	CONFIG6L	WRT7 <sup>(1)</sup>	WRT6 <sup>(1)</sup>	WRT5 <sup>(1)</sup>	WRT4 <sup>(1)</sup>	WRT3	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_	_	_	_
30000Ch	CONFIG7L	EBRT7 <sup>(1)</sup>	EBRT6 <sup>(1)</sup>	EBTR5 <sup>(1)</sup>	EBTR4 <sup>(1)</sup>	EBTR3	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H		EBTRB	—	_	_		_	—

#### TABLE 28-4: SUMMARY OF CODE PROTECTION REGISTERS

Legend: Shaded cells are unimplemented.

Note 1: This bit is available only on the PIC18F67K90 and PIC18F87K90 devices.

#### 28.6.1 PROGRAM MEMORY CODE PROTECTION


The program memory may be read to, or written from, any location using the table read and table write instructions. The Device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In Normal Execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'.


The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a

location outside of that block is not allowed to read and will result in reading '0's. Figures 28-7 through 28-9 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer. Refer to the device programming specification for more information.




#### FIGURE 28-7: TABLE WRITE (WRTn) DISALLOWED



#### FIGURE 28-8: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

### FIGURE 28-9: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



#### 28.6.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings.

#### 28.6.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In Normal Execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

### 28.7 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable, during Normal Execution mode through the TBLRD and TBLWT instructions, or during program/verify. The ID locations can be read when the device is code-protected.

### 28.8 In-Circuit Serial Programming

The PIC18F87K90 family of devices can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. For the various programming modes, please refer to the device programming specification.

### 28.9 In-Circuit Debugger

When the DEBUG Configuration bit is programmed to a '0', the In-Circuit Debugger (ICD) functionality is enabled. This function allows simple debugging functions when used with MPLAB<sup>®</sup> IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 28-5 shows which resources are required by the background debugger.

	TABLE 28-5:	DEBUGGER RESOURCES
--	-------------	--------------------

I/O Pins:	RB6, RB7
Stack:	Two Levels
Program Memory:	512 Bytes
Data Memory:	10 Bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/RG5/VPP, VDD, Vss, RB7 and RB6. This will interface to the In-Circuit Debugger module, available from Microchip or one of the third party development tool companies.

## 29.0 INSTRUCTION SET SUMMARY

The PIC18F87K90 family of devices incorporates the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

### 29.1 Standard Instruction Set

The standard PIC18 MCU instruction set adds many enhancements to the previous PIC<sup>®</sup> MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18 instruction set summary in Table 29-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 29-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator, 'f', specifies which file register is to be used by the instruction. The destination designator, 'd', specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator, 'b', selects the number of the bit affected by the operation, while the file register designator, 'f', represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true, or the Program Counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two-word branch instructions (if true) would take 3  $\mu$ s.

Figure 29-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 29-2, lists the standard instructions recognized by the Microchip MPASM<sup>™</sup> Assembler.

Section 29.1.1 "Standard Instruction Set" provides a description of each instruction.

### TABLE 29-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit:
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit:
	d = 0: store result in WREG d = 1: store result in file register f
doat	Destination: either the WREG register or the specified register file location.
dest f	8-bit register file address (00h to FFh), or 2-bit FSR designator (0h to 3h).
	12-bit register file address (000h to FFFh). This is the source address.
f <sub>s</sub>	12-bit register file address (000h to FFFh). This is the destination address.
f <sub>d</sub>	
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions. Only used with table read and table write instructions:
*	
	No Change to register (such as TBLPTR with table reads and writes)
*+ *_	Post-Increment register (such as TBLPTR with table reads and writes)
	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes) The relative address (2's complement number) for relative branch instructions or the direct address for
n	Call/Branch and Return instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-Down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte. Fast Call/Return mode select bit:
S	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
	Time-out bit.
ТО	Top-of-Stack.
TOS	Unused or Unchanged.
u MDT	
WDT	Watchdog Timer. Working register (accumulator).
WREG	
х	Don't care ('0' or '1'). The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
7	7-bit offset value for Indirect Addressing of register files (source).
Z <sub>S</sub>	7-bit offset value for Indirect Addressing of register files (destination).
Z <sub>d</sub>	Optional argument.
{ } [text]	Indicates an Indexed Address.
	The contents of text.
(text)	Specifies bit n of the register indicated by the pointer expr.
[expr] <n></n>	
$\rightarrow$	Assigned to.
< >	Register bit field.
€ italics	In the set of. User-defined term (font is Courier New).

Byte-oriented file register operations	Example Instruction
15 10 9 8 7 0	
OPCODE d a f (FILE #)	ADDWF MYREG, W, B
d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	
Byte to Byte move operations (2-word)	
<u>15 12 11 0</u>	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0	
1111 f (Destination FILE #)	
f = 12-bit file register address	
Bit-oriented file register operations	
15 12 11 9 8 7 0	
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
<ul> <li>b = 3-bit position of bit in file register (f)</li> <li>a = 0 to force Access Bank</li> <li>a = 1 for BSR to select bank</li> <li>f = 8-bit file register address</li> </ul>	
Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 7Fh
k = 8-bit immediate value	
Control exercitions	
Control operations	
CALL, GOTO and Branch operations 15 8 7 0	
OPCODE n<7:0> (literal)	GOTO Label
15 12 11 0	
1111 n<19:8> (literal)	
n = 20-bit immediate value	
15 8 7 0 OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
1111 n<19:8> (literal)	
S = Fast bit	
15 11 10 0	
15 11 10 0 OPCODE n<10:0> (literal)	BRA MYFUNC
OPCODE n<10:0> (literal)	BIA MITONC
15 8 7 0	
OPCODE n<7:0> (literal)	

#### TABLE 29-2: PIC18F87K90 FAMILY INSTRUCTION SET

Mnemonic, Description Operands		Cueles	16-I	Bit Instr	uction V	Vord	Status	Nataa	
		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIENTED OPERATIONS									
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1, 2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	0 u	f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
		Borrow							
SUBWF		Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		Borrow							
SWAPF		Swap Nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, Skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

Mnemo	onic,	Description	Quala	16-I	Bit Instr	uction V	Vord	Status	Nation
Opera		Description	Cycles	MSb LSb			LSb	Affected	Notes
BIT-ORIE	NTED O	PERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTRO	L OPER	ATIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call Subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to Address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	xxxx	XXXX	xxxx	None	4
POP	—	Pop Top of Return Stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push Top of Return Stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software Device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from Interrupt Enable	2	0000	0000	0001	000s		
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	PEIE/GIEL None	
RETURN	r S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	э —	Go into Standby mode	1		0000	0000	0015		
		PORT register is modified as a fu							

#### TABLE 29-2: PIC18F87K90 FAMILY INSTRUCTION SET (CONTINUED)

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

IADLE Z		FICTOFOTK90 FAMILT INSTR		021	0011	NOLD	/		
Mnemonic, Operands		Description	Cycles	16-	16-Bit Instruction Word			Status	Notes
		Description	Description Cycles				LSb	Affected	NOLES
LITERAL	OPERA	TIONS							
ADDLW	k	Add Literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND Literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR Literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move Literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move Literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply Literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with Literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from Literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR Literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA ME	MORY	$\leftrightarrow$ PROGRAM MEMORY OPERAT	IONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with Post-Increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with Post-Decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with Pre-Increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with Post-Increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with Post-Decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with Pre-Increment		0000	0000	0000	1111	None	

#### TABLE 29-2: PIC18F87K90 FAMILY INSTRUCTION SET (CONTINUED)

**Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

**3:** If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

ADD W to f

f {,d {,a}}

01da

Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the

result is stored back in register 'f'.

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f  $\leq$  95 (5Fh). See

Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

ffff

ffff

ADDWF

 $\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0\,,1] \end{array}$ 

a ∈ [0,1]

0010

GPR bank.

1

 $(W) + (f) \rightarrow dest$ 

N, OV, C, DC, Z

### 29.1.1 STANDARD INSTRUCTION SET

ADDLW	ADD Litera	ll to W		ADDWF	
Syntax:	ADDLW	k		Syntax:	
Operands:	$0 \le k \le 255$			Operands:	
Operation:	$(W) + k \rightarrow V$	N			
Status Affected:	N, OV, C, D	С, Z		Operation:	
Encoding:	0000	1111 kk	kk kkkk	Status Affected	4.
Description:		ts of W are ac k' and the res		Encoding	J.
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4	-	
Decode	Read literal 'k'	Process Data	Write to W		
<u>Example:</u> Before Instruc W =		5h			
After Instructio W =	on 25h			Words:	
vv –	2511			Cycles:	
				Q Cycle Activ Q1 Decod	
				<u>Example:</u> Before In W REC After Inst W REC	3 ruc

Cycle	es:	1			
QC	cle Activity:				
	Q1		Q2	Q3	Q4
	Decode		Read gister 'f'	Process Data	Write to destination
Exam	nple:	AI	DDWF	REG, 0, 0	
	Before Instruc W REG After Instructic W REG	= =	17h 0C2h 0D9h 0C2h		

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

© 2009-2011 Microchip Technology Inc.

ADDWFC	ADD W and Carry bit to f							
Syntax:	ADDWFC	f {,d {,	a}}					
Operands:	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$							
Operation:	(W) + (f) +	$(C) \rightarrow de$	st					
Status Affected:	N,OV, C, E	DC, Z						
Encoding:	0010	00da	ffff	ffff				
Description:	location 'f'. placed in V	Add W, the Carry flag and data memory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.						
	If 'a' is '0', the Access Bank is select If 'a' is '1', the BSR is used to select GPR bank.							
	If 'a' is '0' and the extended instruct set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Index Literal Offset Mode" for details.							
Words:	1	1						
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proce Data		Vrite to stination				
Example:	ADDWFC	REG,	0, 1					
Before Instruc Carry bit REG W After Instructio Carry bit REG W	= 1 = 02h = 4Dh							

AND	LW	AND Liter	AND Literal with W							
Synta	ax:	ANDLW	k							
Oper	ands:	$0 \le k \le 258$	$0 \le k \le 255$							
Oper	ation:	(W) .AND.	(W) .AND. $k \rightarrow W$							
Statu	is Affected:	N, Z	N, Z							
Enco	oding:	0000	1011	kkkl	k	kkkk				
Desc	cription:	The conter 8-bit literal								
Word	ls:	1								
Cycles:		1								
QC	ycle Activity:									
	Q1	Q2	Q3	}		Q4				
	Decode	Read literal 'k'	Proce Data		W	/rite to W				
Exan	nple:	ANDLW	05Fh							
	Before Instruc									
	W After Instruction	= A3h on								
	W	= 03h								

ANDWF	AND W wit	th f		BC		Branch if C	Carry	
Syntax:	ANDWF	f {,d {,a}}		Synta	x:	BC n		
Operands:	$0 \leq f \leq 255$			Opera	ands:	-128 ≤ n ≤ ′	127	
	d ∈ [0,1] a ∈ [0,1]			Opera	Operation: if Carry bit is '1', $(PC) + 2 + 2n \rightarrow PC$			
Operation:	(W) .AND.	(f) $\rightarrow$ dest		Status	Affected:	None		
Status Affected:	N, Z			Enco	dina:	1110	0010 nni	nn nnnn
Encoding:	0001	01da ffi	ff ffff		iption:	If the Carry	bit is '1', then	the program
Description:		ts of W are AN		2000	iption.	will branch.		and program
	in W. If 'd' is in register ' If 'a' is '0', t	s '1', the result f'. he Access Bar	esult is stored is stored back nk is selected. d to select the			added to th incremente instruction,	nplement num e PC. Since th d to fetch the i the new addre n. This instruct	e PC will have next ess will be
	GPR bank.					two-cycle ir	nstruction.	
	lf 'a' is '0' a	nd the extende	ed instruction	Word	S:	1		
		led, this instruc	•	Cycle	s:	1(2)		
	mode wher	Literal Offset A never f ≤ 95 (5l . <b>2.3 "Byte-Or</b> i	Fh). See	Q Cy If Ju	vcle Activity: mp:			
		d Instruction		г	Q1	Q2	Q3	Q4
		set Mode" for	details.		Decode	Read literal	Process	Write to PC
Words:	1			-	No	ʻn' No	Data No	No
Cycles:	1				operation	operation	operation	operation
Q Cycle Activity:				lf No	Jump:	1 ·		
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination		Decode	Read literal 'n'	Process Data	No operation
Example:	ANDWF	REG, 0, 0		Exam	ple:	HERE	BC 5	
Before Instruc	ction				Before Instru		20 0	
W REG After Instructio	= 17h = C2h				PC After Instructi	= ad	dress (HERE	)
W REG	= 02h = C2h				If Carry PC If Carry PC	= 0;	dress (here dress (here	

BCF	Bit Clear f	BN	Branch if N	legative	
Syntax:	BCF f, b {,a}	Syntax:	BN n		
Operands:	$0 \leq f \leq 255$	Operands:	-128 ≤ n ≤ ′	127	
	0 ≤ b ≤ 7 a ∈ [0,1]	Operation:	if Negative (PC) + 2 + 2	,	
Operation:	$0 \rightarrow f \le b >$	Status Affected:	None		
Status Affected:	None	Encoding:	1110	0110 nn:	nn nnnn
Encoding:	1001 bbba ffff ffff	Description:		tive bit is '1', ti	
Description:	Bit 'b' in register 'f' is cleared.		program wi		
	If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank.		added to the incremente	d to fetch the	e PC will have next
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing		,	the new addre	
	mode whenever f $\leq$ 95 (5Fh). See	Words:	1		
	Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed	Cycles:	1(2)		
	Literal Offset Mode" for details.	Q Cycle Activity: If Jump:			
Words:	1	Q1	Q2	Q3	Q4
Cycles:	1	Decode	Read literal	Process	Write to
Q Cycle Activity:			ʻn'	Data	PC
Q1	Q2 Q3 Q4	No operation	No operation	No operation	No operation
Decode	Read Process Write register 'f' Data register 'f'	If No Jump:	operation	operation	operation
		 Q1	Q2	Q3	Q4
Example:	BCF FLAG_REG, 7, 0	Decode	Read literal	Process	No
Before Instruc	tion		'n'	Data	operation
FLAG_R After Instructio	EG = C7h on	Example:	HERE	BN Jump	
FLAG_R	EG = 47h	Before Instruc PC After Instructi	= ad on	dress (HERE)	
		If Negati PC If Negati PC	= ad	dress (Jump) dress (HERE	

BNC	;	Branch if N	lot Carry		BNN
Synta	ax:	BNC n			Synta:
Oper	rands:	-128 ≤ n ≤ 1	27		Opera
Oper	ration:	if Carry bit i (PC) + 2 + 2			Opera
Statu	is Affected:	None			Status
Enco	oding:	1110	0011 nnr	nn nnnn	Encod
Desc	cription:	If the Carry will branch.	bit is '0', then	the program	Descr
		added to the incremented instruction,	d to fetch the r the new addre n. This instruct	e PC will have next ess will be	
Word	ds:	1			Words
Cycle	es:	1(2)			Cycles
	ycle Activity:				Q Cy If Jun
	Q1	Q2	Q3	Q4	
	Decode	Read literal 'n'	Process Data	Write to PC	
	No operation	No operation	No operation	No operation	
lf No	o Jump:				lf No
	Q1	Q2	Q3	Q4	. –
	Decode	Read literal 'n'	Process Data	No operation	
<u>Exan</u>	nple: Before Instruc PC After Instructio If Carry	= ado on = 0;	BNC Jump dress (HERE)		<u>Exam</u> E A
	PC If Carry PC	= 1;	dress (Jump) dress (HERE		

BNN		Branch if	Not Nega	ative			
Synta	x:	BNN n					
Opera			-128 ≤ n ≤ 127				
Opera		if Negative (PC) + 2 +		;			
Status	s Affected:	None					
Enco	ding:	1110	0111	nnnn	nnnn		
Desci	ription:	If the Nega program w		,	he		
		The 2's col added to th incremente instruction, PC + 2 + 2 two-cycle i	e PC. Sir d to fetch the new n. This in	nce the PC n the next address v struction i	will have		
Word	s:	1					
Cycle	s:	1(2)					
Q Cy If Jur	vcle Activity: mp:						
-	Q1	Q2	Q3	3	Q4		
	Decode	Read literal 'n'	Proce Data		Vrite to PC		
	No	No	No		No		
lf N a	operation	operation	operat	ion op	peration		
IT INO	Jump: Q1	Q2	Q3	5	Q4		
Γ	Decode	Read literal	Proce		No		
		'n'	Data	a op	peration		
Exam	ple:	HERE	BNN	Jump			
	Before Instruc PC After Instructic	= ac	idress (1	HERE)			
	If Negativ PC If Negativ PC	= ac /e = 1;		Jump) HERE + 2	2)		

BNO	v	lot Overf	low					
Synta	ax:	BNOV n						
Oper	ands:	$-128 \le n \le 1$	$-128 \le n \le 127$					
Oper	ation:		if Overflow bit is '0', (PC) + 2 + 2n $\rightarrow$ PC					
Statu	is Affected:	None	None					
Enco	oding:	1110	0101	nnnn	nnnn			
Desc	cription:	If the Overfi program wi		0', then t	he			
		The 2's con added to the incrementer instruction, PC + 2 + 2r two-cycle in	e PC. Sind d to fetch the new a n. This ins	ce the PC the next address w struction is	will have vill be			
Worc	ls:	1						
Cycle	es:	1(2)						
Q C If Ju	•							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'n'	Proces Data	s V	Vrite to PC			
	No operation	No operation	No operatio	on op	No eration			
lf No	o Jump:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'n'	Proces Data	-	No eration			
Exan	nple:	HERE	BNOV J	ump				
	Before Instruc PC After Instructio	= ad	dress (H	ERE)				
	If Overflo PC	<b>w</b> = 0;	dress (J	ump)				

Syntax: Operands: Operation:	BNZ n $-128 \le n \le 1$ if Zero bit is (PC) + 2 + 2 None 1110	<b>;</b> '0',							
•	if Zero bit is (PC) + 2 + 2	<b>;</b> '0',							
Operation:	(PC) + 2 + 2 None	- /							
Status Affected:	1110			None					
Encoding:		0001	nnnn	nnnn					
Description:	If the Zero I will branch.	If the Zero bit is '0', then the program will branch.							
	The 2's con added to the incrementer instruction, PC + 2 + 2r two-cycle in	e PC. Sind d to fetch the new a n. This ins	ce the PC the next ddress v	will have vill be					
Words:	1								
Cycles:	1(2)								
Q Cycle Activity: If Jump:									
Q1	Q2	Q3		Q4					
Decode	Read literal 'n'	Proces Data	s V	Vrite to PC					
No	No	No		No					
operation	operation	operatio	on op	eration					
If No Jump:									
Q1	Q2	Q3		Q4					
Decode	Read literal	Proces	-	No					
	'n'	Data	ор	eration					
Example:	HERE	BNZ J	ump						
Before Instruc		droop (III							

PC	=	address (HERE)
After Instruction		
If Zero	=	0;
PC	=	address (Jump)
If Zero	=	1;
PC	=	address (HERE + 2)

BRA		Unconditi	onal Bra	nch		
Synta	ax:	BRA n				
Oper	ands:	-1024 ≤ n ≤	≤ 1023			
Oper	ation:	(PC) + 2 +	$2n \rightarrow PC$	;		
Statu	s Affected:	None				
Enco	ding:	1101	0nnn	nnn	n	nnnn
Desc	ription:	Add the 2's the PC. Sin incremente instruction, PC + 2 + 2 two-cycle i	nce the P ed to fetch the new n. This in	C will I n the n addre structi	have ext ss w	e vill be
Word	ls:	1				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3			Q4
	Decode	Read literal 'n'	Proce Data		W	/rite to PC
	No operation	No operation	No operat		ор	No eration
	n <u>ple:</u> Before Instruc PC After Instructic PC	= ac		Jump HERE) Jump)		

O. un traver		( -)				
Syntax:	BSF f, b	{,a}				
Operands:	0 ≤ f ≤ 255 0 < b < 7					
	$0 \le b \le 7$ $a \in [0, 1]$					
Operation:	$1 \rightarrow f < b >$					
Status Affected:	None					
Encoding:	1000	bbba	ffff	ffff		
Description:	Bit 'b' in re	aister 'f' is	s set.			
	lf 'a' is '0', 1 lf 'a' is '1', 1 GPR bank.	he BSR i				
	set is enab in Indexed mode wher Section 29 Bit-Oriente	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read	Proce	SS	Write		
	register 'f'	Data	a reș	gister 'f'		
Example:	BSF 1	FLAG_RE	G, 7, 1			
Before Instruc FLAG_RI After Instructic FLAG RI	EG = 0A on					

BTFSC	Bit Test File	e, Skip if Clea		BTFSS	Bit Test File	, Skip if Set	
Syntax:	BTFSC f, b	) {,a}		Syntax:	BTFSS f, b {	,a}	
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0 , 1]			Operands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0, 1]$		
Operation:	skip if (f <b>)</b>	) = 0		Operation:	skip if (f <b>)</b>	= 1	
Status Affected	: None			Status Affected:	None		
Encoding:	1011	bbba ff	ff ffff	Encoding:	1010	bbba ff	ff ffff
Description:	instruction is the next inst current instr and a NOP is	gister 'f' is '0', s skipped. If bit ruction fetched uction execution s executed inst vcle instruction	'b' is '0', then I during the on is discarded ead, making	Description:	instruction is the next inst current instru and a NOP is	ruction fetched	"b' is '1', then d during the on is discarded read, making
		ne Access Banl BSR is used to	k is selected. If o select the		,	e Access Banl BSR is used to	k is selected. If o select the
	is enabled, t Indexed Lite whenever f Section 29. Bit-Oriented	d the extended this instruction eral Offset Addr ≤ 95 (5Fh). See 2.3 "Byte-Orie d Instructions et Mode" for d	essing mode ented and in Indexed		set is enable Indexed Lite whenever f ≤ Section 29.3 Bit-Oriented	d the extended d, this instruction ral Offset Addr ≤ 95 (5Fh). See 2.3 "Byte-Orie d Instructions et Mode" for d	ion operates in ressing mode e ented and in Indexed
Words:	1			Words:	1		
Cycles:		cles if skip and 2-word instruc		Cycles:		ycles if skip an a 2-word instru	
Q Cycle Activi	2			Q Cycle Activity:	~ )		
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
Decod	e Read	Process	No	Decode	Read	Process	No
	register 'f'	Data	operation		register 'f'	Data	operation
If skip:			<b>.</b> <i>i</i>	If skip:			<i></i>
Q1 No	Q2 No	Q3 No	Q4 No	Q1 No	Q2 No	Q3 No	Q4 No
operatio	-	operation	operation	operation	operation	operation	operation
	owed by 2-word ins			If skip and follow	•		
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
No	No	No	No	No	No	No	No
operatio		operation	operation	operation	operation	operation	operation
No operatio	No on operation	No operation	No operation	No operation	No operation	No operation	No operation
Example:	HERE B' FALSE : TRUE :		3, 1, 0	Example:	HERE B' FALSE : TRUE :	TFSS FLAG	5, 1, 0
	= add uction AG<1> = 0; PC = add AG<1> = 1;	iress (HERE) iress (TRUE)	)	Before Instru PC After Instruc If FLAG If FLAG	= add tion S<1> = 0; C = add S<1> = 1;	ress (Here) ress (False ress (True)	)

BTG		Bit Toggle	f		BOV		Branch if (	Overflow			
Synta	ax:	BTG f, b {,a	1}		Synt	ax:	BOV n				
Oper	ands:	$0 \leq f \leq 255$			Oper	ands:	-128 ≤ n ≤ <sup>°</sup>	$-128 \le n \le 127$			
		0≤b<7 a∈[0,1]	∈ [0, 1]			ation:	if Overflow bit is '1', (PC) + 2 + 2n $\rightarrow$ PC				
Oper	ation:	$(\overline{f} < b >) \to f <$	b>		Statu	s Affected:	None				
Statu	s Affected:	None	None		Enco	ding:	1110	0100 nr	inn nnnn		
Enco	ding:	0111	bbba ff	ff ffff	Desc	ription:	If the Overf	low bit is '1', t	then the		
Desc	ription:	Bit 'b' in dat inverted.	Bit 'b' in data memory location, 'f', is				program wi	ll branch.			
		,		nk is selected. d to select the			added to th incremente instruction,	d to fetch the the new addr	ne PC will have next ress will be		
			nd the extend				two-cycle ir		tion is then a		
		in Indexed	Literal Offset A	0	Word	ls:	1				
			ever f ≤ 95 (5 . <b>2.3 "Byte-Or</b>	,	Cycle	es:	1(2)				
		<b>Bit-Oriente</b>	d Instruction	s in Indexed	Q C If Ju	ycle Activity: mp:					
Word	ls:	1				Q1	Q2	Q3	Q4		
Cycle	es:	1				Decode	Read literal	Process	Write to PC		
QC	vcle Activity:					No	ʻn' No	Data No	No		
	Q1	Q2	Q3	Q4		operation	operation	operation	operation		
	Decode	Read	Process	Write	If No	o Jump:					
		register 'f'	Data	register 'f'		Q1	Q2	Q3	Q4		
Exan	nple:	BTG P	ORTC, 4, (	)		Decode	Read literal 'n'	Process Data	No operation		
	Before Instruc PORTC	= 0111 (	)101 <b>[75h]</b>		Exar	nple:	HERE	BOV Jum			
	After Instruction PORTC		0101 <b>[65h]</b>			Before Instruct PC After Instruction	= ad	dress (here	:)		
						If Overflo PC If Overflo PC	= ad ow = 0;	dress (Jump dress (HERE			

ΒZ		Branch if Z	lero		
Synta	ax:	BZ n			
Oper	rands:	-128 ≤ n ≤ ′	127		
Oper	ration:	if Zero bit is (PC) + 2 + 2	,	;	
Statu	is Affected:	None			
Enco	oding:	1110	0000	nnnn	nnnn
Desc	cription:	If the Zero I will branch.		then the	program
		The 2's con added to the incremente instruction, PC + 2 + 2r two-cycle ir	e PC. Sin d to fetch the new n. This in	nce the Penne the next address address	C will have : will be
Word	ds:	1			
Cycle	es:	1(2)			
	ycle Activity:				
	Q1	Q2	Q3	3	Q4
	Decode	Read literal 'n'	Proce Data		Write to PC
	No	No	No		No
	operation	operation	operat	tion o	peration
IT NO	o Jump: Q1	Q2	Q3	2	Q4
	Decode	Read literal	Proce	-	No
	Decoue	'n'	Data		peration
		•		•	
Exar	<u>nple:</u>	HERE	BZ	Jump	
	Before Instruct PC After Instruction	= ad	dress (1	HERE)	

Suntovi		.)			
Syntax:	CALL k {,s	•			
Operands:	$0 \le k \le 104$ $s \in [0, 1]$	8575			
Operation:	(PC) + 4 →	TOS			
Operation.	$k \rightarrow PC < 20$	-			
	if s = 1,				
	$(W) \rightarrow WS,$ (STATUS) -		199		
	$(BSR) \rightarrow B$		J33,		
Status Affected:	None				
Encoding:					
1st word (k<7:0>)	1110	110s	k <sub>7</sub> kl		kkkk <sub>0</sub>
2nd word(k<19:8>)	1111	k <sub>19</sub> kkk	kkk	k	kkkk <sub>8</sub>
	registers ar respective	re also pu shadow i	registe	ers, V	NS,
Words:	respective : STATUSS a update occi is loaded in two-cycle ir 2	e also pu shadow i and BSR urs. Ther ito PC<2	registe S. If 's n, the 2 0:1>. (	ers, V s' = 0 20-bi	their NS, ), no it value '
Cycles:	respective s STATUSS a update occu is loaded in two-cycle ir	e also pu shadow i and BSR urs. Ther ito PC<2	registe S. If 's n, the 2 0:1>. (	ers, V s' = 0 20-bi	their NS, ), no it value '
Cycles: Q Cycle Activity:	respective s STATUSS a update occi is loaded in two-cycle ir 2 2	re also pu shadow i and BSR urs. Ther ito PC<2 instructior	registe S. If 's n, the 2 0:1>. ( n.	ers, V s' = 0 20-bi	their WS, ), no it value ' ∟ is a
Cycles: Q Cycle Activity: Q1	STATUSS a update occi is loaded in two-cycle ir 2 2 Q2	e also pu shadow u and BSR urs. Ther no PC<2 nstruction	registe S. If 's n, the 2 0:1>. ( n.	ers, V s' = 0 20-bi CALI	their WS, ), no it value ' ⊥ is a Q4
Cycles: Q Cycle Activity:	respective s STATUSS a update occi is loaded in two-cycle ir 2 2	re also pu shadow i and BSR urs. Ther ito PC<2 instructior	registe S. If 's n, the 2 0:1>. 0 n. S C to	Rea	their NS, ), no it value ' L is a Q4 ad literal <19:8>,
Cycles: Q Cycle Activity: Q1 Decode	Read literal 'k'<7:0>,	e also pu shadow i and BSR urs. Ther to PC<2 nstruction Q3 Push P stac	registe S. If 's n, the 2 0:1>. 0 n. C to k	Rea	their NS, ), no it value ' L is a Q4 ad literal <19:8>, te to PC
Cycles: Q Cycle Activity: Q1 Decode No	respective s STATUSS a update occi is loaded in two-cycle ir 2 2 Q2 Read literal 'k'<7:0>,	e also pu shadow i and BSR urs. Ther to PC<2 nstruction Q3 Push P stac No	registe S. If 's n, the 2 0:1>. ( n. C to k	ers, V 20-bi CALI (K'- K'-	their NS, ), no it value ' L is a Q4 ad literal <19:8>, te to PC No
Cycles: Q Cycle Activity: Q1 Decode	Read literal 'k'<7:0>,	e also pu shadow i and BSR urs. Ther to PC<2 nstruction Q3 Push P stac	registe S. If 's n, the 2 0:1>. ( n. C to k	ers, V 20-bi CALI (K'- K'-	their NS, ), no it value ' L is a Q4 ad literal <19:8>, te to PC
Cycles: Q Cycle Activity: Q1 Decode No	respective s STATUSS a update occi is loaded in two-cycle ir 2 2 Q2 Read literal 'k'<7:0>,	e also pu shadow i and BSR urs. Ther to PC<2 nstruction Q3 Push P stac No	registe S. If 's n, the 2 0:1>. ( n. C to k	ers, V 3' = 0 20-bi 20-bi CALI (CALI 'k'- Wri op	their NS, b, no it value ' L is a Q4 ad literal <19:8>, te to PC No veration
Cycles: Q Cycle Activity: Q1 Decode No operation Example: Before Instruct	respective s STATUSS a update occi is loaded in two-cycle ir 2 2 Q2 Read literal 'k'<7:0>, No operation HERE tion	e also pu shadow i and BSR urs. Ther to PC<2 nstruction Q3 Push P stac No operat	register S. If 's I, the 2 0:1>. ( I) C to k THEF	ers, V 3' = 0 20-bi 20-bi CALI (CALI 'k'- Wri op	their NS, b, no it value ' L is a Q4 ad literal <19:8>, te to PC No veration
Cycles: Q Cycle Activity: Q1 Decode No operation Example:	respective s STATUSS a update occi is loaded in two-cycle in 2 2 Q2 Read literal 'k'<7:0>, No operation HERE tion = address	e also pi shadow i and BSR urs. Ther to PC<2 nstruction Q3 Push P stac No operat	register S. If 's I, the 2 0:1>. ( I) C to k THEF	ers, V 3' = 0 20-bi 20-bi CALI (CALI 'k'- Wri op	their NS, b, no it value ' L is a Q4 ad literal <19:8>, te to PC No veration

CLRF	Clear f			CLR	WDT	Clear Wate	hdog Timer	
Syntax:	CLRF f{,	a}		Synt	ax:	CLRWDT		
Operands:	$0 \le f \le 255$			Oper	rands:	None		
	<b>a</b> ∈[0,1]			Oper	ration:	000h $\rightarrow$ WI	DT,	
Operation:	$\begin{array}{l} 000h \rightarrow f, \\ 1 \rightarrow Z \end{array}$					$1 \rightarrow \overline{\text{TO}},$	OT postscaler	,
Status Affected:	Z					$1 \rightarrow PD$		
Encoding:	0110	101a ffi	f ffff		is Affected:	TO, PD		
Description:	Clears the	contents of the	specified	Enco	oding:	0000	0000 00	000 0100
	register.			Desc	cription:		struction reset	
		he Access Bar he BSR is use					e WDT. Statu	resets the post- s bits, TO and
	lf 'a' is '0' a	nd the extende	ed instruction	Word	ds:	1		
		ed, this instruc	•	Cycl	es:	1		
		Literal Offset A never f ≤ 95 (5I	•	QC	ycle Activity:			
		.2.3 "Byte-Or	,		Q1	Q2	Q3	Q4
		ed Instruction set Mode" for			Decode	No operation	Process Data	No operation
Words:	1							
Cycles:	1			Exar	<u>nple:</u>	CLRWDT		
Q Cycle Activity:					Before Instruc		0	
Q1	Q2	Q3	Q4		WDT Co After Instructio		?	
Decode	Read	Process	Write		WDT Co		00h	
	register 'f'	Data	register 'f'				0	
Example:	CLRF	FLAG_REG,	1		TO PD	=	1 1	
Before Instru FLAG_F After Instructi	REG = 5A	h						
FLAG_F		h						

COMF	Compleme	ent f		CPFSEQ	Compare f	with W, Skip	if f = W
Syntax:	COMF f	{,d {,a}}		Syntax:	CPFSEQ	f {,a}	
Operands:	0 ≤ f ≤ 255			Operands:	$0 \leq f \leq 255$		
	d ∈ [0,1]				<b>a</b> ∈ [0,1]		
	<b>a</b> ∈ [0,1]			Operation:	(f) – (W),		
Operation:	$\overline{f} \rightarrow dest$				skip if (f) =	· /	
Status Affected:	N, Z					comparison)	
Encoding:	0001	11da ff:	ff fff	Status Affected:	None		
Description:		nts of register 'f		Encoding:	0110	001a ff	
Description.		nted. If 'd' is '0'		Description:		the contents of to the contents	f data memory
		/. If 'd' is '1', th				an unsigned s	
	stored back	k in register 'f'.				ien the fetched	
	lf 'a' is '0', t	the Access Bai	nk is selected.		,	and a NOP is e	
		he BSR is use	d to select the			aking this a two	
	GPR bank.				instruction.		
		and the extende					nk is selected.
		led, this instrue Literal Offset A	•		,		ed to select the
		never f $\leq$ 95 (5)			GPR bank.		
		.2.3 "Byte-Òr	,			ind the extend	
		ed Instruction				led, this instru	ction operates
	Literal Off	set Mode" for	details.			never $f \le 95$ (5	•
Words:	1					.2.3 "Byte-Or	,
Cycles:	1					d Instruction	
Q Cycle Activity:						set Mode" for	details.
Q1	Q2	Q3	Q4	Words:	1		
Decode	Read	Process	Write to	Cycles:	1(2)	aloo if alvin any	dfallowed
	register 'f'	Data	destination			cles if skip and 2-word instru	
				Q Cycle Activity:			
Example:	COMF	REG, 0, 0		Q1	Q2	Q3	Q4
Before Instruc				Decode	Read	Process	No
REG After Instructi	= 13h				register 'f'	Data	operation
REG	= 13h			If skip:			-
W	= ECh			Q1	Q2	Q3	Q4
				No operation	No operation	No operation	No operation
				If skip and followe			operation
				Q1	Q2	Q3	Q4
				No	No	No	No
				operation	operation	operation	operation
				No operation	No operation	No	No operation
				operation	operation	operation	operation
				Example:	HERE	CPFSEQ REC	G, O
					NEQUAL	:	
					EQUAL	:	
				Before Instruc PC Addr		RE	
				W	= ?	1777	
				REG After Instruction	= ?		

W; Address (EQUAL) W; Address (NEQUAL)

After Instruction If REG PC If REG PC

= = ≠

CPFSGT	Compare f with	n W, Skip if f > W	CPFSLT	Compar	e f with W, Skip	) if f < W
Syntax:	CPFSGT f {,a	}	Syntax:	CPFSLT	f {,a}	
Operands:	0 ≤ f ≤ 255 a ∈ [0 , 1]		Operands:	0 ≤ f ≤ 2 a ∈ [0,1		
Operation:	(f) – (W), skip if (f) > (W) (unsigned comp	parison)	Operation:	(f) – (W) skip if (f)	-	
Status Affected:	None		Statua Affaat	· · ·	u companson)	
Encoding:	0110 010a ffff ffff		Status Affect			
Description:	5		Encoding: Description:	•	000a ff es the contents o f' to the contents	
	contents of WRI instruction is dis executed instea two-cycle instru- lf 'a' is '0', the A	-		If the con contents instruction executed two-cycl	ng an unsigned s ntents of 'f' are le of W, then the fr on is discarded a d instead, making e instruction. ', the Access Ba	ess than the etched ind a NOP is g this a
	GPR bank.				', the BSR is use	
	set is enabled, t in Indexed Litera mode whenever Section 29.2.3	he extended instruction his instruction operates al Offset Addressing r f ≤ 95 (5Fh). See "Byte-Oriented and structions in Indexed	Words: Cycles:	t	B cycles if skip ar by a 2-word instru	
	Literal Offset N	lode" for details.	Q Cycle Ac Q		Q3	Q4
Words:	1				Process	No
Cycles:		s if skip and followed	If skip:	register 'f		operation
Q Cycle Activity:	by a 2-1	word instruction.	Q	1 Q2	Q3	Q4
Q Cycle Activity. Q1	Q2	Q3 Q4	No		No	No
Decode		rocess No	opera			operation
		Data operation		ollowed by 2-word		
lf skip:			Q		Q3	Q4
Q1	Q2	Q3 Q4	No	-	No	No
No	No	No No	opera		- ·	operation
operation		eration operation	No opera		No operation	No operation
If skip and followe	-		opera		operation	operation
Q1 No operation No	No	Q3     Q4       No     No       eration     operation       No     No	Example:	HERE NLESS LESS	CPFSLT REG : :	, 1
operation	operation op	eration operation		Instruction		
Example:	HERE CE NGREATER : GREATER :	PFSGT REG, 0		= struction REG <	Address (HERE ? W;	
Before Instruc PC W	= Addres = ?	S (HERE)	PC	C = REG ≥	Address (LESS W; Address (NLES	
After Instructio If REG PC If REG PC	> W; = Addres ≤ W;	<pre>S (GREATER) S (NGREATER)</pre>				

DAW	Decimal A	djust W Regis	ter	DECF	Decrement	f	
Syntax:	DAW			Syntax:	DECF f{,c	l {,a}}	
Operands:	None			Operands:	$0 \leq f \leq 255$		
Operation:			], then		d ∈ [0,1] a ∈ [0,1]		
	(W<3:0>) + else.	$6 \rightarrow W < 3:0>;$		Operation:	$a \in [0, 1]$ (f) – 1 $\rightarrow de$	het	
	(W<3:0>) –	→ W<3:0>;		Status Affected:	$(I) = 1 \rightarrow 00$ C, DC, N, C		
				Encoding:	0000		ff ffff
	•	> 9] or [C = 1], 6 → W<7:4>;	then	0			
	C = 1;	<b>o</b> <i>/ W</i> (1.4/ ,		Description:		register 'f'. If red in W. If 'd	
	else,	14/ 17:45				red back in re	
OL 1 A 17 1 1	(W<7:4>) –	→ VV :4					ink is selected.
Status Affected:	C				lf 'a' is '1', t GPR bank.	he BSR is use	ed to select the
Encoding:	0000	0000 000				nd the ovtone	led instruction
Description:		s the 8-bit valu om the earlier a					iction operates
	-	ach in packed				Literal Offset	•
	•	es a correct pa	icked BCD			ever f ≤ 95 (5 .2.3 "Byte-O	,
	result.						ns in Indexed
Words:	1				Literal Offs	set Mode" for	details.
Cycles:	1			Words:	1		
Q Cycle Activity:	02	02	04	Cycles:	1		
Q1 Decode	Q2 Read	Q3 Process	Q4 Write	Q Cycle Activity:			
Decode	register W	Data	W	Q1	Q2	Q3	Q4
				Decode	Read register 'f'	Process Data	Write to destination
Example 1:	DAW				Tegister T	Dala	uestination
Before Instruc W	tion = A5h			Example:	DECF	CNT, 1, 0	)
С	= 0			Before Instruc	ction		
DC After Instructio	= 0			CNT	= 01h		
W	= 05h			Z After Instructi	= 0		
C DC	= 1 = 0			CNT	= 00h		
	0			Z	= 1		
Example 2: Before Instruct	tion						
W	= CEh						
C DC	= 0 = 0						
After Instruction	0						
W	= 34h						
С	= 1 = 0						

DECFSZ	Decremen	t f, Skip if 0		DCFSNZ	Decremen	t f, Skip if Not	t <b>O</b>
Syntax:	DECFSZ	f {,d {,a}}		Syntax:	DCFSNZ	f {,d {,a}}	
Operands:	$0 \le f \le 255$			Operands:	$0 \le f \le 255$		
	d ∈ [0,1] a ∈ [0,1]				d ∈ [0,1] a ∈ [0,1]		
Operation:	$(f) - 1 \rightarrow de$	aet		Operation:	$(f) - 1 \rightarrow d$	oet	
operation.	skip if resul			Operation.	skip if resu		
Status Affected:	None			Status Affected:	None		
Encoding:	0010	11da ff	ff ffff	Encoding:	0100	11da ffi	ff ffff
Description:	decremente placed in V	ts of register ' ed. If 'd' is '0', /. If 'd' is '1', th k in register 'f'	the result is ne result is	Description:	decremente placed in V	its of register 'i ed. If 'd' is '0', V. If 'd' is '1', th k in register 'f'	the result is ne result is
	which is alr and a NOP it a two-cyc	le instruction.	is discarded stead, making		instruction discarded a	is not '0', the which is alread and a NOP is e aking it a two-o	dy fetched is xecuted
	-		nk is selected. d to select the		If 'a' is '0', t If 'a' is '1', t	he Access Bai he BSR is use	
			ed instruction		GPR bank.		
	in Indexed mode wher Section 29 Bit-Oriente	Literal Offset never f ≤ 95 (5 .2.3 "Byte-Or	Fh). See riented and hs in Indexed		set is enab in Indexed mode wher Section 29	and the extend led, this instruct Literal Offset A never $f \le 95$ (5 0.2.3 "Byte-Or ed Instruction	ction operates Addressing Fh). See <b>iented and</b>
Words:	1				Literal Off	set Mode" for	details.
Cycles:	1(2)			Words:	1		
	Note: 3 cy	/cles if skip ar a 2-word instru		Cycles:		cycles if skip an a 2-word instr	
Q Cycle Activity: Q1	Q2	Q3	Q4	Q Cycle Activity:	by		
Decode	Read	Process	Write to	Q1	Q2	Q3	Q4
Decode	register 'f'	Data	destination	Decode	Read	Process	Write to
If skip:			<u>.                                    </u>		register 'f'	Data	destination
Q1	Q2	Q3	Q4	If skip:			
No	No	No	No	Q1	Q2	Q3	Q4
operation	operation	operation	operation	No operation	No operation	No operation	No operation
If skip and followe Q1	a by ∠-wora in Q2	Q3	Q4	If skip and followe			operation
No	No	No	No	Q1	Q2	Q3	Q4
operation	operation	operation	operation	No	No	No	No
No	No	No	No	operation	operation	operation	operation
operation	operation	operation	operation	No	No	No	No
Example:	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP	operation		OPERATION	operation
					NZERO	:	
Before Instruc		S (HERE)		Before Instru	ction		
Before Instruc PC				TEMP	=	?	
PC After Instructi							
PC After Instructi CNT	= CNT -	1		After Instructi			
PC After Instructi CNT If CNT PC	= CNT – = 0; = Address	1 s (continue	Ε)	TEMP If TEMP	=	TEMP – 1, 0;	
PC After Instructi CNT If CNT PC If CNT	= CNT - 7 = 0; = Address ≠ 0;		,	TEMP	= = =		ZERO)

GOTO	Unconditio	onal Brai	nch	
Syntax:	GOTO k			
Operands:	$0 \le k \le 104$	8575		
Operation:	$k \rightarrow PC<20$	0:1>		
Status Affected:	None			
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>)	1110 1111	1111 k <sub>19</sub> kkk	k <sub>7</sub> kkk kkkk	kkkk <sub>0</sub> kkkk <sub>8</sub>
Description: GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.				
Words:	2			
Cycles:	2			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'<7:0>,	No operat	ion 'k	ad literal '<19:8>, ite to PC
No operation	No operation	No operat	ion o	No peration
Example: After Instructio PC =		RE 'HERE )		

INCF	Increment	f		
Syntax:	INCF f{,	d {,a}}		
Operands:	0 ≤ f ≤ 255 d ∈ [0 , 1]			
	<b>a</b> ∈ [0,1]			
Operation:	(f) + 1 $\rightarrow$ d	est		
Status Affected:	C, DC, N,	OV, Z		
Encoding:	0010	10da	ffff	ffff
Description:	The conter incremente placed in V placed bac	ed. If 'd' is V. If 'd' is	'0', the '1', the	result is
	,	the BSR i		is selected. to select the
	set is enab in Indexed mode when Section 29	led, this in Literal Of never f ≤ 9 0.2.3 "Byt ed Instru	nstruction fset Ad 95 (5Fh te-Orien ctions	). See nted and in Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Data		Write to destination
Example:	INCF	CNT,	1, 0	
Before Instruc CNT Z C DC	tion = FFh = 0 = ? = ?			

INCFSZ	Increment	f, Skip if 0		INFSNZ	li	ncrement	f, Skip if Not	0
Syntax:	INCFSZ f	{,d {,a}}		Syntax:		NFSNZ f	{,d {,a}}	
Operands:	$0 \le f \le 255$			Operands:		$\leq f \leq 255$		
	$d \in [0, 1]$					∈[0,1] ∈[0,1]		
	a ∈ [0,1]			Operation:		f) + 1 $\rightarrow$ de	est.	
Operation:	(f) + 1 $\rightarrow$ de skip if resul			oporation	•	kip if resul		
Status Affected:	None			Status Affected:	Ν	lone		
Encoding:	0011	11da ff	ff ffff	Encoding:		0100	10da ff	ff ffff
Description:		ts of register "		Description:			ts of register '	
Description.		d. If 'd' is '0', t					d. If 'd' is '0', t /. If 'd' is '1', tl	
	•	/. If 'd' is '1', th					k in register 'f'	
	•	k in register 'f'					is not '0', the	
		is '0', the nex					which is alrea	
		eady fetched i s executed in:	s discarded stead, making				and a NOP is e	
		le instruction.				istead, ma	aking it a two-o	cycle
	lf 'a' is '0', t	he Access Ba	nk is selected.				he Access Ba	nk is selected
	,	he BSR is use	d to select the					ed to select the
	GPR bank.				C	SPR bank.		
		nd the extend	ed instruction ction operates					ed instruction
		Literal Offset A	•				led, this instru Literal Offset /	ction operates
		ever f $\leq$ 95 (5	,				never $f \le 95$ (5	•
		.2.3 "Byte-Or					.2.3 "Byte-O	
		ed Instruction set Mode" for					ed Instructior set Mode" for	ns in Indexed
Words:	1			Words:	1			uetalis.
Cycles:	1(2)			Cycles:		(2)		
-,	. ,	ycles if skip a	nd followed	Cycles.		• •	cles if skip ar	nd followed
	by	a 2-word instr	ruction.			by a	a 2-word instru	uction.
Q Cycle Activity:				Q Cycle Activit	y:			
Q1	Q2	Q3	Q4	Q1		Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination	Decode		Read gister 'f'	Process Data	Write to destination
lf skip:	register i	Dulu	destinution	If skip:		gister i	Data	destination
Q1	Q2	Q3	Q4	Q1		Q2	Q3	Q4
No	No	No	No	No		No	No	No
operation	operation	operation	operation	operation		peration	operation	operation
If skip and follow	•		<u>.</u>	If skip and follo	wed by			
Q1 No	Q2	Q3	Q4	Q1		Q2	Q3	Q4
operation	No operation	No operation	No operation	No operation		No peration	No operation	No operation
No	No	No	No	No		No	No	No
operation	operation	operation	operation	operation	n op	peration	operation	operation
Evennelav				Evenneley	-			~ 1 0
Example:		INCFSZ CN	VT, 1, 0	Example:		ERE	INFSNZ RE	G, 1, O
	ZERO	:			N	ZERO		
Before Instru				Before Ins		م ما ما مـ -		
PC After Instruct		(HERE)		PC After Instru	= uction	Addres	<b>3</b> (HERE)	
CNT	= CNT + <sup>-</sup>	1		REG	=	REG +	1	
IF CNT PC	= 0;			If RE PC	G ≠ =	0; Address	S (NZERO)	
FU	- Auuress	(ZERO)						
If CNT PC	≠ 0; = Address	(NZERO)		If RE PC	G = =	0;	S (ZERO)	

IORL	w	Inclusive OR Literal with W						
Synta	ax:	IORLW k						
Oper	ands:	$0 \le k \le 25$	5					
Oper	ation:	(W) .OR. I	$v \to W$					
Statu	s Affected:	N, Z						
Enco	ding:	0000	1001	kkkk	kkkk			
Desc	ription:	The conte 8-bit litera in W.						
Word	ls:	1	1					
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	3	Q4			
	Decode	Read literal 'k'	Proce Data		Write to W			
Exan		IORLW	35h					
Before Instruction								

9Ah

BFh

=

=

Syntax:	IORWF f	{,d {,a}}					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	d ∈ [0,1]					
Operation:	(W) .OR. (f)	$\rightarrow$ dest					
Status Affected:	N, Z						
Encoding:	0001	00da	ffff	ffff			
Description:	Inclusive O '0', the resu the result is	ılt is place	ed in W. I	f 'd' is '1',			
	lf 'a' is '0', t If 'a' is '1', t GPR bank.						
	If 'a' is '0' a set is enabl in Indexed mode wher Section 29 Bit-Oriente Literal Offs	ed, this in Literal Off never f ≤ 9 .2.3 "Byte ed Instruc	nstruction set Addre 05 (5Fh). e-Oriente ctions in	operates essing See ed and Indexed			
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read	Proces		Vrite to			
	register 'f'	Data	de	stination			
Example:	IORWF RI	ESULT, (	0, 1				

Inclusive OR W with f

ample:	IO	RWF
Before Instruct RESULT W	tion = =	13h 91h
After Instructio	n	
RESULT W	= =	13h 93h

IORWF

-

W

After Instruction W

LFSF	र	Load FSR			
Synta	ax:	LFSR f, k			
Oper	ands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 408 \end{array}$	95		
Oper	ation:	$k\toFSRf$			
Statu	s Affected:	None			
Enco	ding:	1110 1111	1110 0000	00ff k <sub>7</sub> kkk	k <sub>11</sub> kkk kkkk
Desc	ription:	The 12-bit file select i			
Word	ls:	2			
Cycle	es:	2			
QC	ycle Activity:				
	Q1	Q2	Q3		Q4
	Decode	Read literal 'k' MSB	Proce Data	a li	Write iteral 'k' MSB to FSRfH
	Decode	Read literal	Proce		rite literal
		ʻk' LSB	Data	a 'k'	to FSRfL
<u>Exan</u>		LFSR 2,	3ABh		
	After Instruction FSR2H FSR2L	= 03	3h Bh		

MOVF	Move f					
Syntax:	MOVF f{	d {,a}}				
Operands:	$0 \leq f \leq 255$					
	d ∈ [0,1]					
	<b>a</b> ∈ [0,1]					
Operation:	$f \rightarrow dest$					
Status Affected:	N, Z					
Encoding:	0101	00da	ffff	ffff		
Description:	a destinatio status of 'd' placed in W placed back can be any	The contents of register 'f' are move a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f'. Location can be anywhere in the 256-byte bank.				
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.				
	If 'a' is '0' a set is enabl in Indexed I mode when Section 29 Bit-Oriente Literal Offs	ed, this in Literal Of lever f ≤ 9 .2.3 "Byt ed Instrue	nstruction fset Addre 95 (5Fh). <b>e-Oriente</b> ctions in	operates essing See ed and Indexed		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read	Proce		Write		
	register 'f'	Data	1	W		
Example:	MOVF RI	EG, 0,	0			
Before Instruc						
REG W	= 22 = FF					
After Instruction	n					
REG W	= 22 = 22					

моу	FF	Move f to t	F				
Synta	ax:	MOVFF fg	s,f <sub>d</sub>				
Oper	ands:	$\begin{array}{l} 0 \leq f_s \leq 409 \\ 0 \leq f_d \leq 409 \end{array}$					
Oper	ation:	$(f_s) \to f_d$					
Statu	s Affected:	None					
	ding: ord (source) word (destin.)	1100 1111	ffff ffff	fff fff	5		
Desc	ription:	moved to d	lestination source 'f byte dat location	n regis <sup>f</sup> s' can a spac of dest	be anywhere ce (000h to tination 'f <sub>d</sub> '		
			Either source or destination can be W (a useful special situation).				
		transferring peripheral	MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).				
		PCL, TOSI	The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register				
Word	ls:	2					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	1	Q4		
	Decode	Read register 'f' (src)	Proce Data		No operation		
	Decode	No operation No dummy read	No operat	ion	Write register 'f' (dest)		
Exan	nple:	MOVFF	REG1, F	EG2			
	Before Instruc REG1 REG2		h				
	After Instructic REG1 REG2	on = 33 = 33					

Move Literal to Low Nibble in BSR					
MOVLB k					
$0 \le k \le 255$	i				
$k \to BSR$	$k \rightarrow BSR$				
None					
0000	0001	kkk	k	kkkk	
The 8-bit literal 'k' is loaded into the Bank Select Register (BSR). The va of BSR<7:4> always remains '0' regardless of the value of k <sub>7</sub> :k <sub>4</sub> .				he value 0'	
1					
1					
Q2	Q3			Q4	
Read literal 'k'				e literal to BSR	
	5				
	$\begin{array}{c} \text{MOVLB}  \text{k} \\ 0 \leq \text{k} \leq 255 \\ \text{k} \rightarrow \text{BSR} \\ \hline \text{None} \\ \hline 0000 \\ \hline \text{The 8-bit lift} \\ \text{Bank Select} \\ \text{of BSR} < 7:2 \\ \text{regardless} \\ 1 \\ 1 \\ \hline \\ Q2 \\ \hline \\ \text{Read} \end{array}$	MOVLBk $0 \le k \le 255$ $k \rightarrow BSR$ None00000001The 8-bit literal 'k' isBank Select Registerof BSR<7:4> alwaysregardless of the value11Q2Q3ReadProce	MOVLBk $0 \le k \le 255$ $k \rightarrow BSR$ None00000001kkkThe 8-bit literal 'k' is loadeBank Select Register (BSIof BSR<7:4> always remareregardless of the value of11Q2Q3ReadProcess	MOVLBk $0 \le k \le 255$ $k \rightarrow BSR$ None00000001kkkkThe 8-bit literal 'k' is loaded international transformation of BSR<7:4> always remains 'n regardless of the value of $k_7:k_4$ 11Q2Q3ReadProcessWrite	

Before Instruction BSR Register = 02h After Instruction BSR Register = 05h

ΜΟν	'LW	Move Lite	Move Literal to W				
Synta	ax:	MOVLW	MOVLW k				
Oper	ands:	$0 \le k \le 25$	$0 \le k \le 255$				
Oper	ation:	$k\toW$	$k \rightarrow W$				
Statu	s Affected:	None					
Enco	oding:	0000	1110	kkk	k	kkkk	
Desc	cription: The 8-bit literal 'k' is loaded into V				to W.		
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	3		Q4	
	Decode	Read literal 'k'	Proce Data		W	/rite to W	
<u>Exan</u>	nple:	MOVLW	5Ah				
	After Instructic W	n = 5Ah					

мον	WF	Move W to	o f			
Synta	ax:	MOVWF	f {,a}			
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0 , 1]				
Oper	ation:	$(W)\tof$				
Statu	s Affected:	None				
Enco	ding:	0110	111a	ffff	ffff	
Desc	ription:	Location 'f'	Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank.			
		If 'a' is '0', f If 'a' is '1', f GPR bank	the BSR is			
		set is enab in Indexed mode when Section 29 Bit-Oriente	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proces Data		Write gister 'f'	
<u>Exan</u>	nple:	MOVWF	REG, 0			
	Before Instruc	tion				
	W REG	= 4Fh = FFh				

4Fh 4Fh

=

After Instruction

W REG

MULLW	Multiply L	iteral with W		MULWF	Multiply W w	vith f	
Syntax:	MULLW	k		Syntax:	MULWF f{	,a}	
Operands:	$0 \le k \le 255$	5		Operands:	$0 \leq f \leq 255$		
Operation:	(W) x k $\rightarrow$	PRODH:PRO	DL		<b>a</b> ∈ [0,1]		
Status Affected:	None			Operation:	(W) x (f) $\rightarrow$ P	RODH:PROD	L
Encoding:	0000	1101 kk	kk kkkk	Status Affected:	None		
Description:	An unsiane	ed multiplication	on is carried	Encoding:	0000	001a fff	ff ffff
	out betwee 8-bit literal placed in t	out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in the PRODH:PRODL register pair. PRODH contains the high byte.		Description:	An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result stored in the PRODH:PRODL register		
	W is uncha	anged.			pair. PRODH W and 'f' are		nigh byte. Both
		e Status flags			None of the S	0	e affected.
	possible in		w nor Carry is . A Zero result ted.		Note that neit possible in the possible but r	is operation. A	nor Carry is A Zero result is
Words:	1				If 'a' is '0' the	Access Bank	is selected. If
Cycles: Q Cycle Activity:	1				'a' is '1', the E GPR bank.		
Q1	Q2	Q3	Q4		If 'a' is '0' and	the extended	instruction set
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL		is enabled, th Indexed Litera whenever f ≤ Section 29.2. Bit-Oriented Literal Offset	al Offset Addr 95 (5Fh). See .3 "Byte-Orie Instructions	essing mode nted and in Indexed
Example:	MULLW	0C4h		Words:	1		
Before Instruct W	tion = E2	0h		Cycles:	1		
PRODH	= ?	211		Q Cycle Activity			
PRODL After Instructio	= ?			Q1	Q2	Q3	Q4
PRODH PRODL	= E2	Dh		Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL
				Example:	MULWF	REG, 1	

 $\begin{array}{rcl} \mbox{mple:} & \mbox{MULWF} & \mbox{Red} \\ \mbox{Before Instruction} \\ W & = & C4h \\ \mbox{REG} & = & B5h \\ \mbox{PRODH} & = & ? \\ \mbox{PRODL} & = & ? \\ \mbox{After Instruction} \\ W & = & C4h \\ \mbox{REG} & = & B5h \\ \mbox{PRODH} & = & 8Ah \\ \mbox{PRODH} & = & 94h \\ \end{array}$ 

NEGF	Negate f					
Syntax:	NEGF f	{,a}				
Operands:	0 ≤ f ≤ 255 a ∈ [0 , 1]					
Operation:	$(\overline{f}) + 1 \rightarrow f$					
Status Affected:	N, OV, C,	DC, Z				
Encoding:	0110 110a ffff ffff					
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'.					
	lf 'a' is '0', lf 'a' is '1', GPR bank	the BSR i				
	If 'a' is '0' set is enal in Indexed mode whe Section 2 Bit-Orient Literal Of	bled, this i Literal O never f ≤ 9.2.3 "By red Instru	nstruction ffset Addre 95 (5Fh). te-Oriente ictions in	operates essing See ed and Indexed		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Before Instru	ction			
REG	=	0011	1010	[3Ah]
After Instructi	on			
REG	=	1100	0110	[C6h]

NOP		No Operat	tion				
Synta	ax:	NOP					
Oper	ands:	None	None				
Oper	ation:	No operati	No operation				
Statu	s Affected:	None					
Enco	ding:	0000 1111	0000 xxxx			0000 xxxx	
Desc	ription:	No operati	on.				
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q	3		Q4	
	Decode	No operation		No operation		No eration	

Example:

None.

POP		Рор Тор о	f Return	Stack	I			
Synta	IX:	POP						
Opera	ands:	None						
Opera	ation:	$(TOS) \rightarrow b$	$(TOS) \rightarrow bit bucket$					
Status	s Affected:	None						
Enco	ding:	0000	0000	000	0	0110		
Desci	ription:	The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.						
Word	s:	1						
Cycle	S:	1						
QCy	cle Activity:							
	Q1	Q2	Q	3		Q4		
	Decode	No operation	POP T valu	••	оре	No eration		
Exam	iple:	POP GOTO	NEW					
Before Instruction TOS Stack (1 level d				)031A2 )14332				
,	After Instructic TOS PC	on		)14332 NEW	2h			

PUSH	I	Push Top o	op of Return Stack				
Synta:	x:	PUSH					
Opera	inds:	None	None				
Opera	ation:	$(PC + 2) \rightarrow$	TOS				
Status	Affected:	None					
Encoc	ling:	0000	0000	000	0	0101	
Descr	ואיטוו.	The PC + 2 the return s value is pus This instruc software sta then pushin	tack. hed d tion a ack by	The prev lown on t llows imp modifyir	ious the s blem ng T	TOS stack. enting a OS and	
Words	S:	1					
Cycles	s:	1					
Q Cy	cle Activity:						
-	Q1	Q2		Q3		Q4	
	Decode	PUSH PC + 2 onto	No operation		ор	No eration	
		return stack					
Exam	ple:	PUSH					
	<u>ple:</u> Before Instruc TOS PC	PUSH	=	345Ah 0124h			

RCA	LL	Relative C	all				
Synta	ax:	RCALL n	RCALL n				
Oper	ands:	-1024 ≤ n ≤	≤ 1023				
Oper	ation:	· · ·	$(PC) + 2 \rightarrow TOS,$ (PC) + 2 + 2n $\rightarrow$ PC				
Statu	s Affected:	None					
Enco	ding:	1101	1nnn	nnn	n nnnn		
Desc	ription:	from the cu address (P stack. Then number '2r have increa instruction, PC + 2 + 2	Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.				
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read literal 'n'	Proce Data		Write to PC		
		PUSH PC to stack					
	No	No	No	T	No		

operation

RES	ET	Reset				
Synta	ax:	RESET				
Oper	ands:	None				
Oper	ation:		Reset all registers and flags that are affected by a MCLR Reset.			
Statu	is Affected:	All				
Enco	oding:	0000	0000	111	.1	1111
Desc	cription:	This instrue				
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Start	No			No
		reset	operat	ion	ор	eration

Example:

•	Instri	iction	

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

RESET

Example: HERE RCALL Jump

operation

operation

Before Instruction

operation

PC = Address (HERE) After Instruction PC = TOS= Address (Jump) Address (HERE + 2)

RET	RETFIE Return from Interrupt				
Synt	ax:	RETFIE {s	\$}		
Oper	ands:	s ∈ [0,1]			
Oper	ation:	if s = 1, (WS) $\rightarrow$ W, (STATUSS) (BSRS) $\rightarrow$	$\stackrel{\text{IEH or PEIE/G}}{\to} \text{STATUS},$		
Statu	is Affected:	GIE/GIEH,	PEIE/GIEL.		
Enco	oding:	0000	0000 00	01 000s	
Desc	Description: Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low-priority Global Interrupt Enable bit. If 's' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers W, STATUS and BSR. If 's' = 0, no update of these registers occurs.				
Word	ds:	1	,		
Cycle		2			
	ycle Activity:				
	Q1	Q2	Q3	Q4	
	Decode	No operation	No operation	POP PC from stack Set GIEH or GIEL	
	No	No	No	No	
	operation	operation	operation	operation	
Exar	After Interrupt PC W BSR STATUS	RETFIE :	= TOS = WS = BSRS = STATU = 1		

RETLW		Return Lite	eral to W				
Synt	ax:	RETLW k	RETLW k				
Ope	rands:	$0 \le k \le 255$	$0 \leq k \leq 255$				
Ope	ration:		$k \rightarrow W$ , (TOS) $\rightarrow$ PC, PCLATU, PCLATH are unchanged				
Statu	us Affected:	None					
Enco	oding:	0000	1100	kkk	k kkkk		
Desc	cription:	W is loaded Program Co of the stack high addres unchanged	ounter is (the retu ss latch (l	loadeo irn ado	d from the to dress). The		
Word	ds:	1					
Cycl	es:	2					
QC	cycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Proce Data		POP PC from stack write to W		
	No	No	No		No		
	operation	operation	operat	ion	operation		
<u>Exar</u>	nple: CALL TABLE	; W conta:		le			
		; offset v ; W now ha ; table va	as				
::	:	; W now ha	as				
TABI		; W now ha	as alue set				

Before	Instruction

W	=	07h
After Instruc	tion	
W	=	value of kn

RETURN Return from Subroutine						
Synta	ax:	RETURN {s}				
Oper	ands:	$s \in [0,1]$				
Oper	ation:	$(TOS) \rightarrow PC;$ if s = 1, $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged				
Statu	s Affected:	None				
Enco	ding:	0000	0000	0001	001s	
Description: Return from subroutine. The stack popped and the top of the stack (T is loaded into the Program Counte 's'= 1, the contents of the shadow registers WS, STATUSS and BSRS loaded into their corresponding registers W, STATUS and BSR. If 's' = 0, no update of these register occurs.				ack (TOS) punter. If adow BSRS are ng iR. If		
Word	ls:	1				
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	No operation	Proce Data		POP PC om stack	
	No operation	No operation	No operat		No peration	
Exan	nple:	RETURN				

After Instruction: PC = TOS

RLCF	Rotate Lef		, in our y		
Syntax:	RLCF f	{,d {,a}}			
Operands:	$0 \le f \le 255$				
	d ∈ [0,1] a ∈ [0,1]				
Operation:	$(f < n >) \rightarrow d$	est <n +="" 13<="" td=""><td>&gt;</td><td></td></n>	>		
	$(f<7>) \rightarrow C,$				
	$(C) \rightarrow dest<0>$				
Status Affected:	C, N, Z				
Encoding:	0011 01da ffff ffff				
Description:		he left thro	ough the is placed		
	If 'a' is '0', f If 'a' is '1', f GPR bank.	the BSR is			
	lf 'a' is '0' a	ind the ex	tended i	nstruction	
	If 'a' is '0' a set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Off	led, this ir Literal Off never f ≤ 9 0.2.3 "Byt ed Instructions set Mode	nstruction fset Addu 05 (5Fh). te-Orient ctions in	n operates ressing See ed and Indexed	
	set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Off	led, this ir Literal Off never f ≤ 9 0.2.3 "Byt ed Instructions set Mode	nstruction fset Addu 25 (5Fh). ctions in " for deta	n operates ressing See ed and Indexed	
Words:	set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Off	led, this ir Literal Off never f ≤ 9 0.2.3 "Byt ed Instructions set Mode	nstruction fset Addu 25 (5Fh). ctions in " for deta	n operates ressing See ed and Indexed	
Words: Cycles:	set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Off	led, this ir Literal Off never f ≤ 9 0.2.3 "Byt ed Instructions set Mode	nstruction fset Addu 25 (5Fh). ctions in " for deta	n operates ressing See ed and Indexed	
	set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Off	led, this ir Literal Off never f ≤ 9 0.2.3 "Byt ed Instructions set Mode	nstruction fset Addu 25 (5Fh). ctions in " for deta	n operates ressing See ed and Indexed	
Cycles: Q Cycle Activity: Q1	set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Off 1 1 2 2 2	led, this ir Literal Off never f ≤ § 2.3 "Byt ed Instruc set Mode d Instruct re Q3	nstruction fset Addi 25 (5Fh). <b>e-Orient</b> <b>ctions in</b> " for det egister f	n operates ressing See and a Indexed ails.	
Cycles: Q Cycle Activity:	set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Off 1	led, this ir Literal Off never f ≤ 9 2.3 "Byt ed Instruc set Mode	astruction fset Addi 25 (5Fh). e-Orient ctions in " for det egister f	n operates ressing See and and a Indexed ails.	
Cycles: Q Cycle Activity: Q1	set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Off 1 1 1 Q2 Read	led, this ir Literal Off never f ≤ 9 2.3 "Byt ed Instruct set Mode 	astruction fset Addi 25 (5Fh). e-Orient ctions in " for det egister f	A operates ressing See and a Indexed ails.	
Cycles: Q Cycle Activity: Q1	set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Off 1 1 1 Q2 Read	led, this ir Literal Off never f ≤ S 2.3 "Byt ed Instruc set Mode	astruction fset Addi 25 (5Fh). e-Orient ctions in " for det egister f	Q4 Write to lestination	
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct	set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Off C 1 1 1 2 Q2 Read register 'f' RLCF	led, this ir Literal Off never f ≤ 9 2.3 "Byt ed Instruction set Mode def Instruction set Mode def Instruction set Mode def Instruction REG	astruction fset Addi 25 (5Fh). e-Orient ctions in " for deta egister f 3 ess a d	Q4 Write to lestination	
Cycles: Q Cycle Activity: Q1 Decode Example:	set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Off C 1 1 1 2 Q2 Read register 'f' RLCF	led, this ir Literal Off never f ≤ S 2.3 "Byt ed Instruc set Mode	astruction fset Addi 25 (5Fh). e-Orient ctions in " for deta egister f 3 ess a d	Q4 Write to lestination	
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C After Instruction	set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Officient 1 1 2 Read register 'f' RLCF ction = 1110 = 0	led, this ir Literal Off never f ≤ 9 2.3 "Byt ed Instruc set Mode d Instruc set Mode Proce Dat REG 0110	astruction fset Addi 25 (5Fh). e-Orient ctions in " for deta egister f 3 ess a d	Q4 Write to lestination	
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C	set is enab in Indexed mode wher Section 29 Bit-Oriente Literal Offi C 1 1 1 2 Q2 Read register 'f' RLCF ction = 1110 = 0	led, this ir Literal Off never f ≤ 9 2.3 "Byt ed Instruc set Mode d Instruc set Mode Proce Dat REG 0110	astruction fset Addi 25 (5Fh). e-Orient ctions in " for deta egister f 3 ess a d	Q4 Write to lestination	

	Rotate Let	it f (No Carry)	
Syntax:	RLNCF	f {,d {,a}}	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]		
Operation:	$(f \le n >) \rightarrow d$ $(f \le 7 >) \rightarrow d$	est <n +="" 1="">, est&lt;0&gt;</n>	
Status Affected:	N, Z		
Encoding:	0100	01da ff	ff ffff
Description:	one bit to t is placed ir	nts of register he left. If 'd' is n W. If 'd' is '1 k in register 'f'	'0', the result ', the result is
	,	he BSR is use	nk is selected. ed to select the
	in Indexed	Literal Offset	ction operates Addressing
	Section 29 Bit-Orient	never f ≤ 95 (5 9.2.3 "Byte-O ed Instruction set Mode" for	riented and ns in Indexed
	Section 29 Bit-Orient	9.2.3 "Byte-O ed Instruction	riented and ns in Indexed r details.
Words:	Section 29 Bit-Orient Literal Off	9.2.3 "Byte-O ed Instruction set Mode" for	riented and ns in Indexed r details.
Words:	Section 29 Bit-Orient Literal Off	9.2.3 "Byte-O ed Instruction set Mode" for	riented and ns in Indexed r details.
Cycles:	Section 29 Bit-Orient Literal Off	9.2.3 "Byte-O ed Instruction set Mode" for	riented and ns in Indexed r details.
	Section 29 Bit-Orient Literal Off	9.2.3 "Byte-O ed Instruction set Mode" for	riented and ns in Indexed r details.
Cycles: Q Cycle Activity:	Section 25 Bit-Orient Literal Off 1 1	0.2.3 "Byte-O ed Instruction set Mode" for register	riented and ns in Indexed details.
Cycles: Q Cycle Activity: Q1 Decode	Section 25 Bit-Orient Literal Off 1 1 2 Q2 Read	Q3 Process Data	Q4 Write to destination
Cycles: Q Cycle Activity: Q1 Decode Example:	Section 25 Bit-Orient Literal Off 1 1 1 2 Read register 'f' RLNCF	0.2.3 "Byte-O ed Instruction set Mode" for register Q3 Process	Q4 Write to destination
Cycles: Q Cycle Activity: Q1 Decode	Section 25 Bit-Orient Literal Off 1 1 1 2 Read register 'f' RLNCF tion = 1010 1	Q3 Q3 REG, 1,	Q4 Write to destination

RRCF	Rotate Rig			
Syntax:	RRCF f{	,d {,a}}		
Operands:	$0 \leq f \leq 255$			
	$d \in [0, 1]$			
<b>a</b> "	<b>a</b> ∈[0,1]			
Operation:	$(f < n >) \rightarrow d$ $(f < 0 >) \rightarrow C$ $(C) \rightarrow dest$	;,	>,	
Status Affected:	C, N, Z			
Encoding:	0011	00da	ffff	ffff
Description:	The conter one bit to t flag. If 'd' is If 'd' is '1', register 'f'.	he right th '0', the re	rough the sult is pla	e Carry aced in V
	If 'a' is '0', ' If 'a' is '1', ' GPR bank.	he BSR is		
	lf 'a' is '0' a set is enab	led, this in	nstruction	operate
		led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruc	nstruction fset Addro 95 (5Fh). e-Oriento ctions in	operate essing See ed and Indexee
	set is enab in Indexed mode when Section 29 Bit-Oriente	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruct set Mode	nstruction fset Addro 95 (5Fh). e-Oriento ctions in	operate essing See ed and Indexee
Words:	set is enab in Indexed mode when Section 29 Bit-Oriente	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruct set Mode	nstruction fset Addro 5 (5Fh). e-Oriento ctions in " for deta	operate essing See ed and Indexee
Words: Cvcles:	set is enab in Indexed mode when Section 25 Bit-Oriente Literal Off	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruct set Mode	nstruction fset Addro 5 (5Fh). e-Oriento ctions in " for deta	operate essing See ed and Indexee
Cycles:	set is enab in Indexed mode when Section 29 Bit-Oriente Literal Off	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruct set Mode	nstruction fset Addro 5 (5Fh). e-Oriento ctions in " for deta	operate essing See ed and Indexee
Cycles: Q Cycle Activity:	set is enab in Indexed mode when Section 25 Bit-Oriente Literal Off C 1	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruct set Mode ret	nstruction fset Addro 5 (5Fh). e-Oriento ctions in " for deta	operate essing See ed and Indexee
Cycles:	set is enab in Indexed mode when Section 29 Bit-Oriente Literal Off	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruct set Mode	nstruction fset Addro 05 (5Fh). e-Oriento ctions in " for deta gister f	operate essing See ed and Indexed ails.
Cycles: Q Cycle Activity: Q1	set is enab in Indexed mode when Section 25 Bit-Oriente Literal Off 1 1 2 2	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruct set Mode req req	nstruction fset Addro 05 (5Fh). e-Oriento ctions in " for deta gister f	operate essing See ed and Indexed ails. Q4 Vrite to
Cycles: Q Cycle Activity: Q1 Decode	set is enab in Indexed mode when Section 25 Bit-Oriente Literal Off C 1 1 1 Q2 Read register 'f'	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruct set Mode req req Q3 Proces Data	nstruction fset Addro 05 (5Fh). e-Oriento ctions in " for deta gister f gister f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	operate essing See ed and Indexed ails.
Cycles: Q Cycle Activity: Q1 Decode Example:	set is enab in Indexed mode when Section 25 Bit-Oriente Literal Off C 1 1 1 Q2 Read register 'f'	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruct set Mode reg reg Q3 Proces	nstruction fset Addro 05 (5Fh). e-Oriento ctions in " for deta gister f gister f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	operate essing See ed and Indexed ails. Q4 Vrite to
Cycles: Q Cycle Activity: Q1 Decode	set is enab in Indexed mode when Section 25 Bit-Oriente Literal Off C 1 1 1 Q2 Read register 'f'	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruct set Mode req Q3 Proces Data REG,	nstruction fset Addro 05 (5Fh). e-Oriento ctions in " for deta gister f gister f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	operate essing See ed and Indexed ails. Q4 Vrite to
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C	set is enab in Indexed mode when Section 29 Bit-Oriente Literal Off C 1 1 1 2 Read register 'f' RRCF ttion = 1110 = 0	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruct set Mode req Q3 Proces Data REG,	nstruction fset Addro 05 (5Fh). e-Oriento ctions in " for deta gister f gister f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	operate essing See ed and Indexed ails. Q4 Vrite to
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C After Instruction	set is enab in Indexed mode when Section 25 Bit-Oriente Literal Off C 1 1 1 Q2 Read register 'f' RRCF etion = 1110 = 0	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruction set Mode" → reg Q3 Process Data REG, 0110	nstruction fset Addro 05 (5Fh). e-Oriento ctions in " for deta gister f gister f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	operate essing See ed and Indexed ails. Q4 Vrite to
Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct REG C	set is enab in Indexed mode when Section 29 Bit-Oriente Literal Off C 1 1 1 2 Read register 'f' RRCF ttion = 1110 = 0	led, this in Literal Off never f ≤ 9 0.2.3 "Byte ed Instruction set Mode reg Q3 Proces Data REG, 0110	nstruction fset Addro 05 (5Fh). e-Oriento ctions in " for deta gister f gister f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	operate essing See ed and Indexed ails. Q4 Vrite to

Rotate Ri	ght f (No Carry	')
RRNCF	f {,d {,a}}	
$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$	5	
N, Z		
0100	00da ff:	ff ffff
one bit to is placed i	the right. If 'd' is n W. If 'd' is '1',	'0', the result the result is
selected, o is '1', then	overriding the B the bank will b	SR value. If 'a'
set is enal in Indexec mode whe Section 2 Bit-Orient	bled, this instruct Literal Offset A enever f ≤ 95 (51 9.2.3 "Byte-Or ted Instruction	ction operates Addressing Fh). See iented and s in Indexed
	► register	f
1		
1		
Q2	Q3	Q4
Read register 'f'	Process Data	Write to destination
RRNCF tion = 1101 n		
RRNCF	REG, 0, 0	
= ? = 1101 n = 1110	1011	
	RRNCF $0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ $(a \in [0, 1]$ $(a \in [0, 1])$ $(f < 0 >) \rightarrow 0$ N, Z0100The conteone bit to fis placed baaIf 'a' is '0',selected, cis '1', thenper the BSIf 'a' is '0',set is enalin Indexedmode wheSection 2Bit-OrientLiteral Off11Q2Readregister 'f'RRNCFtion=1101n=1101n=1101n=1101n=1101	$0 \le f \le 255$ $d \in [0, 1]$ $a \in [0, 1]$ $(f) \rightarrow dest, (f<0>) \rightarrow dest<7>$ N, Z $\boxed{0100  00da  ffi}$ The contents of register 'f one bit to the right. If 'd' is is placed in W. If 'd' is '1', placed back in register 'f'. If 'a' is '0', the Access Barselected, overriding the BS is '1', then the bank will b per the BSR value. If 'a' is '0' and the extended set is enabled, this instruct in Indexed Literal Offset A mode whenever f ≤ 95 (5I Section 29.2.3 "Byte-Ori Bit-Oriented Instruction Literal Offset Mode" for $\boxed{Pocess}$ register 'f' Data RRNCF REG, 1, 0 tion $= 1101 \ 0111$ RRNCF REG, 1, 0 tion $= ?$ $= 1101 \ 0111$ n $= 1110 \ 1011$

SETF	Set f			
Syntax:	SETF f{,a	a}		
Operands:	$0 \leq f \leq 255$			
	<b>a</b> ∈[0,1]			
Operation:	$FFh\tof$			
Status Affected:	None			
Encoding:	0110	100a	ffff	ffff
Description:	The conten are set to F		pecified I	register
	lf 'a' is '0', ti If 'a' is '1', ti GPR bank.			
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read	Proces		Write
	register 'f'	Data	re	gister 'f'
Example:	SETF	REG	,1	
Before Instruc REG After Instructic	= 5A	h		
REG	,,,, = FF	h		

SLEEP	Enter Sle	Enter Sleep Mode				
Syntax:	SLEEP					
Operands:	None					
Operation:						
Status Affected:	TO, PD					
Encoding:	0000	0000	0000	0011		
Description:	cleared. T is set. The	The Power-Down status bit (PD) is cleared. The Time-out status bit (TO) is set. The Watchdog Timer and its postscaler are cleared.				
		The processor is put into Sleep mode with the oscillator stopped.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	No operation	Proces Data		Go to Sleep		
Example:	SLEEP					
Before Instruction TO = ? PD = ? After Instruction						
$\frac{TO}{PD} = PD =$	1 <b>†</b> 0					
† If WDT causes wake-up, this bit is cleared.						

W. If 'd' is '1', the result is stored in register 'f'.         If 'a' is '0', the Access Bank is selected 'a' is '1', the BSR is used to select the GPR bank.         If 'a' is '0' and the extended instruction set is enabled, this instruction operates Indexed Literal Offset Addressing mod whenever f ≤ 95 (5Fh). See         Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.         Words:       1         Cycles:       1         Q Cycle Activity:       Q1       Q2       Q3       Q4         Decode       Read       Process       Write to	SUBFWB	Subtract f fr	om W with Bo	orrow	
$\begin{array}{ccccc} d \in [0,1] \\ a \in [0,1] \\ a \in [0,1] \\ c \in [0,1] \\ c \in [0,1] \\ \hline \\ c \in$	Syntax:	SUBFWB f	{,d {,a}}		
$a \in [0, 1]$ Operation: (W) - (f) - (C) $\rightarrow$ dest Status Affected: N, OV, C, DC, Z Encoding: 0101 01da ffff ffff Description: Subtract register 'f and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in register 'f. If 'a' is '0', the Access Bank is selected 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates Indexed Literal Offset Addressing mod whenever f $\leq$ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to Detata Virite to Decode Read Process Virite to Detata VV V V V V V V V V V V V V V V V V	Operands:				
Operation:       (W) - (f) - (C) → dest         Status Affected:       N, OV, C, DC, Z         Encoding:       0101       01da       ffff         Description:       Subtract register 'f and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in register 'f.         If 'a' is '0', the Access Bank is selected 'a' is '1', the BSR is used to select the GPR bank.         If 'a' is '0' and the extended instruction set is enabled, this instruction operates indexed Literal Offset Addressing mod whenever f ≤ 95 (5Fh). See         Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.         Words:       1         Cycles :       1         Q cycle Activity:       Q1       Q2       Q3       Q4         Decode       Read       Process       Write to destinatio         Example 1:       SUBFWB       REG, 1, 0         Before Instruction       REG       3         REG       =       3       W       =         C       =       0       result is negative         Example 1:       SUBFWB       REG, 0, 0       0         Before Instruction       REG       =       1         REG       =       1       ; result is positive         Example 2:					
Status Affected: N, OV, C, DC, Z Encoding: $0101  01da  ffff  ffff Description: Subtract register 'f and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in register 'f. If 'a' is '0', the Access Bank is selected 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates Indexed Literal Offset Addressing mod whenever f \leq 95 (5Fh). SeeSection 29.2.3 "Byte-Oriented andBit-Oriented Instructions in IndexedLiteral Offset Mode" for details.Words: 1Cycles: 1Q Cycle Activity:Q1 Q2 Q3 Q4Decode Read Process Write toregister 'f Data destinatioExample 1: SUBFWB REG, 1, 0Before InstructionREG = 3W = 2C = 0N = 1 ; result is negativeExample 2: SUBFWB REG, 0, 0Before InstructionREG = 2W = 5C = 1After InstructionREG = 2W = 5C = 1After InstructionREG = 2W = 3C = 1Z = 0N = 0 ; result is positiveExample 3: SUBFWB REG, 1, 0Before InstructionREG = 1W = 2C = 0N = 0 ; result is positiveExample 3: SUBFWB REG, 1, 0Before InstructionREG = 1W = 2C = 0After InstructionREG = 1W = 2C = 0After InstructionREG = 1W = 2C = 0After InstructionREG = 0W = 2C = 0C = 0After InstructionREG = 0W = 2C = 0After Instruction$	One and the second				
Encoding: 0101 01da ffff ffff Description: Subtract register 'f and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in register 'f. If 'a' is '0', the Access Bank is selected 'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates Indexed Literal Offset Addressing mod whenever f $\leq$ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to destinatio Example 1: SUBFWB REG, 1, 0 Before Instruction REG = 3 W = 2 C = 1 After Instruction REG = FF W = 2 C = 0 N = 1 ; result is negative Example 2: SUBFWB REG, 0, 0 Before Instruction REG = 2 W = 5 C = 1 After Instruction REG = 2 W = 5 C = 1 After Instruction REG = 2 W = 3 C = 1 Z = 0 N = 0 ; result is positive Example 3: SUBFWB REG, 1, 0 Before Instruction REG = 1 W = 2 C = 0 N = 0 ; result is positive Example 3: SUBFWB REG, 1, 0 Before Instruction REG = 1 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 1 C = 0 C = 0 C = 0 C = 0 C = 1 C = 0 C	•		,		
Description: Subtract register 'f and Carry flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored W. If 'd' is '1', the result is stored in register 'f. If 'a' is '0' and the extended instruction set is enabled, this instruction operates Indexed Literal Offset Addressing mod whenever f $\leq$ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read register 'f Data Vords: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read register 'f Data V Example 1: SUBFWB REG, 1, 0 Before Instruction REG = 7 W = 2 C = 1 After Instruction REG = 7 W = 2 C = 1 After Instruction REG = 2 W = 3 C = 1 After Instruction REG = 1 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 1 H H H H H H H H H H H H H					
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0				
'a' is '1', the BSR is used to select the GPR bank. If 'a' is '0' and the extended instruction set is enabled, this instruction operates Indexed Literal Offset Addressing mod whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Q Cycles: 1 Q Cycle Activity: Q1 Q2 Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destinatio Example 1: SUBFWB REG, 1, 0 Before Instruction REG = 3 W = 2 C = 1 After Instruction REG = FF W = 2 C = 0 Z = 0 N = 1 ; result is negative Example 2: SUBFWB REG, 0, 0 Before Instruction REG = 2 W = 5 C = 1 After Instruction REG = 2 W = 3 C = 1 After Instruction REG = 2 W = 3 C = 1 After Instruction REG = 1 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 1	Description:	(borrow) from W (2's complement method). If 'd' is '0', the result is stored i W. If 'd' is '1', the result is stored in			
set is enabled, this instruction operates Indexed Literal Offset Addressing mod whenever f $\leq$ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details. Words: 1 Q Cycle Activity: Q1 Q2 Q1 Q2 Q3 Q4 Decode Read register 'f' Data Vrite to register 'f' Data Process Write to destinatio Example 1: SUBFWB REG, 1, 0 Before Instruction REG = 3 W = 2 C = 1 After Instruction REG = FF W = 2 C = 0 Z = 0 N = 1 ; result is negative Example 2: SUBFWB REG, 0, 0 Before Instruction REG = 2 W = 5 C = 1 After Instruction REG = 2 W = 3 C = 1 Z = 0 N = 0 ; result is positive Example 3: SUBFWB REG, 1, 0 Before Instruction REG = 1 W = 2 C = 0 After Instruction REG = 1 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 1		'a' is '1', the			
Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.Words:1Cycles:1Q Cycle Activity: $Q1$ Q1Q2Q3Q4 $Q4$ DecodeReadProcessWrite to destinatioExample 1:SUBFWBREG= 3 WW= 2 CC= 1After Instruction REG= 7 REGREG= FF WW= 2 CC= 0 NZ= 0 NN= 1 ; result is negativeExample 2:SUBFWBREG= 2 WW= 5 CC= 1 ZAfter Instruction REG= 2 WREG= 2 WW= 3 CC= 1 ZW= 3 CC= 1 WW= 2 CC= 0After Instruction REG= 1 WREG= 1 WW= 2 CC= 0After Instruction REG= 1 WREG= 0 WW= 2 CC= 0After Instruction REG= 1 WREG= 0 WW= 2 CC= 0W= 2 CC= 0After Instruction REG= 1 CREG= 1 WW= 2 CC= 0W<		set is enable Indexed Liter whenever f ≤	d, this instruction al Offset Addro 95 (5Fh). See	on operates ir essing mode	
Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destinatio Example 1: SUBFWB REG, 1, 0 Before Instruction REG = 3 W = 2 C = 1 After Instruction REG = FF W = 2 C = 0 Z = 0 N = 1 ; result is negative Example 2: SUBFWB REG, 0, 0 Before Instruction REG = 2 W = 5 C = 1 After Instruction REG = 2 W = 3 C = 1 Z = 0 N = 0 ; result is positive Example 3: SUBFWB REG, 1, 0 Before Instruction REG = 1 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 1		<b>Bit-Oriented</b>	Instructions	in Indexed	
Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destinatio Example 1: SUBFWB REG, 1, 0 Before Instruction REG = 3 W = 2 C = 1 After Instruction REG = FF W = 2 C = 0 Z = 0 N = 1; result is negative Example 2: SUBFWB REG, 0, 0 Before Instruction REG = 2 W = 5 C = 1 After Instruction REG = 2 W = 3 C = 1 Z = 0 N = 0; result is positive Example 3: SUBFWB REG, 1, 0 Before Instruction REG = 1 W = 2 C = 0 N = 0; result is positive Example 3: SUBFWB REG, 1, 0 Before Instruction REG = 1 W = 2 C = 0 After Instruction REG = 1 W = 2 C = 0 After Instruction REG = 1 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 1	Words:			ctano.	
Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destinatio Example 1: SUBFWB REG, 1, 0 Before Instruction REG = 3 W = 2 C = 1 After Instruction REG = FF W = 2 C = 0 Z = 0 N = 1 ; result is negative Example 2: SUBFWB REG, 0, 0 Before Instruction REG = 2 W = 5 C = 1 After Instruction REG = 2 W = 3 C = 1 Z = 0 N = 0 ; result is positive Example 3: SUBFWB REG, 1, 0 Before Instruction REG = 1 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 1		1			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	•	·			
$\begin{tabular}{ c c c c c } \hline Decode & Read & Process & Write to destinatio \\ \hline register 'f' & Data & destinatio \\ \hline Before Instruction \\ \hline REG & = & 2 \\ \hline W & = & 3 \\ \hline C & = & 1 \\ \hline After Instruction \\ \hline REG & = & 2 \\ \hline W & = & 3 \\ \hline C & = & 1 \\ \hline W & = & 2 \\ \hline C & = & 0 \\ \hline After Instruction \\ \hline REG & = & 1 \\ \hline W & = & 2 \\ \hline C & = & 0 \\ \hline After Instruction \\ \hline REG & = & 0 \\ \hline W & = & 2 \\ \hline C & = & 0 \\ \hline After Instruction \\ \hline REG & = & 0 \\ \hline W & = & 2 \\ \hline C & = & 0 \\ \hline After Instruction \\ \hline REG & = & 0 \\ \hline W & = & 2 \\ \hline C & = & 1 \\ \hline \end{array}$		Q2	Q3	Q4	
Example 1:SUBFWBREG, 1, 0Before InstructionREG=REG=3W=2C=1After InstructionREG=REG=FFW=2C=0N=1; result is negativeExample 2:SUBFWBREG, 0, 0Before InstructionREG=REG=2W=3C=1After InstructionREG=REG=2W=3C=1Z=0N=0; result is positiveExample 3:SUBFWBREG, 1, 0Before InstructionREG=REG=1W=2C=0After InstructionREG=REG=0W=2C=0W=2C=1		T			
Before Instruction $\begin{array}{rcl} REG &=& 3\\ W &=& 2\\ C &=& 1\\ \end{array}$ After Instruction $\begin{array}{rcl} REG &=& FF\\ W &=& 2\\ C &=& 0\\ Z &=& 0\\ N &=& 1 \end{array}; result is negative Example 2: SUBFWB REG, 0, 0 Before Instruction \begin{array}{rcl} REG &=& 2\\ W &=& 5\\ C &=& 1\\ \end{array} After Instruction\begin{array}{rcl} REG &=& 2\\ W &=& 5\\ C &=& 1\\ \end{array} After Instruction\begin{array}{rcl} REG &=& 2\\ W &=& 3\\ C &=& 1\\ Z &=& 0\\ N &=& 0 \end{array}; result is positive Example 3: SUBFWB REG, 1, 0 Before Instruction \begin{array}{rcl} REG &=& 1\\ Z &=& 0\\ N &=& 0 \end{array}; result is positive Example 3: SUBFWB REG, 1, 0 Before Instruction \begin{array}{rcl} REG &=& 1\\ W &=& 2\\ C &=& 0\\ \end{array} After Instruction\begin{array}{rcl} REG &=& 0\\ W &=& 2\\ C &=& 0\\ \end{array}$		register 'f'	Data	destination	
$\begin{array}{rcl} REG &=& 3\\ W &=& 2\\ C &=& 1\\ After Instruction\\ REG &=& FF\\ W &=& 2\\ C &=& 0\\ Z &=& 0\\ Z &=& 0\\ N &=& 1 \\ ; result is negative\\ \hline Example 2: & SUBFWB & REG, 0, 0\\ \hline Before Instruction\\ REG &=& 2\\ W &=& 5\\ C &=& 1\\ After Instruction\\ REG &=& 2\\ W &=& 5\\ C &=& 1\\ After Instruction\\ REG &=& 2\\ W &=& 3\\ C &=& 1\\ Z &=& 0\\ N &=& 0 \\ ; result is positive\\ \hline Example 3: & SUBFWB & REG, 1, 0\\ \hline Before Instruction\\ REG &=& 1\\ W &=& 2\\ C &=& 0\\ After Instruction\\ REG &=& 0\\ W &=& 2\\ C &=& 1\\ \end{array}$	Example 1:	SUBFWB	REG, 1, 0		
C = 1 After Instruction $REG = FF$ $W = 2$ $C = 0$ $Z = 0$ $N = 1 ; result is negative$ Example 2: $SUBFWB REG, 0, 0$ Before Instruction $REG = 2$ $W = 5$ $C = 1$ After Instruction $REG = 2$ $W = 3$ $C = 1$ $Z = 0$ $N = 0 ; result is positive$ Example 3: $SUBFWB REG, 1, 0$ Before Instruction $REG = 1$ $W = 2$ $C = 0$ After Instruction $REG = 0$ $W = 2$ $C = 1$		= 3 = 2			
$\begin{array}{rcl} REG &=& FF \\ W &=& 2 \\ C &=& 0 \\ Z &=& 0 \\ Z &=& 0 \\ N &=& 1 \\ ; result is negative \\ \hline \\ Example 2: & SUBFWB & REG, 0, 0 \\ \hline \\ Before Instruction \\ REG &=& 2 \\ W &=& 5 \\ C &=& 1 \\ After Instruction \\ REG &=& 2 \\ W &=& 3 \\ C &=& 1 \\ Z &=& 0 \\ N &=& 0 \\ ; result is positive \\ \hline \\ Example 3: & SUBFWB & REG, 1, 0 \\ \hline \\ Before Instruction \\ REG &=& 1 \\ W &=& 2 \\ C &=& 0 \\ After Instruction \\ REG &=& 0 \\ W &=& 2 \\ C &=& 1 \\ \end{array}$	С	= 1			
$W = 2$ $C = 0$ $Z = 0$ $N = 1$ ; result is negative $Example 2: \qquad SUBFWB  REG, 0, 0$ Before Instruction $REG = 2$ $W = 5$ $C = 1$ After Instruction $REG = 2$ $W = 3$ $C = 1$ $Z = 0$ $N = 0$ ; result is positive $Example 3: \qquad SUBFWB  REG, 1, 0$ Before Instruction $REG = 1$ $W = 2$ $C = 0$ After Instruction $REG = 0$ $W = 2$ $C = 1$					
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	W	= 2			
N = 1 ; result is negative $Example 2: SUBFWB REG, 0, 0$ Before Instruction $REG = 2$ $W = 5$ $C = 1$ After Instruction $REG = 2$ $W = 3$ $C = 1$ $Z = 0$ $N = 0 ; result is positive$ $Example 3: SUBFWB REG, 1, 0$ Before Instruction $REG = 1$ $W = 2$ $C = 0$ After Instruction $REG = 0$ $W = 2$ $C = 1$					
Before Instruction $\begin{array}{rcrcrc} REG &=& 2\\ W &=& 5\\ C &=& 1\\ After Instruction\\ REG &=& 2\\ W &=& 3\\ C &=& 1\\ Z &=& 0\\ N &=& 0  ; result is positive\\ \hline Example 3: SUBFWB REG, 1, 0\\ \hline Before Instruction\\ REG &=& 1\\ W &=& 2\\ C &=& 0\\ After Instruction\\ REG &=& 0\\ W &=& 2\\ C &=& 1\\ \end{array}$			esult is negative	ve	
$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$			REG, 0, 0		
W = 5 $C = 1$ After Instruction $REG = 2$ $W = 3$ $C = 1$ $Z = 0$ $N = 0 ; result is positive$ Example 3: SUBFWB REG, 1, 0 Before Instruction $REG = 1$ $W = 2$ $C = 0$ After Instruction $REG = 0$ $W = 2$ $C = 1$					
After Instruction $\begin{array}{rcl} REG &=& 2\\ W &=& 3\\ C &=& 1\\ Z &=& 0\\ N &=& 0  ; result is positive \end{array}$ $\begin{array}{rcl} Example 3: & SUBFWB  REG, 1, 0\\ Before Instruction\\ REG &=& 1\\ W &=& 2\\ C &=& 0\\ After Instruction\\ REG &=& 0\\ W &=& 2\\ C &=& 1\\ \end{array}$		= 5			
$\begin{array}{rcl} REG &=& 2\\ W &=& 3\\ C &=& 1\\ Z &=& 0\\ N &=& 0 \end{array}; result is positive\\ \hline Example 3: & SUBFWB & REG, 1, 0\\ \hline Before Instruction\\ REG &=& 1\\ W &=& 2\\ C &=& 0\\ \hline After Instruction\\ REG &=& 0\\ W &=& 2\\ C &=& 1\\ \end{array}$					
W = 3 $C = 1$ $Z = 0$ $N = 0 ; result is positive$ Example 3: SUBFWB REG, 1, 0 Before Instruction $REG = 1$ $W = 2$ $C = 0$ After Instruction $REG = 0$ $W = 2$ $C = 1$					
Z = 0 $N = 0$ ; result is positive $Example 3: SUBFWB REG, 1, 0$ Before Instruction $REG = 1$ $W = 2$ $C = 0$ After Instruction $REG = 0$ $W = 2$ $C = 1$	W	= 3			
N         =         0         ; result is positive           Example 3:         SUBFWB         REG, 1, 0           Before Instruction         REG         =         1           W         =         2         2         2         2         2         2         2         2         2         2         2         2         2         3	Z				
Before Instruction $\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	Ν		esult is positiv	е	
REG = 1 W = 2 C = 0 After Instruction REG = 0 W = 2 C = 1			REG, 1, 0		
W = 2 C = 0 After Instruction REG = 0 W = 2 C = 1					
After Instruction REG = 0 W = 2 C = 1	W	= 2			
REG = 0 W = 2 C = 1		-			
W = 2 C = 1					
	W	= 2			
N = 0	Z	= 1 ; ı	esult is zero		
	Ν	= 0			

DS39957D-page 486

SUBLW		Subtract W from Literal					
Syntax:		SUBLW k					
Operands:		$0 \le k \le 2$	25	5			
Operation:		$k - (W) \rightarrow W$					
Status Affected:		N, OV, 0	С,	DC, Z			
Encoding:		0000		1000	kk}	ck	kkkk
Description:				acted from			
Words:		1					
Cycles:		1					
Q Cycle Activity:							
Q1	1	Q2		Q3			Q4
Decode	Б	Read teral 'k'		Proce: Data		v	Vrite to W
					1		vv
Example 1:		SUBLW	(	)2h			
Before Instruc W	tion	01h					
C	=	?					
After Instructio							
W C	=	01h 1	:	result is p	oositiv	/e	
Z	=	0 0	,				
Example 2:	-	SUBLW	(	)2h			
Before Instruc							
W	=	02h					
C After Instructio	=	?					
W	=	00h					
C Z	=	1 1	;	result is z	zero		
Ň	=	0					
Example 3:		SUBLW	(	)2h			
Before Instruc	tion						
W C	=	03h ?					
After Instruction	on	•					
W C	=	FFh		(2's com			
Z	=	0 0	,	result is r	leyat	ive	
Ν	=	1					

SUBWF	Subtract	W from f		
Syntax:	SUBWF	f {,d {,a}}		
Operands:	$0 \le f \le 25$	5		
	$d \in [0, 1]$			
	<b>a</b> ∈[0,1]			
Operation:	(f) – (W) –	→ dest		
Status Affected:	N, OV, C,	DC, Z		
Encoding:	0101	11da fff	f ffff	
Description:	Subtract W from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.			
	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.			
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read register 'l	Process Data	Write to destination	
Example 1:	SUBWF	REG, 1, 0		
Before Instruc	tion			
REG W	= 3 = 2 = ?			
C	= 2 = ?			
After Instruction	n			
REG W	= 1 = 2			
C	= 1	; result is positiv	e	
ZN	= 0 = 0			
Example 2:	SUBWF	REG, 0, 0		
Before Instruc		-, -, -		
REG	= 2 = 2			
W C	= 2 = ?			
After Instruction	n			
REG W	= 2 = 0			
С	= 1	; result is zero		
Z N	= 1 = 0			
Example 3:	SUBWF	REG, 1, 0		
Before Instruct		. , -		
REG W	= 1 = 2			
C After Instructio	= ? m			
REG	= FFh	;(2's complemer	nt)	
W	= 2		,	
C Z N	= 0 = 0	; result is negative	vC	

SUBWFB	Subtract V	/ from f with Borr	ow	SWAPF	S
Syntax:	SUBWFB	f {,d {,a}}		Syntax:	S
Operands:	$0 \leq f \leq 255$			Operands:	0
	d ∈ [0,1] a ∈ [0,1]				d
Operation:	a ∈ [0, ⊥] (f) – (W) – (	$\overline{(C)} \rightarrow dest$			а
Status Affected:	(I) = (VV) = ( N, OV, C, E	. ,		Operation:	(f<
Encoding:	0101	10da ffff	ffff	Status Affastad	(f<
Description:		and the Carry flag		Status Affected:	No
Bocomption		er 'f' (2's compleme	· /	Encoding:	
	,	'd' is '0', the result		Description:	Th 'f'
	in vv. ir a is in register '	s '1', the result is st f'	ored back		is
	•	he Access Bank is	selected		pla
		he BSR is used to			lf '
	GPR bank.				lf Gl
		nd the extended in			lf '
		led, this instruction Literal Offset Addre	•		se
	mode wher	never f $\leq$ 95 (5Fh).	See		in
		.2.3 "Byte-Oriente ed Instructions in			m Se
		set Mode" for deta			Bi
Words:	1				Li
Cycles:	1			Words:	1
Q Cycle Activity:				Cycles:	1
Q1	Q2	Q3	Q4	Q Cycle Activity:	
Decode	Read register 'f'		Write to estination	Q1 Decode	F
Example 1:	SUBWFB	REG, 1, 0	Journation	Decode	reg
Before Instruc					
REG	= 19h = 0Dh	(0001 1001)		Example:	SV
W C	= 0Dh = 1	(0000 1101)		Before Instru	ction
After Instructi				REG	=
REG W	= 0Ch = 0Dh	(0000 1011) (0000 1101)		After Instructi REG	=
C Z	= 1 = 0				
Ň	= 0	; result is positiv	ve		
Example 2:		REG, 0, 0			
Before Instruc REG	ction = 1Bh	(0001 1011)			
Ŵ	= 1Ah	(0001 1011)			
C After Instructi	= 0				
REG	= 1Bh	(0001 1011)			
W C	= 00h = 1				
Ž N	= 1 = 0	; result is zero			
Example 3:	SUBWFB	REG, 1, 0			
Before Instruc		1120, 2, 0			
REG W	= 03h = 0Eh	(0000 0011)			
C	= 0Eh = 1	(0000 1101)			
After Instructi		(			
REG	= F5h	(1111 0100) ; <b>[2's comp]</b>			
W C	= 0Eh = 0	(0000 1101)			
Z	= 0		ive		
N	= 1	; result is negat	ive		

Swap f

 $0 \leq f \leq 255$  $d \in [0\,,1]$ **a** ∈ [0,1]

None

0011

GPR bank.

Q2

Read

register 'f'

SWAPF

53h

35h

SWAPF f {,d {,a}}

 $(f<3:0>) \rightarrow dest<7:4>,$ 

 $(f<7:4>) \rightarrow dest<3:0>$ 

placed in register 'f'.

10da

The upper and lower nibbles of register

'f' are exchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \le 95$  (5Fh). See Section 29.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details.

Q3

Process

Data

REG, 1, 0

ffff

ffff

Q4

Write to

destination

Table Read (Continued)

TBLRD

TBL	RD	Table Read					
Synta	ax:	TBLRD ( *;	*+; *	-; +*)			
Oper	ands:	None					
Oper	ation:	None if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT, TBLPTR – No Change; if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT, (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT, (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLRD +*, (TBLPTR) + 1 $\rightarrow$ TBLPTR, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT					
Statu	s Affected:	None					
Enco	ding:	0000	0	000	000	00	10nn nn=0 * =1 *+ =2 *- =3 +*
Desc	ription:	This instruct of Program program me Pointer (TBI	Men emor LPTI	nory (F y, a po R) is u	P.M.). pinter o sed.	To ad called	dress the Table
		The TBLPT each byte in has a 2-Mby	the	progra	am me	emory	
		TBLPTR<	0> =				nt Byte of ory Word
		TBLPTR<	0> =				t Byte of ory Word
		The TBLRD of TBLPTR				nodify	the value
		no chang	е				
		post-incre					
		<ul><li> post-decrement</li><li> pre-increment</li></ul>					
Word	le.	1					
Cycle		2					
	vcle Activity:						
30	Q1	Q2		G	23		Q4
	Decode	No operation		N opera	0	ор	No eration

Example 1:	TBLRD	*+	;	
Before Instruction	on			
TABLAT			=	55h
TBLPTR MEMORY	(00A356h)		=	00A356h 34h
After Instruction	```			•
TABLAT			=	34h
TBLPTR			=	00A357h
Example 2:	TBLRD	+*	;	
Before Instruction	on			
TABLAT			=	AAh
TBLPTR MEMORY	(01A357h)		=	01A357h 12h
MEMORY	(01A358h)		=	34h
After Instruction	l			
TABLAT TBLPTR			=	34h 01A358h
I DEI IIX				017100011

No

operation

No operation

(Read Program

Memory)

No

operation

No operation (Write TABLAT)

TBLWT	Table Wri	te				
Syntax:	TBLWT ( <sup>*</sup>	*; *+; *-; +*	*)			
Operands:	None					
Operation:	None if TBLWT*, (TABLAT) $\rightarrow$ Holding Register, TBLPTR – No Change; if TBLWT*+, (TABLAT) $\rightarrow$ Holding Register, (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLWT*-, (TABLAT) $\rightarrow$ Holding Register, (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLWT+*, (TBLPTR) + 1 $\rightarrow$ TBLPTR,					
	(TABLAT)	$\rightarrow$ Holding	g Register	•		
Status Affected:	None	1	1			
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*		
Description:	TBLPTR t 8 holding to. The ho program t (P.M.). (Re <b>Organiza</b> programm The TBLP	registers t Iding regis he content efer to <b>Sec</b> tion" for a hing Flash PTR (a 21-	he which c he TABLA sters are u ts of Progr ction 6.0 ' idditional c memory.) bit pointer	of the T is written ised to am Memory (Memory details on ) points to		
	each byte TBLPTR h The LSb o byte of the access.	nas a 2-Mb of the TBL	oyte addre PTR selec	ess range. ets which		
	TBLPT			nificant Byte m Memory		
	TBLPT			iificant Byte m Memory		
	The TBLW value of T			odify the		
	•	crement crement				
Words:	1	chicht				
Cycles: Q Cycle Activity:	2					
Cycle Activity.	Q1	Q2	Q3	Q4		
	Decode	No	No	No		
	Decode		operation	operation		
	No	No	No	No		
	operation	operation (Read TABLAT)	operation	operation (Write to Holding Register)		

Register)

#### TBLWT Table Write (Continued)

Example 1:	TBLWT	*+;

Example 1:	TBLWT *+;		
Before Instru	uction		
TABLA TBLPT HOLDI		=	55h 00A356h
(00A35		=	FFh
After Instruc	tions (table write	comp	letion)
TABLA	Г	=	55h
TBLPT		=	00A357h
	NG REGISTER		
(00A35	6h)	=	55h
Example 2:	TBLWT +*;		
Before Instru	uction		
TABLA	Г	=	34h
TBLPT		=	01389Ah
	NG REGISTER		
(01389		=	FFh
		_	
(01389	,	= .	FFh
	tion (table write c	omple	,
TABLA	•	=	34h
TBLPT		=	01389Bh
(01389		=	FFh
(01389	NG REGISTER Bh)	=	34h

TST	-sz	Test f, Skip	o if O				
Synta	ax:	TSTFSZ f {	,a}				
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0 , 1]					
Oper	ation:	skip if f = 0	skip if f = 0				
Statu	s Affected:	None					
Enco	oding:	0110	011a fff	f ffff			
Desc	cription:	If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction.					
		If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select th GPR bank.					
		set is enabl in Indexed I mode when Section 29 Bit-Oriente	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Word	ls:	1					
Cycle		•	vcles if skip an a 2-word instru				
QC	ycle Activity: Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
	200040	register 'f'	Data	operation			
lf sk	ip:						
	Q1	Q2	Q3	Q4			
	No	No	No	No			
lf als	operation	operation	operation	operation			
11 56	ip and followe Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No	No	No	No			
	operation	operation	operation	operation			
Example: HERE TSTFSZ CNT, 1 NZERO : ZERO :							
	Before Instruc	tion					
	PC		dress (HERE	)			
	After Instructio		h				
	If CNT PC		dress (ZERO	)			
	If CNT PC	≠ 00 = Ad	h, dress (NZERO	))			

XORLW	Exclusive	Exclusive OR Literal with W				
Syntax:	XORLW	k				
Operands:	$0 \le k \le 25$	5				
Operation:	(W) .XOR	(W) .XOR. $k \rightarrow W$				
Status Affected:	N, Z	N, Z				
Encoding:	ng: 0000 1010 kkkk kkkk					
Description:		The contents of W are XORed with the 8-bit literal 'k'. The result is placed in W.				
Words: 1						
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'	Proces Data	s V	Vrite to W		
Example:	XORLW	0AFh				
Before Instruc W After Instructic W	= B5h					

XORWF	Exclusive OR W with f				
Syntax:	XORWF	f {,d {,a}}			
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$	d ∈ [0, 1]			
Operation:	(W) .XOR. (	(f) $\rightarrow$ dest			
Status Affected:	N, Z				
Encoding:	0001	10da	ffff	ffff	
Description:	register 'f'. I in W. If 'd' is	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f'.			
		If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank.			
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 29.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Process Data	-	Vrite to stination	
Example:	XORWF H	REG, 1,	0		
Before Instruct					
REG W	= AFh = B5h				
After Instruction REG W	n = 1Ah = B5h				

#### 29.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, the PIC18F87K90 family of devices also provides an optional extension to the core CPU functionality. The added features include eight additional instructions that augment Indirect and Indexed Addressing operations and the implementation of Indexed Literal Offset Addressing for many of the standard PIC18 instructions.

The additional features of the extended instruction set are enabled by default on unprogrammed devices. Users must properly set or clear the XINST Configuration bit during programming to enable or disable these features.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for Indexed Addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- Dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- Function Pointer invocation
- Software Stack Pointer manipulation
- Manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 29-3. Detailed descriptions are provided in Section 29.2.2 "Extended Instruction Set". The opcode field descriptions in Table 29-1 (page 452) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

#### 29.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of Indexed Addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. The MPASM<sup>™</sup> Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 29.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

Mnemonic,		Description	16-Bit Instruction Word		Vord	Status		
Operar	nds	Description	Cycles MSb		LSb	Affected		
ADDFSR	f, k	Add Literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add Literal to FSR2 and Return	2	1110	1000	11kk	kkkk	None
CALLW		Call Subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z <sub>s</sub> , f <sub>d</sub>	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	0zzz	zzzz	None
		f <sub>d</sub> (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z <sub>s</sub> , z <sub>d</sub>	Move z <sub>s</sub> (source) to 1st word	2	1110	1011	lzzz	ZZZZ	None
		z <sub>d</sub> (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ	
PUSHL	k	Store Literal at FSR2,	1	1110	1010	kkkk	kkkk	None
		Decrement FSR2						
SUBFSR	f, k	Subtract Literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract Literal from FSR2 and	2	1110	1001	11kk	kkkk	None
		Return						

#### TABLE 29-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

#### 29.2.2 EXTENDED INSTRUCTION SET

ADD	FSR	Add Literal to FSR					
Synta	ax:	ADDFSR	ADDFSR f, k				
Oper	ands:	$0 \le k \le 63$	$0 \le k \le 63$				
		f ∈ [ 0, 1,	f ∈ [ 0, 1, 2 ]				
Oper	ation:	FSR(f) + I	$FSR(f) + k \rightarrow FSR(f)$				
Statu	s Affected:	None					
Enco	ding:	1110 1000 ffkk kkkk					
Desc	ription:	The 6-bit	iteral 'k' i	s added	to the		
		contents of	of the FSF	R specifi	ed by 'f'.		
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read	Proces	ss	Write to		
		literal 'k'	Data		FSR		

Example: ADDFSR 2, 23h

Before Instru	ction			
FSR2	=	03FFh		
After Instruction				
FSR2	=	0422h		

ADD	ULNK	Add Liter	Add Literal to FSR2 and Return			
Synta	ax:	ADDULN	K k			
Oper	ands:	$0 \le k \le 63$				
Oper	ation:	FSR2 + k	FSR2 + k $\rightarrow$ FSR2,			
		$(TOS) \rightarrow I$	PC			
Statu	s Affected:	None				
Enco	ding:	1110	1000	11kk	kkkk	
Desc	ription:	contents o	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS.			
		The instruction takes two cycles to execute; a NOP is performed during the second cycle.				
		This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.				
Word	ls:	1				
Cycle	es:	2				
QC	vcle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read literal 'k'	Proces Data		Write to FSR	
	No	No	No		No	
	Operation	Operation	Operati	on	Operation	
<u>Exan</u>	nple:	ADDULNK 2	23h			

ample:	Al	DDULNK	2
Before Instruc	ction		
FSR2	=	03FFh	
PC	=	0100h	
After Instructi	on		
FSR2	=	0422h	
PC	=	(TOS)	

**Note:** All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

<u> </u>	LW	Subroutin	Subroutine Call Using WREG				
Synta	ax:	CALLW					
Oper	ands:	None					
Oper	ation:	(W) → PCL (PCLATH)	$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$				
Statu	s Affected:	None					
Enco	ding:	0000 0000 0001 0100					
Desc	ription	First, the return address (PC + 2) is pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched.					
		Unlike CALL, there is no option to update W, STATUS or BSR.					
Word	ls:	1					
Cycle	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read WREG	Push PC to stack	No operation			
	No	No	No	No			
	operation	operation	operation	operation			
	nple: PC PCLATH PCLATU W After Instructio PC TOS PCLATH PCLATU W	= address = 10h = 00h = 06h m = 001006 = address = 10h		)			

MOVSF	Move Inde	xed to f			
Syntax:	MOVSF [z	<u>z_s],</u> f <sub>d</sub>			
Operands:	$0 \le z_s \le 12$ $0 \le f_d \le 409$				
Operation:	((FSR2) + z	$(z_s) \rightarrow f_d$			
Status Affected:	None				
Encoding: 1st word (source) 2nd word (destin.)	1110 1011 Ozzz zzz <sub>s</sub> 1111 ffff ffff ffff <sub>d</sub>				
Description:	The contents of the source register are moved to destination register 'f <sub>d</sub> '. The actual address of the source register is determined by adding the 7-bit literal offset 'z <sub>s</sub> ', in the first word, to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f <sub>d</sub> ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh).				
	The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.				
	an Indirect	ant source ao Addressing r ned will be 00			
Words:	2				
Cycles:	2				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Determine source addr	Determine source addr	Read source reg		
Decode	No operation No dummy read	No operation	Write register 'f' (dest)		
Example:		[05h], REG	2		
Before Instruc FSR2	tion = 80	h			
Contents of 85h = 33h					
	= !!				
REG2 After Instructio FSR2 Contents	on = 80	h			

MOVSS	Move Inde	Move Indexed to Indexed				
Syntax:	MOVSS	MOVSS [z <sub>s</sub> ], [z <sub>d</sub> ]				
Operands:	$\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq z_d \leq 127 \end{array}$					
Operation:	((FSR2) +	$z_s) \rightarrow ((F$	SR2) + z <sub>d</sub>	)		
Status Affected:	None					
Encoding: 1st word (source) 2nd word (dest.) Description	1110 1111 The conter		•	-		
	moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets, ' $z_s$ ' or ' $z_d$ ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh).					
	The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.					
	If the resultant source address points to an Indirect Addressing register, the value returned will be 00h. If the resultant destination address points to an Indirect Addressing register, the instruction will execute as a NOP.					
Words:	2					
Cycles:	2					
Q Cycle Activity:						

ycles:	2		
Q Cycle Activity:			
Q1	Q2	Q3	

Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Determine dest addr	Determine dest addr	Write to dest reg

Q4

Example:	MOVSS	[05h],	[06h]

Before Instruction		
FSR2	=	80h
Contents of 85h Contents	=	33h
of 86h	=	11h
After Instruction		
FSR2	=	80h
Contents of 85h Contents	=	33h
of 86h	=	33h

PUSHL	Store Literal at FSR2, Decrement FSR2			
Syntax:	PUSHL k			
Operands:	$0 \le k \le 255$			
Operation:	$k \rightarrow (FSR2)$ FSR2 – 1 $\rightarrow$	, ,		
Status Affected:	None			
Encoding:	1110	1010	kkkk	k kkkk
Description:	The 8-bit lite memory add FSR2 is dec operation. This instruct	dress spe cremente	ecified b d by 1 a	by FSR2. after the
	values onto			•
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	C	23	Q4
Decode	Read 'k'	Proc da		Write to destination
Example:	PUSHL 08	2h		

Before Instruction FSR2H:FSR2L Memory (01ECh)	= =	01ECh 00h
After Instruction FSR2H:FSR2L Memory (01ECh)	= =	01EBh 08h

SUBULNK k

 $FSR2 - k \rightarrow FSR2$ ,

 $0 \leq k \leq 63$ 

Subtract Literal from FSR2 and Return

SUBFSR	Subtract	Literal fr	om FS	SR	
Syntax:	SUBFSR	f, k			
Operands:	$0 \le k \le 63$				
	f ∈ [ 0, 1,	2]			
Operation:	FSRf – k	$\rightarrow$ FSRf			
Status Affected:	None				
Encoding:	1110	1001	ffkk	2	kkkk
Description:	The 6-bit I the conter by 'f'.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3			Q4
Decode	Read register 'f'	Proce Data			/rite to stination
Example: Before Instruc	SUBFSR 2	2, 23h			

03FFh

=

FSR2

After Instruction

FSR2

Op		$(TOS) \rightarrow F$	УТ 61(2, РС		
Sta	tus Affected:	None			
End	oding:	1110	1001	11kk	kkkk
Des			f the FSR2	. A retu	ed from the JRN is then vith the
		The instruction execute; a second cycle	NOP is per		
1		This may b of the SUB (binary '11	FSR instru	ction, wh	
Wo	rds:	1			
Сус	les:	2			
Q	Cycle Activity:				
	Q1	Q2	(	23	Q4
	Decode	Read register		cess ata	Write to destination
	No	No	N	lo	No
	Operation	Operatio	n Oper	ration	Operation

= 03DCh

Example: SUBULNK 23h

SUBULNK

Operands:

Operation:

Syntax:

Before Instru	ction	
FSR2	=	03FFh
PC	=	0100h
After Instructi	on	
FSR2	=	03DCh
PC	=	(TOS)

© 2009-2011 Microchip Technology Inc.

#### 29.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling the PIC18 instruction set exten-
	sion may cause legacy applications to
	behave erratically or fail entirely.

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing (Section 6.6.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0) or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bit-oriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 29.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind, that when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

#### 29.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within the brackets, will generate an error in the MPASM<sup>™</sup> Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled), when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option,  $/_{Y}$ , or the PE directive in the source listing.

#### 29.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F87K90 family, it is very important to consider the type of code. A large, re-entrant application that is written in C and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

ADDWF	ADD W to (Indexed I		fset m	node	)
Syntax:	ADDWF	[k] {,d}			
Operands:	$\begin{array}{l} 0 \leq k \leq 95 \\ d  \in  [0,1] \end{array}$				
Operation:	(W) + ((FS	R2) + k) -	$\rightarrow$ dest	t	
Status Affected:	N, OV, C, I	DC, Z			
Encoding:	0010	01d0	kkk	k	kkkk
Description:	The contents o FSR2, offs	f the regis	ster inc	dicate	
	If 'd' is '0', is '1', the r register 'f'	esult is st			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3			Q4
Decode	Read 'k'	Proce Data			rite to tination
Example:	ADDWF	[OFST]	,0		
Before Instructio W OFST FSR2 Contents of 0A2Ch After Instruction W Contents of 0A2Ch	= = =	17h 2Ch 0A00r 20h 37h 20h	1		

BSF	Bit Set Ind (Indexed L	exed iteral Offset r	node)
Syntax:	BSF [k], b		
Operands:	$\begin{array}{l} 0 \leq f \leq 95 \\ 0 \leq b \leq 7 \end{array}$		
Operation:	$1 \rightarrow$ ((FSR2	2) + k) <b></b>	
Status Affected:	None		
Encoding:	1000	bbb0 kkl	k kkkk
Description:		register indica e value 'k', is s	ated by FSR2, set.
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example:		FLAG_OFST]	, 7
Before Instruct FLAG_OF FSR2		0Ah 0A00h	
Contents of 0A0Ah	=	55h	
After Instruction	n		
Contents of 0A0Ah	=	D5h	
SETF	Set Indexe (Indexed L	d iteral Offset ı	node)
SETF Syntax:			node)
-	(Indexed L		node)
Syntax:	(Indexed L SETF [k]	iteral Offset r	node)
Syntax: Operands:	(Indexed L SETF [k] $0 \le k \le 95$	iteral Offset r	node)
Syntax: Operands: Operation:	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS	iteral Offset r	
Syntax: Operands: Operation: Status Affected:	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten	iteral Offset ( SR2) + k)	kk kkkk er indicated by
Syntax: Operands: Operation: Status Affected: Encoding:	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten	iteral Offset r GR2) + k) 1000 kk: ts of the regist	kk kkkk er indicated by
Syntax: Operands: Operation: Status Affected: Encoding: Description:	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The contem FSR2, offset	iteral Offset r GR2) + k) 1000 kk: ts of the regist	kk kkkk er indicated by
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity:	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offse 1 1	iteral Offset r SR2) + k) 1000 kk ts of the regist et by 'k', are se	kk kkkk er indicated by et to FFh.
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offset 1 1 Q2	R2) + k) 1000 kk ts of the regist to by 'k', are se Q3	kk kkkk er indicated by et to FFh. Q4
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity:	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offse 1 1	iteral Offset r SR2) + k) 1000 kk ts of the regist et by 'k', are se	kk kkkk er indicated by et to FFh.
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offset 1 1 Q2	iteral Offset i SR2) + k) 1000 kk ts of the regist et by 'k', are se Q3 Process	kk kkkk er indicated by et to FFh. Q4 Write
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offse 1 1 Q2 Read 'k'	iteral Offset i SR2) + k) 1000 kk ts of the regist et by 'k', are se Q3 Process	kk kkkk er indicated by et to FFh. Q4 Write
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offse 1 1 2 Read 'k' SETF [ ion	iteral Offset r iteral Offset r iteral Offset r iteral of the registress construction of the registress Q3 Process Data OFST]	kk kkkk er indicated by et to FFh. Q4 Write
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST FSR2	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offse 1 1 Q2 Read 'k' SETF [ ion = 2C	iteral Offset r iteral Offset r iteral Offset r iteral of the registress construction of the registress Q3 Process Data OFST]	kk kkkk er indicated by et to FFh. Q4 Write
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST FSR2 Contents	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offset 1 1 Q2 Read 'k' SETF [ ion = 2C = 0A	iteral Offset i (R2) + k) 1000 kk: ts of the regist ts of the regist ts of the regist ts of the regist (R2) + k) ts of the regist (R2) + k) (R2) + k) (R2) + k) (R2) + k) (R2)	kk kkkk er indicated by et to FFh. Q4 Write
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST FSR2	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offset 1 1 Q2 Read 'k' SETF [ ion = 2C = 0A = 00	iteral Offset i (R2) + k) 1000 kk: ts of the regist ts of the regist ts of the regist ts of the regist (R2) + k) ts of the regist (R2) + k) (R2) + k) (R2) + k) (R2) + k) (R2)	kk kkkk er indicated by et to FFh. Q4 Write
Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity: Q1 Decode Example: Before Instruct OFST FSR2 Contents of 0A2Ch	(Indexed L SETF [k] $0 \le k \le 95$ FFh $\rightarrow$ ((FS None 0110 The conten FSR2, offset 1 1 Q2 Read 'k' SETF [ ion = 2C = 0A = 00	iteral Offset i (R2) + k) 1000 kk ts of the regist et by 'k', are se Q3 Process Data OFST] h 00h h	kk kkkk er indicated by et to FFh. Q4 Write

### 29.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB<sup>®</sup> IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set for the PIC18F87K90 family family. This includes the MPLAB C18 C Compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option or dialog box within the environment that allows the user to configure the language tool and its settings for the project
- · A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

### 30.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers and dsPIC<sup>®</sup> digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C for Various Device Families
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit™ 3 Debug Express
- Device Programmers
  - PICkit<sup>™</sup> 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

#### 30.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### 30.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 30.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

#### 30.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

#### 30.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 30.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

#### 30.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 30.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 30.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

#### 30.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

#### 30.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows<sup>®</sup> programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 enables in-circuit debugging on most PIC<sup>®</sup> microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

#### 30.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

#### 30.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

### 31.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings<sup>(†)</sup>


Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any digital only I/O pin with respect to Vss (except VDD)	0.3V to 7.5V
Voltage on MCLR with respect to Vss	0.3V to +9.0V
Voltage on any combined digital and analog pin with respect to Vss (except VDD and MCLR)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss (regulator enabled)	0.3V to 5.5V
Voltage on VDD with respect to Vss (regulator disabled)	0.3V to 3.6V
Total power dissipation (Note 1)	1W
Maximum current out of Vss pin	300 mA
Maximum current into Vod pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by PORTA<7:6> and any PORTB and PORTC I/O pins	25 mA
Maximum output current sunk by any PORTD, PORTE and PORTJ I/O pins	8 mA
Maximum output current sunk by PORTA<5:0> and any PORTF, PORTG and PORTH I/O pins	2 mA
Maximum output current sourced by PORTA<7:6> and any PORTB and PORTC I/O pins	25 mA
Maximum output current sourced by any PORTD, PORTE and PORTJ I/O pins	8 mA
Maximum output current sourced by PORTA<5:0> and any PORTF, PORTG and PORTH I/O pins	2 mA
Maximum current sunk by all ports combined	200 mA
<b>Note 1:</b> Power dissipation is calculated as follows:	

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD  $-\Sigma$  IOH} +  $\Sigma$  {(VDD - VOH) x IOH} +  $\Sigma$ (VOL x IOL)


**NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

t





### FIGURE 31-2: VOLTAGE-FREQUENCY GRAPH, REGULATOR DISABLED (INDUSTRIAL/EXTENDED)<sup>(1,2)</sup>



### 31.1 DC Characteristics: Supply Voltage PIC18F87K90 Family (Industrial/Extended)

PIC18F8	PIC18F87K90 Family			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions			
D001	Vdd	Supply Voltage	1.8 1.8		3.6 5.5	> >	ENVREG tied to Vss ENVREG tied to VDD			
D001C	AVdd	Analog Supply Voltage	VDD - 0.3	—	VDD + 0.3	V				
D001D	AVss	Analog Ground Potential	Vss – 0.3	_	Vss + 0.3	V				
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5	_	—	V				
D003	VPOR	<b>VDD Start Voltage</b> to Ensure Internal Power-on Reset Signal		—	0.7	V	See Section 5.3 "Power-on Reset (POR)" for details			
D004	SVDD	<b>VDD Rise Rate</b> to Ensure Internal Power-on Reset Signal	0.05	—		V/ms	See Section 5.3 "Power-on Reset (POR)" for details			
D005	Bvdd	Brown-out Reset Voltage (High/Medium/Low-Power mode) BORV<1:0> = 11 <sup>(2)</sup> BORV<1:0> = 10 BORV<1:0> = 01 BORV<1:0> = 00	1.69 1.88 2.53 2.82	1.8 2.0 2.7 3.0	1.91 2.12 2.86 3.18					

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

2: The device will operate normally until Brown-out Reset occurs, even though VDD may be below VDDMIN.

#### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial/Extended)

PIC18F87K90 Family		$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Device	Тур	Max	Units	Conditions						
	Power-Down Current (IPD)	(1)									
	All devices	10	500	nA	-40°C						
		20	500	nA	+25°C	VDD = 1.8V <sup>(4)</sup>					
		120	600	nA	+60°C	(Sleep mode)					
		630	1800	nA	+85°C	Regulator Disabled					
		4	9	μA	+125°C						
	All devices	50	700	μA	-40°C						
		60	700	nA	+25°C	VDD = 3.3V <sup>(4)</sup>					
		170	800	nA	+60°C	( <b>Sleep</b> mode)					
		700	2700	nA	+85°C	Regulator Disabled					
		5	11	μA	+125°C						
	All devices	350	1300	nA	-40°C						
		400	1400	nA	+25°C	VDD = 5V <sup>(5)</sup>					
		550	1500	nA	+60°C	(Sleep mode)					
		1350	4000	nA	+85°C	Regulator Enabled					
		6	12	μA	+125°C						

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).

- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).
- 6: LCD glass is not connected; resistor current is not included.
- **7:** 48 MHz maximum frequency at 125°C.

PIC18F87K90 Family			$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array} $								
Param No.	Device	Тур	Max	Units		Conditions					
	Supply Current (IDD) <sup>(2,3)</sup>										
	All devices	5.3	10	μA	-40°C						
		5.5	10	μA	+25°C	VDD = 1.8V <sup>(4)</sup>					
		5.5	10	μA	+85°C	Regulator Disabled					
		12	24	μA	+125°C						
	All devices	10	15	μA	-40°C						
		10	16	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	Fosc = 31 kHz ( <b>RC_RUN</b> mode, LF-INTOSC)				
		11	17	μA	+85°C	Regulator Disabled					
		15	35	μA	+125°C						
	All devices	70	180	μA	-40°C						
		80	185	μA	+25°C	Vdd = 5V <sup>(5)</sup>					
		90	190	μA	+85°C	Regulator Enabled					
		200	500	μA	+125°C	7					
	All devices	410	850	μA	-40°C						
		410	800	μA	+25°C	VDD = 1.8V <sup>(4)</sup>					
		410	830	μA	+85°C	Regulator Disabled					
		700	1500	μA	+125°C						
	All devices	680	990	μA	-40°C						
		680	960	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	Fosc = 1 MHz ( <b>RC RUN</b> mode,				
		670	950	μA	+85°C	Regulator Disabled	(RC_RON Mode, HF-INTOSC)				
		800	1700	μA	+125°C	V <sub>DD</sub> = 5V <sup>(5)</sup>					
	All devices	760	1400	μA	-40°C						
		780	1400	μA	+25°C						
		800	1500	μA	+85°C	Regulator Enabled					
		1200	2400	μA	+125°C						

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).

5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).

6: LCD glass is not connected; resistor current is not included.

7: 48 MHz maximum frequency at 125°C.

### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial/Extended) (Continued)

PIC18F87	7K90 Family	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Device	Тур М	Max	Units	Conditions					
	All devices	760	1300	μA	-40°C					
		760	1400	μA	+25°C	VDD = 1.8V <sup>(4)</sup>				
		770	1500	μA	+85°C	Regulator Disabled				
		800	1700	μA	+125°C					
	All devices	1.4	2.5	mA	-40°C					
		1.4	2.5	mA	+25°C	VDD = 3.3V <sup>(4)</sup>	Fosc = 4 MHz			
		1.4	2.5	mA	+85°C	Regulator Disabled	( <b>RC_RUN</b> mode, HF-INTOSC)			
		1.5	3.0	mA	+125°C					
	All devices	1.5	2.7	mA	-40°C					
		1.5	2.7	mA	+25°C	Vdd = 5V <sup>(5)</sup>				
		1.5	2.7	mA	+85°C	Regulator Enabled				
		1.6	3.3	mA	+125°C					

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).

5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).

**6:** LCD glass is not connected; resistor current is not included.

**7:** 48 MHz maximum frequency at 125°C.

### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial/Extended) (Continued)

PIC18F8	7K90 Family	Standard ( Operating			-40°C ≤ TA ≤	otherwise stated) +85°C for industrial +125°C for extended	
Param No.	Device	Тур	Max	Conditions	IS		
	Supply Current (IDD) Cont	(2,3)	•				
	All devices		5.5	μA	-40°C		
		2.1	5.7	μA	+25°C	VDD = 1.8V <sup>(4)</sup>	
		2.2	6.0	μA	+85°C	Regulator Disabled	
		10	20	μA	+125°C		
	All devices	3.7	7.5	μA	-40°C		
		3.9	7.8	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	Fosc = 31 kHz
		3.9	8.5	μA	+85°C	Regulator Disabled	( <b>RC_IDLE</b> mode, LF-INTOSC)
		12	24	μA	+125°C		
	All devices	70	180	μA	-40°C		
		80	190	μA	+25°C	VDD = 5V <sup>(5)</sup>	
		80	200	μA	+85°C	Regulator Enabled	
		200	420	μA	+125°C		
	All devices	330	650	μA	-40°C		
		330	640	μA	+25°C	VDD = 1.8V <sup>(4)</sup>	
		330	630	μA	+85°C	Regulator Disabled	
		500	850	μA	+125°C		
	All devices	520	850	μA	-40°C		Fosc = 1 MHz ( <b>RC_IDLE</b> mode, HF-INTOSC)
		520	900	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	
		520	850	μA	+85°C	Regulator Disabled	
		800	1200	μA	+125°C		
	All devices	590	940	μA	-40°C		
		600	960	μA	+25°C	VDD = 5V <sup>(5)</sup>	
		620	990	μA	+85°C	Regulator Enabled	
		1000	1400	μA	+125°C		
	All devices	470	770	μA	-40°C		
		470	770	μA	+25°C	VDD = 1.8V <sup>(4)</sup>	
		460	760	μA	+85°C	Regulator Disabled	
		700	1000	μA	+125°C		
	All devices	800	1400	μA	-40°C		Fosc = 4 MHz
		800	1350	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	( <b>RC_IDLE</b> mode,
		790	1300	μA	+85°C	Regulator Disabled	internal HF-INTOSC)
		1100	1400	μA	+125°C		)
	All devices	880	1600	μA	-40°C		
		890	1700	μA	+25°C	VDD = 5V <sup>(5)</sup>	
		910	1800	μA	+85°C	Regulator Enabled	
		1200	2200	μA	+125°C		

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).

5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).

- 6: LCD glass is not connected; resistor current is not included.
- **7:** 48 MHz maximum frequency at 125°C.

#### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial/Extended) (Continued)

PIC18F87K90 Family		$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array} $									
Param No.	Device	Тур	Max	Units	Conditions						
	Supply Current (IDD) Cont	(2,3)									
	All devices	130	390	μA	-40°C						
		130	390	μA	+25°C	VDD = 1.8V <sup>(4)</sup>					
		130	390	μA	+85°C	Regulator Disabled					
		250	500	μA	+125°C						
	All devices	270	790	μA	-40°C						
		270	790	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	Fosc = 1 MHz ( <b>PRI_RUN</b> mode,				
		270	790	μA	+85°C	Regulator Disabled	EC oscillator)				
		400	900	μA	+125°C		LC Oscillator)				
	All devices	430	990	μA	-40°C						
		450	980	μA	+25°C	VDD = 5V <sup>(5)</sup>					
		460	980	μA	+85°C	Regulator Enabled					
		600	1300	μA	+125°C						
	All devices	430	860	μA	-40°C						
		530	900	μA	+25°C	VDD = 1.8V <sup>(4)</sup>					
		490	880	μA	+85°C	Regulator Disabled					
		750	1600	μA	+125°C		Fosc = 4 MHz				
	All devices	850	1750	μA	-40°C						
		850	1700	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	( <b>PRI_RUN</b> mode,				
		850	1800	μA	+85°C	Regulator Disabled	EC oscillator)				
		1150	2400	μA	+125°C		,				
	All devices	1.1	2.7	mA	-40°C						
		1.1	2.6	mA	+25°C	VDD = 5V <sup>(5)</sup>					
		1.1	2.6	mA	+85°C	Regulator Enabled					
		2.0	4.0	mA	+125°C						
	All devices	12	19	mA	-40°C						
		12	19	mA	+25°C	VDD = 3.3V <sup>(4)</sup>					
		12	19	mA	+85°C	Regulator Disabled	Fosc = 64 MHz				
		13	22	mA	+125°C <sup>(7)</sup>		( <b>PRI_RUN</b> mode,				
	All devices	13	20	mA	-40°C	V <sub>DD</sub> = 5V <sup>(5)</sup> Regulator Enabled	EC oscillator)				
		13	20	mA	+25°C		,				
		13	20	mA	+85°C						
		14	23	mA	+125°C <sup>(7)</sup>						

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).
- 6: LCD glass is not connected; resistor current is not included.
- 7: 48 MHz maximum frequency at 125°C.

PIC18F8	PIC18F87K90 Family		$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Device	Тур	Max	Units	Conditions						
	Supply Current (IDD) Cont. <sup>(2,3)</sup>										
	All devices	3.3	5.6	mA	-40°C						
		3.3	5.5	mA	+25°C	VDD = 3.3V <sup>(4)</sup>					
		3.3	5.5	mA	+85°C	Regulator Disabled	Fosc = 16 MHz, ( <b>PRI_RUN</b> mode, 4 MHz EC oscillator with PLL)				
		3.6	6.0	mA	+125°C						
	All devices	3.5	5.9	mA	-40°C						
		3.5	5.8	mA	+25°C	VDD = 5V <sup>(5)</sup>					
		3.5	5.8	mA	+85°C	Regulator Enabled					
		3.8	7.0	mA	+125°C						
	All devices	12	18	mA	-40°C						
		12	18	mA	+25°C	VDD = 3.3V <sup>(4)</sup>					
		12	18	mA	+85°C	Regulator Disabled					
		13	22	mA	+125°C <sup>(7)</sup>		Fosc = 64 MHz,				
	All devices	13	20	mA	-40°C	VDD = 5V <sup>(5)</sup>	(PRI_RUN mode, 16 MHz EC oscillator with PLL)				
		13	20	mA	+25°C						
		13	20	mA	+85°C	Regulator Enabled					
		14	24	mA	+125°C <sup>(7)</sup>						

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).
- 6: LCD glass is not connected; resistor current is not included.
- 7: 48 MHz maximum frequency at 125°C.

#### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial/Extended) (Continued)

PIC18F8	7K90 Family	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array} $										
Param No.	Device	Тур	Max	Units		Conditions						
	Supply Current (IDD) Cont	(2,3)										
	All devices	42	73	μA	-40°C							
		42	73	μA	+25°C	VDD = 1.8V <sup>(4)</sup>						
		43	74	μA	+85°C	Regulator Disabled						
		53	100	μA	+125°C							
	All devices	110	190	μA	-40°C							
		110	195	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	Fosc = 1 MHz ( <b>PRI_IDLE</b> mode,					
		110	195	μA	+85°C	Regulator Disabled	EC oscillator)					
		130	250	μA	+125°C							
	All devices	280	450	μA	-40°C							
		290	440	μA	+25°C	VDD = 5V <sup>(5)</sup>						
		300	460	μA	+85°C	Regulator Enabled						
		330	500	μA	+125°C							
	All devices	160	360	μA	-40°C							
		160	360	μA	+25°C	VDD = 1.8V <sup>(4)</sup>						
		170	370	μA	+85°C	Regulator Disabled						
		200	400	μA	+125°C							
	All devices	330	650	μA	-40°C		Fosc = 4 MHz ( <b>PRI_IDLE</b> mode,					
		340	660	μA	+25°C	VDD = 3.3V <sup>(4)</sup>						
		340	660	μA	+85°C	Regulator Disabled	EC oscillator)					
		370	700	μA	+125°C		, , , , , , , , , , , , , , , , , , , ,					
	All devices	510	900	μA	-40°C							
		520	950	μA	+25°C	VDD = 5V <sup>(5)</sup>						
		540	990	μA	+85°C	Regulator Enabled						
		600	1200	μA	+125°C							
	All devices	4.7	9	mA	-40°C							
		4.8	9	mA	+25°C	VDD = 3.3V <sup>(4)</sup>						
		4.8	10	mA	+85°C	Regulator Disabled	Fosc = 64 MHz					
		5.2	12	mA	+125°C <sup>(7)</sup>		( <b>PRI IDLE</b> mode,					
	All devices	5.1	11	mA	-40°C		EC oscillator)					
		5.1	11	mA	+25°C	VDD = 5V <sup>(5)</sup>						
		5.2	12	mA	+85°C	Regulator Enabled						
		5.7	14	mA	+125°C <sup>(7)</sup>							

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- 3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).
- 6: LCD glass is not connected; resistor current is not included.
- 7: 48 MHz maximum frequency at 125°C.

PIC18F87K90 Family		$ \begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Device	Тур	Max	Units		Conditions				
	Supply Current (IDD) Cont	( <mark>2,3</mark> )								
	All devices	3.7	8.5	μA	-40°C					
		5.4	10	μA	+25°C	VDD = 1.8V <sup>(4)</sup>				
		6.6	13	μA	+85°C	Regulator Disabled				
		13	30	μA	+125°C					
	All devices	8.7	18	μA	-40°C		Fosc = 32 kHz <sup>(3)</sup> (SEC_RUN mode, SOSCSEL = 01)			
		10	20	μA	+25°C	VDD = 3.3V <sup>(4)</sup>				
		12	23	μA	+85°C	Regulator Disabled				
		25	60	μA	+125°C					
	All devices	60	160	μA	-40°C					
		90	190	μA	+25°C	VDD = 5V <sup>(5)</sup>				
		100	240	μA	+85°C	Regulator Enabled				
		200	450	μA	+125°C					
	All devices	1.2	4	μA	-40°C					
		1.7	5	μA	+25°C	VDD = 1.8V <sup>(4)</sup>				
		2.6	6	μA	+85°C	Regulator Disabled				
		9	20	μA	+125°C					
	All devices	1.6	7	μA	-40°C		$\Gamma_{000} = 20  \mu \mu = (3)$			
		2.8	9	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	Fosc = 32 kHz <sup>(3)</sup> ( <b>SEC IDLE</b> mode,			
		4.1	10	μA	+85°C	Regulator Disabled	SOSCSEL = 01)			
		17	40	μA	+125°C					
	All devices	60	150	μA	-40°C					
		80	180	μA	+25°C	VDD = 5V <sup>(5)</sup>				
		100	240	μA	+85°C	Regulator Enabled				
		180	440	μA	+125°C					

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSS, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).

5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).

6: LCD glass is not connected; resistor current is not included.

7: 48 MHz maximum frequency at 125°C.

PIC18F8	7K90 Family	Standard ( Operating t			-40°C ≤ TA ≤	tions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended		
Param No.	Device	Тур	Max	Units		Conditions		
	Module Differential Currer	nts (∆lwDT, ⊿	Albor, $\Delta$	IHLVD, ∆	OSCB, ∆IAD)			
D022	Watchdog Timer							
(∆IWDT)	All devices	0.3	1	μΑ	-40°C			
		0.3	1	μA	+25°C	VDD = 1.8V <sup>(4)</sup>		
		0.3	1	μA	+85°C	Regulator Disabled		
		0.5	2	μA	+125°C			
	All devices	0.6	2	μA	-40°C			
		0.6	2	μA	+25°C	VDD = 3.3V <sup>(4)</sup>		
		0.7	2	μA	+85°C	Regulator Disabled		
		1	3	μA	+125°C			
	All devices	0.6	2	μA	-40°C			
		0.6	2	μA	+25°C	VDD = 5V <sup>(5)</sup>		
		0.7	2	μA	+85°C	Regulator Enabled		
		1.5	4	μA	+125°C			
D022A	Brown-out Reset					•		
( $\Delta$ IBOR)	All devices	4.6	19	μA	-40°C			
( $\Delta$ IBOR)		4.5	20	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	Lligh Dowor DOD	
		4.7	20	μA	+85°C	Regulator Disabled	High-Power BOR	
		18	40	μA	+125°C			
	All devices	4.2	20	μA	-40°C			
		4.3	20	μA	+25°C	VDD = 5V <sup>(5)</sup>	Llinh Dawar DOD	
		4.4	20	μA	+85°C	Regulator Enabled	High-Power BOR	
		20	40	μA	+125°C			
D022B	High/Low-Voltage Detect					•		
(∆Ihlvd)	All devices	3.8	9	μΑ	-40°C			
		4.2	9	μA	+25°C	VDD = 1.8V <sup>(4)</sup>		
		4.3	10	μA	+85°C	Regulator Disabled		
		4.5	12	μA	+125°C			
	All devices	4.5	11	μA	-40°C			
		4.8	12	μA	+25°C	VDD = 3.3V <sup>(4)</sup>		
		4.8	12	μA	+85°C	Regulator Disabled		
		5.0	14	μA	+125°C	7		
	All devices	4.9	13	μA	-40°C			
		4.9	13	μΑ	+25°C	VDD = 5V <sup>(5)</sup>		
		4.9	13	μA	+85°C	Regulator Enabled		
		5.3	15	μA	+125°C			

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).
- 6: LCD glass is not connected; resistor current is not included.
- **7:** 48 MHz maximum frequency at 125°C.

PIC18F8	PIC18F87K90 Family		$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array} $									
Param No.	Device	Тур	Max	Units		Condition	s					
D025	Real-Time Clock/Calendar with SOSC Oscillator											
( $\Delta$ IRTCC)	All devices	0.7	2.7	μA	-40°C							
		0.7	2.7	μA	+25°C	VDD = 1.8V <sup>(4)</sup>						
		1.1	2.8	μA	+60°C	Regulator Disabled						
		1.1	2.9	μA	+85°C	Regulator Disabled						
		2.2	4.4	μA	+125°C							
	All devices	1.2	2.9	μA	-40°C							
		1.1	2.8	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	32.768 kHz, SOSCGO = 1					
		2	4.6	μA	+60°C	- Regulator Disabled						
		2	4.8	μA	+85°C							
		4	6.5	μA	+125°C							
	All devices	1.5	4.4	μA	-40°C							
		1.5	4.4	μA	+25°C	VDD = 5V <sup>(5)</sup>						
		1.7	4.7	μA	+60°C	Regulator Enabled						
		1.7	4.7	μA	+85°C							
		3.5	6.0	μA	+125°C							
D025B	LCD Internal Biasing	-	-									
( $\Delta$ ILCD)	PIC18FXXK90	0.6	2.8	μA	-40°C							
		0.6	2.8	μA	+25°C	VDD = 1.8V <sup>(4)</sup>						
		0.7	3.4	μA	+85°C	Regulator Disabled						
		0.8	5.5	μA	+125°C							
	PIC18FXXK90	1.1	3.9	μA	-40°C		Internal biasing <sup>(6)</sup>					
		1.0	3.9	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	1/4 Multiplex mode					
		1.1	4.5	μA	+85°C	Regulator Disabled	Type-A wave form					
		1.2	6.6	μA	+125°C	1	LCD clock is internal RC					
	PIC18FXXK90	1.3	5.8	μA	-40°C							
		1.2	5.8	μA	+25°C	VDD = 5V						
		1.6	6.5	μA	+85°C	Regulator Enabled						
		1.8	9.8	μA	+125°C	1						

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or Vss, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.
- 4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).
- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).
- 6: LCD glass is not connected; resistor current is not included.
- **7:** 48 MHz maximum frequency at 125°C.

### 31.2 DC Characteristics: Power-Down and Supply Current PIC18F87K90 Family (Industrial/Extended) (Continued)

PIC18F87I	PIC18F87K90 Family		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$							
Param No.	Device	Тур	Max	Units		Conditions				
D025B	LCD External Biasing									
(∆ILCD)	PIC18FXXK90	0.3	1.4	μA	-40°C					
		0.3	1.4	μA	+25°C	VDD = 1.8V <sup>(4)</sup>				
		0.7	1.7	μA	+85°C	Regulator Disabled				
		0.8	2.3	μA	+125°C					
	PIC18FXXK90	0.7	2.9	μA	-40°C		External biasing <sup>(6)</sup>			
		0.7	3.5	μA	+25°C	VDD = 3.3V <sup>(4)</sup>	1/4 Multiplex mode			
		1.1	3.9	μA	+85°C	Regulator Disabled	Type-A wave form			
		1.2	5.8	μA	+125°C		LCD clock is internal RC			
	PIC18FXXK90	0.8	3.3	μA	-40°C					
		1.1	4.1	μA	+25°C	Vdd = 5V				
		1.1	4.2	μA	+85°C	Regulator Enabled				
		1.3	6.2	μA	+125°C					

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in a high-impedance state and tied to VDD or VSs, and all features that add delta current are disabled (such as WDT, SOSC oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: Standard, low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

4: Voltage regulator disabled (ENVREG = 0, tied to Vss, RETEN (CONFIG1L<0>) = 1).

- 5: Voltage regulator enabled (ENVREG = 1, tied to VDD, SRETEN (WDTCON<4>) = 1 and RETEN (CONFIG1L<0>) = 0).
- 6: LCD glass is not connected; resistor current is not included.
- **7:** 48 MHz maximum frequency at 125°C.

### 31.3 DC Characteristics: PIC18F87K90 Family (Industrial/Extended)

DC CHA	ARACTE	RISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions			
	VIL	Input Low Voltage							
		All I/O Ports:							
D030		with TTL Buffer	Vss	0.15 Vdd	V	VDD < 4.5V			
D031		with Schmitt Trigger Buffer	—	0.8	V	$4.5 \le V$ DD $\le 5.5V$			
		RC3, RC4	Vss	0.2 VDD	V	VDD < 4.5			
		RD5, RD6	Vss	1.5	V	$4.5 \le V$ DD $\le 5.5V$			
D031A		RC3, RC4	Vss	0.3 VDD	V	I <sup>2</sup> C™ enabled			
D031B		RD5, RD6	Vss	0.8	V	SMBus enabled			
D032		MCLR	Vss	0.2 VDD	V				
D033		OSC1	Vss	0.2 VDD	V	LP, XT, HS, HSPLL modes			
D033A		OSC1	Vss	0.2 Vdd	V	EC, ECPLL modes			
D034		SOSCI	Vss	0.3 VDD	V				
	Viн	Input High Voltage							
		I/O Ports:							
D040		with TTL Buffer	0.25 VDD	Vdd	V	VDD < 4.5V			
			2.0	Vdd		$4.5 \le V$ DD $\le 5.5V$			
D041		with Schmitt Trigger Buffer	0.8 Vdd	Vdd	V				
		RC3, RC4	0.7 Vdd	Vdd	V	VDD < 4.5			
		RD5, RD6	3V	5.5	V	$4.5 \le V$ DD $\le 5.5V$			
D041A		RC3, RC4	0.7 Vdd	Vdd	V	I <sup>2</sup> C enabled			
D041B		RD5, RD6	2.1	Vdd	V	SMBus enabled			
D042		MCLR	0.8 Vdd	Vdd	V				
D043		OSC1	0.7 Vdd	Vdd	V	LP, XT, HS, HSPLL modes			
D043A		OSC1	0.8 Vdd	Vdd	V	EC, ECPLL modes			
D044		SOSCI	0.7 Vdd	Vdd	V				
	lı∟	Input Leakage Current <sup>(1)</sup>							
D060		I/O Ports	±50	±200	nA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in \ at \ High-Impedance} \end{split}$			
D061		MCLR		±5	μA	$Vss \leq Vpin \leq Vdd$			
D063		OSC1		±5	μA	$Vss \leq V PIN \leq V DD$			
	IPU	Weak Pull-up Current							
D070	IPURB	PORTB Weak Pull-up Current	50	400	μA	VDD = 3.3V, VPIN = VSS			

Note 1: Negative current is defined as current sourced by the pin.

### 31.3 DC Characteristics: PIC18F87K90 Family (Industrial/Extended) (Continued)

DC CHA	ARACTE	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
	Vol	Output Low Voltage					
D080		I/O Ports:					
		PORTA,PORTB,PORTC	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +125°C	
		PORTD, PORTE, PORTF, PORTG, PORTH, PORTJ	_	0.6	V	IOL = 3.5 mA, VDD = 4.5V, -40°C to +125°C	
D083		OSC2/CLKO (EC modes)	_	0.6	V	IOL = 1.6 mA, VDD = 5.5V, -40°C to +125°C	
	Vон	Output High Voltage <sup>(1)</sup>					
D090		I/O Ports:					
		PORTA,PORTB,PORTC	VDD - 0.7	—	V	ІОн = -3 mA, VDD = 4.5V, -40°C to +125°C	
		PORTD, PORTE, PORTF, PORTG, PORTH, PORTJ	VDD - 0.7	—	V	ІОн = -2 mA, VDD = 4.5V, -40°C to +125°C	
D092		OSC2/CLKO (INTOSC, EC modes)	Vdd - 0.7	—	V	ІОн = -1 mA, VDD = 5.5V, -40°C to +125°C	
		Capacitive Loading Specs on Output Pins					
D100	COSC2	OSC2 Pin	_	20	pF	In HS mode when external clock is used to drive OSC1	
D101	Сю	All I/O Pins and OSC2	_	50	pF	To meet the AC Timing Specifications	
D102	Св	SCLx, SDAx	_	400	pF	I <sup>2</sup> C™ Specification	

**Note 1:** Negative current is defined as current sourced by the pin.

### 31.4 DC Characteristics: CTMU Current Source Specifications

DC CH	ARACT	ERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 1.8V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$					
Param No.	Sym	Characteristic	Min	Min Typ <sup>(1)</sup> Max Units			Conditions	
	IOUT1	CTMU Current Source, Base Range	_	550		nA	CTMUICON<1:0> = 01	
	IOUT2	CTMU Current Source, 10x Range	—	5.5	_	μA	CTMUICON<1:0> = 10	
	IOUT3	CTMU Current Source, 100x Range	_	55		μA	CTMUICON<1:0> = 11	

**Note 1:** Nominal value at center point of current trim range (CTMUICON<7:2> = 000000).

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.		Characteristic	Min	Typ†	Max	Units	Conditions
		Internal Program Memory Programming Specifications <sup>(1)</sup>					
D110	Vpp	Voltage on MCLR/VPP/RE5 pin	VDD + 1.5	_	9	V	(Note 3)
D113	IDDP	Supply Current during Programming	—	—	10	mA	
		Data EEPROM Memory					(Note 2)
D120	ED	Byte Endurance	100K	—	—	E/W	-40°C to +125°C
D121	Vdrw	VDD for Read/Write	1.8	—	5.5	V	Using EECON to read/write ENVREG tied to VDD
			1.8	—	3.6	V	Using EECON to read/write ENVREG tied to Vss
D122	TDEW	Erase/Write Cycle Time	—	4	_	ms	
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated
D124	TREF	Number of Total Erase/Write Cycles before Refresh <sup>(2)</sup>	1M	10M	—	E/W	-40°C to +125°C
		Program Flash Memory					
D130	Eр	Cell Endurance	10K	_		E/W	-40°C to +125°C
D131	Vpr	VDD for Read	1.8	_	5.5	V	ENVREG tied to VDD
			1.8	_	3.6	V	ENVREG tied to Vss
D132B	Vpew	Voltage for Self-Timed Erase or Write Operations	4.0				
<b>D</b> 4 0 0 4	-		1.8	_	5.5	V	ENVREG tied to VDD
D133A	TIW	Self-Timed Write Cycle Time		2	_	ms	
D134	TRETD	Characteristic Retention	40	_	_	Year	Provided no other specifications are violated
D135	IDDP	Supply Current during Programming		_	10	mA	
D140	TWE	Writes per Erase Cycle		_	1		For each physical address

#### TABLE 31-1: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** These specifications are for programming the on-chip program memory through the use of table write instructions.

2: Refer to Section 8.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

**3:** The MPLAB<sup>®</sup> ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.

### TABLE 31-2: COMPARATOR SPECIFICATIONS

Operating	<b>Operating Conditions:</b> $1.8V \le VDD \le 5V$ , $-40^{\circ}C \le TA \le +125^{\circ}C$ (unless otherwise stated)								
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments		
D300	VIOFF	Input Offset Voltage	—	±5.0	40	mV			
D301	VICM	Input Common-Mode Voltage	_	—	AVDD - 1.5	V			
D302	CMRR	Common-Mode Rejection Ratio	55	—	_	dB			
D303	TRESP	Response Time <sup>(1)</sup>	_	150	400	ns			
D304	Тмс2оv	Comparator Mode Change to Output Valid*	_	—	10	μS			

**Note 1:** Response time measured with one comparator input at (AVDD – 1.5)/2, while the other input transitions from Vss to VDD.

### TABLE 31-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating	<b>Operating Conditions:</b> $1.8V \le V_{DD} \le 5V$ , $-40^{\circ}C \le TA \le +125^{\circ}C$ (unless otherwise stated)								
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments		
D310	VRES	Resolution	_	VDD/32		LSb			
D311	VRAA	Absolute Accuracy	—	—	1/2	LSb			
D312	VRur	Unit Resistor Value (R)	—	2k	_	Ω			
D313	TSET	Settling Time <sup>(1)</sup>	—	—	10	μS			

**Note 1:** Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'.

#### TABLE 31-4: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operatir	<b>Dperating Conditions:</b> $-40^{\circ}C \le TA \le +125^{\circ}C$ (unless otherwise stated)								
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments		
	VRGOUT	Regulator Output Voltage		3.3		V			
	Cefc	External Filter Capacitor Value	4.7	10		μF	Capacitor must be low-ESR, a low series resistance (< 5Ω)		

### 31.5 AC (Timing) Characteristics

#### 31.5.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	8	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-Impedance)	V	Valid
L	Low	Z	High-Impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I <sup>2</sup> C s	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		


### 31.5.2 TIMING CONDITIONS

The temperature and voltages specified in Table 31-5 apply to all timing specifications unless otherwise noted. Figure 31-3 specifies the load conditions for the timing specifications.


#### TABLE 31-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
AC CHARACTERISTICS	$-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
	Operating voltage VDD range as described in <b>Section 31.1</b> and <b>Section 31.3</b> .						

#### FIGURE 31-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



### 31.5.3 TIMING DIAGRAMS AND SPECIFICATIONS



#### TABLE 31-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	64	MHz	EC, ECIO Oscillator mode, -40°C $\leq$ TA $\leq$ +85°C
			DC	48	MHz	$-40^{\circ}C \leq TA \leq +125^{\circ}C$
		Oscillator Frequency <sup>(1)</sup>	DC	4	MHz	RC Oscillator mode
			0.1	4	MHz	XT Oscillator mode
			4	16	MHz	HS Oscillator mode
			4	16	MHz	HS + PLL Oscillator mode
			5	33	kHz	LP Oscillator mode
1	Tosc	External CLKIN Period <sup>(1)</sup>	15.6	—	ns	EC, ECIO Oscillator mode
		Oscillator Period <sup>(1)</sup>	250	—	ns	RC Oscillator mode
			250	10,000	ns	XT Oscillator mode
			40 62.5	250 250	ns	HS Oscillator mode HS + PLL Oscillator mode
			5	200	ns µS	LP Oscillator mode
2	Тсү	Instruction Cycle Time <sup>(1)</sup>	62.5	—	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30	—	ns	XT Oscillator mode
	TosH	High or Low Time	2.5	_	μs	LP Oscillator mode
			10	_	ns	HS Oscillator mode
4	TosR,	External Clock in (OSC1)	—	20	ns	XT Oscillator mode
	TosF	Rise or Fall Time	—	50	ns	LP Oscillator mode
			—	7.5	ns	HS Oscillator mode

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4		5	MHz	VDD = 1.8-5.5V
			4	—	16	MHz	VDD = 3.0-5.5V, -40°C to +85°C
			4	—	12	MHz	VDD = 3.0-5.5V, -40°C to +125°C
F11	Fsys	On-Chip VCO System Frequency	16	—	20	MHz	VDD = 1.8-5.5V
			16	—	64	MHz	VDD = 3.0-5.5V, -40°C to +85°C
			16	—	48	MHz	VDD = 3.0-5.5V, -40°C to +125°C
F12	t <sub>rc</sub>	PLL Start-up Time (Lock Time)	_		2	ms	
F13	$\Delta \text{CLK}$	CLKOUT Stability (Jitter)	-2		+2	%	

### TABLE 31-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 1.8V TO 5.5V)

† Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### TABLE 31-8: INTERNAL RC ACCURACY (INTOSC)

			$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ industerial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ extended} \end{array}$							
Param No.		Min	Тур	Max	Units	Conditions				
OA1	HF-INTOSC Accuracy @ Freq	= 16 MHz	, 8 MHz,	4 MHz, 2 I	MHz, 1	MHz, 500 kHz, 250	kHz <sup>(1)</sup>			
		-2	_	2	%	+25°C	VDD = 3.0-5.0V			
		-5	—	5	%	-40°C to +85°C	VDD = 3.0-5.0V			
		-5	_	5	%	-40°C to +85°C	VDD = 1.8-5.0V			
		-10	—	10	%	-40°C to +125°C	VDD = 1.8-5.5V			
OA2	LF-INTOSC Accuracy @ Freq	= 31 kHz								
		-15	—	15	%	-40°C to +125°C	VDD = 1.8-5.0V			

**Note 1:** Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.





TABLE 31-9: CLKO AND I/O TIMING REQUIREMENTS
--

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
10	TosH2cĸL	OSC1 $\uparrow$ to CLKO $\downarrow$	—	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑	—	75	200	ns	(Note 1)
12	TCKR	CLKO Rise Time	—	15	30	ns	(Note 1)
13	ТскF	CLKO Fall Time	—	15	30	ns	(Note 1)
14	TckL2IoV	CLKO $\downarrow$ to Port Out Valid	_		0.5 Tcy + 20	ns	
15	TioV2скH	Port In Valid before CLKO ↑	0.25 Tcy + 25			ns	
16	TckH2iol	Port In Hold after CLKO ↑	0			ns	
17	TosH2IoV	OSC1 ↑ (Q1 cycle) to Port Out Valid	_	50	150	ns	
18	TosH2ıol	OSC1 <sup>↑</sup> (Q2 cycle) to Port Input Invalid (I/O in hold time)	100	—	—	ns	
19	TioV2osH	Port Input Valid to OSC1 ↑ (I/O in setup time)	0	—	—	ns	
20	TIOR	Port Output Rise Time	—	10	25	ns	
21	TIOF	Port Output Fall Time		10	25	ns	
22†	Tinp	INTx pin High or Low Time	20		—	ns	
23 <mark>†</mark>	Trbp	RB<7:4> Change INTx High or Low Time	Тсү		—	ns	


† These parameters are asynchronous events not related to any internal clock edges.

**Note 1:** Measurements are taken in EC mode, where CLKO output is 4 x Tosc.



### FIGURE 31-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING


### FIGURE 31-7: BROWN-OUT RESET TIMING



#### TABLE 31-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2		—	μS	VDD = 3.3-5.0V, -40°C to +85°C
			5	_	_	μS	VDD = 3.3-5.0V
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	—	4.00	—	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc		1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	_	65.5	140	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μS	
35	TBOR	Brown-out Reset Pulse Width	200	—	—	μS	$VDD \le BVDD$ (see D005)
36	TIRVST	Time for Internal Reference Voltage to become Stable	—	25	—	μS	
37	Thlvd	High/Low-Voltage Detect Pulse Width	200		_	μS	$V D D \leq V H L V D$
38	TCSD	CPU Start-up Time	5		10	μS	
39	TIOBST	Time for INTOSC to Stabilize	_	1	_	μS	





#### TABLE 31-11: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

		rating Conditions (unless the conditions) of the conditions (unless the conditions) of the condition of the condition (in the condition of th		)				
Param No.	Sym	Charact	eristic	Min	Тур	Max	Units	Conditions
D420		HLVD Voltage on VDD	HLVDL<3:0> = 0000	1.80	1.86	1.90	V	
		Transition High-to-Low	HLVDL<3:0> = 0001	2.03	2.12	2.13	V	
			HLVDL<3:0> = 0010	2.24	2.33	2.35	V	
			HLVDL<3:0> = 0011	2.40	2.49	2.53	V	
			HLVDL<3:0> = 0100	2.50	2.59	2.62	V	
			HLVDL<3:0> = 0101	2.70	2.75	2.84	V	
			HLVDL<3:0> = 0110	2.82	2.93	2.97	V	
			HLVDL<3:0> = 0111	2.95	3.07	3.10	V	
			HLVDL<3:0> = 1000	3.24	3.30	3.41	V	
			HLVDL<3:0> = 1001	3.42	3.48	3.59	V	
			HLVDL<3:0> = 1010	3.61	3.67	3.79	V	
			HLVDL<3:0> = 1011	3.82	3.87	4.01	V	
			HLVDL<3:0> = 1100	4.06	4.21	4.26	V	
			HLVDL<3:0> = 1101	4.33	4.42	4.55	V	
			HLVDL<3:0> = 1110	4.64	4.77	4.87	V	







TABLE 31-12:	TIMER0 AND TIMER1	EXTERNAL	CLOCK REQUIREMENTS
--------------	-------------------	----------	--------------------


Param No.	Symbol		Characteristic	;	Min	Max	Units	Conditions
40	T⊤0H	T0CKI High Pulse Width		No prescaler	0.5 Tcy + 20	—	ns	
				With prescaler	10	_	ns	
41	T⊤0L	T0CKI Low P	ulse Width	No prescaler	0.5 Tcy + 20	—	ns	
				With prescaler	10	_	ns	
42	TT0P	T0CKI Period		No prescaler	Tcy + 10	_	ns	
				With prescaler	Greater of: 20 ns or (TcY + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	T⊤1H	1H T1CKI High Time	Synchronous, n	Synchronous, no prescaler		—	ns	
			Synchronous, with prescaler		10	—	ns	
			Asynchronous		30	_	ns	
46	T⊤1L	T1CKI Low	Synchronous, no prescaler		0.5 Tcy + 5	_	ns	
		Time	Synchronous, with prescaler		10	—	ns	
			Asynchronous		30	_	ns	
47	TT1P	T1P T1CKI Input Period	Synchronous		Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	_	ns	
	F⊤1	T1CKI Oscilla	itor Input Freque	ncy Range	DC	50	kHz	
48	TCKE2TMRI	Delay from Ex Timer Increm	kternal T1CKI Clo ent	ock Edge to	2 Tosc	7 Tosc	_	

### FIGURE 31-10: CAPTURE/COMPARE/PWM TIMINGS (ECCP1, ECCP2 MODULES)




### TABLE 31-13: CAPTURE/COMPARE/PWM REQUIREMENTS (ECCP1, ECCP2 MODULES)

Param No.	Symbol	с	haracteristic	Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescaler	0.5 Tcy + 20		ns	
	Time	With prescaler	10	—	ns		
51	ТссН	CCPx Input	No prescaler	0.5 Tcy + 20	_	ns	
		High Time	With prescaler	10	_	ns	
52	TCCP	CCPx Input Perio	od	<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fal	ll Time	—	25	ns	
54	TCCF	CCPx Output Fal	II Time	—	25	ns	



#### TABLE 31-14: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)


Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2	1.5 Tcy + 40	_	ns	
74	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	40	_	ns	
75	TDOR	SDOx Data Output Rise Time	_	25	ns	
76	TdoF	SDOx Data Output Fall Time	—	25	ns	
78	TscR	SCKx Output Rise Time (Master mode)	—	25	ns	
79	TscF	SCKx Output Fall Time (Master mode)	_	25	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		50	ns	



#### FIGURE 31-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

TABLE 31-15:	: EXAMPLE SPI MODE REQUIREMENTS (MASTER	MODE, $CKE = 1$ )
--------------	---	-------------------

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
73A	Тв2в	Last Clock Edge of Byte 1 to the 1st Clock Edge of Byte 2	1.5 Tcy + 40	—	ns	
74	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	40	_	ns	
75	TDOR	SDOx Data Output Rise Time	_	25	ns	
76	TDOF	SDOx Data Output Fall Time	_	25	ns	
78	TscR	SCKx Output Rise Time (Master mode)	—	25	ns	
79	TscF	SCKx Output Fall Time (Master mode)	_	25	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	50	ns	
81	TDOV2scH, TDOV2scL	SDOx Data Output Setup to SCKx Edge	Тсү	—	ns	




#### TABLE 31-16: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ Input		3 Тсү		ns	
70A	TssL2WB	SSx to write to SSPxBUF		3 Tcy		ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge		20		ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2		1.5 Tcy + 40		ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx I	Edge	40	_	ns	
75	TDOR	SDOx Data Output Rise Time		—	25	ns	
76	TDOF	SDOx Data Output Fall Time		—	25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	9	10	50	ns	
78	TscR	SCKx Output Rise Time (Master mode)		_	25	ns	
79	TscF	SCKx Output Fall Time (Master mode)		—	25	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		—	50	ns	
83	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge		1.5 Tcy + 40		ns	

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.




#### FIGURE 31-14: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	, $\overline{SSx}$ ↓ to SCKx ↓ or SCKx ↑ Input		3 Тсү	-	ns	
70A	TssL2WB	SSx to write to SSPxBUF		3 Tcy		ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40		ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First	1.5 Tcy + 40	_	ns	(Note 2)	
74	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCI	40	_	ns		
75	TDOR	SDOx Data Output Rise Time		25	ns		
76	TDOF	SDOx Data Output Fall Time	_	25	ns		
77	TssH2doZ	SSx ↑ to SDOx Output High-Impedance		10	50	ns	
78	TscR	SCKx Output Rise Time (Master mo			25	ns	
79	TscF	SCKx Output Fall Time (Master mode)		_	25	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		_	50	ns	
82	TssL2DoV	SDOx Data Output Valid after $\overline{\mathrm{SSx}}\downarrow$ Edge		—	50	ns	
83	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge		1.5 Tcy + 40	_	ns	

#### TABLE 31-17: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Note 1: Requires the use of Parameter #73A.


**2:** Only if Parameter **#71A** and **#72A** are used.



### TABLE 31-18: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
90	Tsu:sta	Start Condition	100 kHz mode	4700	_	ns	Only relevant for Repeated	
		Setup Time	400 kHz mode	600	_		Start condition	
91	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first	
		Hold Time	400 kHz mode	600	_		clock pulse is generated	
92	TSU:STO	Stop Condition	100 kHz mode	4700	—	ns		
		Setup Time	400 kHz mode	600	_			
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns		
		Hold Time	400 kHz mode	600	_			






Param. No.	Symbol	Characteris	tic	Min	Max	Units	Conditions	
100	Тнідн	Clock High Time	100 kHz mode	4.0		μS		
			400 kHz mode	0.6	_	μS		
			MSSP module	1.5 TCY	_			
101	TLOW	Clock Low Time	100 kHz mode	4.7	_	μS		
			400 kHz mode	1.3	—	μS		
			MSSP module	1.5 TCY	—			
102	TR	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns		
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF	
103	TF	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns		
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF	
90	Tsu:sta	Start Condition Setup Time	100 kHz mode	4.7	—	μS	Only relevant for Repeated	
			400 kHz mode	0.6	—	μS	Start condition	
91	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	_	μS	After this period, the first cloc	
			400 kHz mode	0.6	_	μS	pulse is generated	
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns		
			400 kHz mode	0	0.9	μS		
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	(Note 2)	
			400 kHz mode	100	—	ns		
92	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7	_	μS		
			400 kHz mode	0.6	_	μS		
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)	
			400 kHz mode		—	ns		
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free before	
			400 kHz mode	1.3	_	μS	a new transmission can start	
D102	Св	Bus Capacitive Loading		—	400	pF		

### TABLE 31-19: I<sup>2</sup>C<sup>™</sup> BUS DATA REQUIREMENTS (SLAVE MODE)

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I<sup>2</sup>C<sup>™</sup> bus device can be used in a Standard mode I<sup>2</sup>C bus system, but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCLx line is released.





### TABLE 31-20: MSSP I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)			
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	1	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	]	

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C^{TM}$  pins.





FIGURE 31-18: MSSP I<sup>2</sup>C<sup>™</sup> BUS DATA TIMING

Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)		_	
			400 kHz mode	2(Tosc)(BRG + 1)	—	_	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)		—	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	—		
			400 kHz mode	2(Tosc)(BRG + 1)	—	_	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—	_	
102	TR	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	—	300	ns	
103	TF	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	_	100	ns	
90	TSU:STA	A Start Condition Setup Time	100 kHz mode	2(Tosc)(BRG + 1)		_	Only relevant for Repeated
			400 kHz mode	2(Tosc)(BRG + 1)		—	Start condition
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)		—	
91 T	Thd:sta	Start Condition Hold Time	100 kHz mode	2(Tosc)(BRG + 1)		_	After this period, the first
			400 kHz mode	2(Tosc)(BRG + 1)		—	clock pulse is generated
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)		—	
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μS	
			1 MHz mode <sup>(1)</sup>	_		ns	
107	TSU:DAT	DAT Data Input Setup Time	100 kHz mode	250		ns	(Note 2)
			400 kHz mode	100	_	ns	
			1 MHz mode <sup>(1)</sup>	_		ns	
92	Tsu:sto	STO Stop Condition Setup Time	100 kHz mode	2(Tosc)(BRG + 1)			
			400 kHz mode	2(Tosc)(BRG + 1)		_	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)		_	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	_	3500	ns	
			400 kHz mode	_	1000	ns	
			1 MHz mode <sup>(1)</sup>	_		ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be free
			400 kHz mode	1.3	—	μS	before a new transmission
			1 MHz mode <sup>(1)</sup>	_	—	μS	can start
D102	Св	Bus Capacitive L	oading	_	400	pF	

### TABLE 31-21: MSSP I<sup>2</sup>C<sup>™</sup> BUS DATA REQUIREMENTS

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C^{TM}$  pins.


2: A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I<sup>2</sup>C bus system, but Parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, Parameter #102 + Parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released.



#### TABLE 31-22: EUSART/AUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Max	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER and SLAVE) Clock High to Data Out Valid	_	40	ns	
121	TCKRF	Clock Out Rise Time and Fall Time (Master mode)	—	20	ns	
122	TDTRF	Data Out Rise Time and Fall Time	_	20	ns	

#### FIGURE 31-20: EUSART/AUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 31-23: EUSART/AUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER and SLAVE) Data Hold before $CKx \downarrow (DTx hold time)$	10		ns	
126	TCKL2DTL	Data Hold after CKx $\downarrow$ (DTx hold time)	15		ns	

### TABLE 31-24: ULTRA LOW-POWER WAKE-UP SPECIFICATIONS

	Standard Operating Conditions: $3.0V < VDD < 3.6V$ Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ (unless otherwise stated)								
Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments		
Dxxx	IULP	Ultra Low-Power Wake-up Sink Current	—	60			Net of I/O leakage and current sink at 1.6V on pin, VDD = 3.3V		


<sup>© 2009-2011</sup> Microchip Technology Inc.

### TABLE 31-25: A/D CONVERTER CHARACTERISTICS: PIC18F87K90 FAMILY (INDUSTRIAL/EXTENDED)

Param No.	Sym	Characteristic	Min	Тур	Max	Units	Conditions
A01	NR	Resolution	-		12	bit	$\Delta V \text{REF} \ge 5.0 V$
A03	EIL	Integral Linearity Error	_	±1	±6.0	LSB	ΔVREF = 5.0V
A04	Edl	Differential Linearity Error	_	±1	+3.0/-1.0	LSB	ΔVREF = 5.0V
A06	EOFF	Offset Error	_	±1	±9.0	LSB	ΔVREF = 5.0V
A07	Egn	Gain Error	_	±1	±8.0	LSB	ΔVREF = 5.0V
A10	_	Monotonicity <sup>(1)</sup>	_	_	_	_	$VSS \le VAIN \le VREF$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	3	_	Vdd - Vss	V	
A21	Vrefh	Reference Voltage High	Vss + 3.0V	_	VDD + 0.3V	V	
A22	Vrefl	Reference Voltage Low	Vss – 0.3V	_	Vdd - 3.0V	V	
A25	VAIN	Analog Input Voltage	VREFL	_	VREFH	V	
A30	Zain	Recommended Impedance of Analog Voltage Source	_	_	2.5	kΩ	
A50	IREF	VREF Input Current <sup>(2)</sup>	—	_	5 150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage.

2: VREFH current is from the RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from the RA2/AN2/VREF-/CVREF pin or VSs, whichever is selected as the VREFL source.



### TABLE 31-26: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
130	Tad	A/D Clock Period	0.8	12.5 <sup>(1)</sup>	μS	Tosc based, VREF $\geq$ 3.0V
			1.4	25 <sup>(1)</sup>	μS	VDD = 3.0V; TOSC based, VREF full range
				1	μS	A/D RC mode
				3	μS	VDD = 3.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) <sup>(2)</sup>	14	15	Tad	
132	TACQ	Acquisition Time <sup>(3)</sup>	1.4		μS	-40°C to +125°C
135	Tswc	Switching Time from Convert $\rightarrow$ Sample		(Note 4)		
137	TDIS	Discharge Time	0.2	—	μS	

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES registers may be read on the following TCY cycle.


3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50 $\Omega$ .

4: On the following cycle of the device clock.

NOTES:

### 32.0 PACKAGING INFORMATION

### 32.1 Package Marking Information




e: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

### 32.2 Package Details

The following sections give the technical details of the packages.

### 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149B Sheet 1 of 2

### 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	N		64	
Pitch	е		0.50 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	9.00 BSC		
Exposed Pad Width	E2	7.05	7.15	7.50
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	7.05	7.15	7.50
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20		

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149B Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensior	Dimension Limits		NOM	MAX	
Contact Pitch	E	0.50 BSC			
Optional Center Pad Width	W2			7.35	
Optional Center Pad Length	T2			7.35	
Contact Pad Spacing	C1		8.90		
Contact Pad Spacing	C2		8.90		
Contact Pad Width (X64)	X1			0.30	
Contact Pad Length (X64)	Y1			0.85	
Distance Between Pads	G	0.20			

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

### 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N		64		
Lead Pitch	е		0.50 BSC		
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	—	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E		12.00 BSC		
Overall Length	D		12.00 BSC		
Molded Package Width	E1		10.00 BSC		
Molded Package Length	D1		10.00 BSC		
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11° 12° 13°			
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

### 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

### 80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		5	
	<b>Dimension Limits</b>	MIN	NOM	MAX
Number of Leads	N		80	
Lead Pitch	e		0.50 BSC	
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	_	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		14.00 BSC	
Overall Length	D		14.00 BSC	
Molded Package Width	E1		12.00 BSC	
Molded Package Length	D1		12.00 BSC	
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

### 80-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM		
Dimensior	Dimension Limits		NOM	MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

### APPENDIX A: REVISION HISTORY

### **Revision A (September 2009)**

Original data sheet for PIC18F87K90 family devices.

### **Revision B (April 2010)**

Changes to Section 32.0 "Packaging Information", including new packaging diagrams. Changes to some of the values in Section 31.0 "Electrical Characteristics". The new Section 2.0 "Guidelines for Getting Started with PIC18FXXKXX Microcontrollers" has been added. Minor text edits throughout the document.

### **Revision C (March 2011)**

Updated notes for clamping diodes, updated D080, D090, D121, D131 and D310. Also, updated the absolute maximum specification for the I/O pin and the maximum specification for the input/output clamp current. The 64-lead QFN packaging diagram was updated.

### **Revision D (July 2011)**

Updated the specification values in Section 31.0 "Electrical Characteristics". Minor text edits throughout the document.

### APPENDIX B: MIGRATION FROM PIC18F85J90 AND PIC18F87J90 TO PIC18F87K90

Devices in the PIC18F87K90, PIC18F85J90 and PIC18F87J90 families are almost similar in their functions and features. Code can be migrated from the 18F85J90 to the PIC18F87K90 without many changes. The differences between the two device families are listed in Table B-1.

#### TABLE B-1: NOTABLE DIFFERENCES BETWEEN PIC18F87K90, PIC18F87J90 AND PIC18F85J90 FAMILIES

FAMILIES		r	
Characteristic	PIC18F87K90 Family	PIC18F87J90 Family	PIC18F85J90 Family
Max Operating Frequency	64 MHz	48 MHz	40 MHz
Max Program Memory	128 Kbytes	128 Kbytes	32 Kbytes
Data Memory	4 Kbytes	4 Kbytes	2 Kbytes
Program Memory Endurance	10,000 Write/Erase (minimum)	10,000 Write/Erase (minimum)	1,000 Write/Erase (minimum)
Single-Word Write for Flash	Yes	Yes	No
Oscillator Options	PLL can be used with INTOSC	Yes	PLL cannot be used with INTOSC
СТМИ	Yes	Yes	No
RTCC	Yes	Yes	No
SOSC Oscillator Options	Low-power oscillator option for SOSC	Low-power oscillator option for SOSC	No
TICKI Clock	T1CKI can be used as a clock without enabling the SOSC oscillator	No	No
INTOSC	Up to 16 MHz	8 MHz	8 MHz
SPI/I <sup>2</sup> C™	2	1	1
Timers	11	4	4
ECCP	3	No	No
ССР	7	2	2
Data EEPROM	Yes	No	No
Programmable BOR	Multiple level of BOR	No	No
WDT Prescale Options	22	16	16
5V Operation	Yes	No	No
nanoWatt XLP	Yes	No	No
Regulator	Yes	Yes	Yes
Low-Power BOR	Yes	No	No
ADC	24-Channel Differential (12-bit)	12-Channel Not differential (10-bit)	12-Channel Not Differential (10-bit)
Internal Temperature Sensor	Yes	No	No
Programmable HLVD	Yes	No	No
EUSART	2 EUSARTs	1 EUSART, 1 AUSART	1 EUSART, 1 AUSART
Comparators	3	2	2
Oscillator Options	14 options by OSC<3:0>	8 options by OSC<3:0>	8 options by OSC<3:0>
Ultra Low-Power Wake-up (ULPW)	Yes	No	No
Power-up Timer	Yes	No	No
MCLR Pin as Input Port	Yes	No	No
LCD Charge Pump	No	Yes	Yes
Internal Resistor Ladder for Biasing	Yes	No	No

### INDEX

Α

A/D	373
A/D Converter Interrupt, Configuring	
Acquisition Requirements	
ADRESH Register	
Analog Port Pins, Configuring	
Associated Registers	
Automatic Acquisition Time	
Configuring the Module	
Conversion Clock (TAD)	
Conversion Requirements	
Conversion Status (GO/DONE Bit)	
Conversions Converter Characteristics	
Differential	
Operation in Power-Managed Modes	
Use of the Special Event Triggers	
Absolute Maximum Ratings	505
AC (Timing) Characteristics	
Load Conditions for Device Timing	0_0
Specifications	524
Parameter Symbology	
Timing Conditions	
ACKSTAT	
ACKSTAT Status Flag	
ADCON0 Register	
GO/DONE Bit	381
ADDFSR	494
ADDLW	457
ADDULNK	
ADDWF	
ADDWFC	
ADRESL Register	
Analog and Digital Ports	156
Analog-to-Digital Converter. See A/D.	450
ANDLW	
Assembler	409
MPASM Assembler	502
	502
В	
Baud Rate Generator	335
BC	
BCF	460
BF	339
BF Status Flag	339
Block Diagrams	
A/D	
A/D Differential Channel Measurement	
Analog Input Model	
Baud Rate Generator	
Capture Mode Operation	
Clock Source Multiplexing	
Comparator Analog Input Model	
Comparator Configurations	
Comparator Output	
Comparator Voltage Reference Comparator Voltage Reference Output	290
Buffer Example	300
Compare Mode Operation	
Connections for On-Chip Voltage Regulator	
Crystal/Ceramic Resonator (HS, HSPLL)	
CTMU	

CTMU Current Source Calibration Circuit
CTMU Typical Connections and Internal Configuration for Pulse Delay Generation 421
CTMU Typical Connections and Internal
Configuration for Time Measurement
Device Clock
Enhanced PWM Mode257
EUSART Receive
EUSART Transmit 359
External Clock Input (EC) 48
External Clock Input (HS) 48
External Power-on Reset Circuit
(Slow VDD Power-up)
Fail-Safe Clock Monitor (FSCM)
Full-Bridge Application
Generic I/O Port Operation
High/Low-Voltage Detect with External Input
Internal Reference and Contrast Control
Interrupt Logic
INTIO1 Oscillator Mode
INTIO2 Oscillator Mode
LCD Bias Internal Resistor Ladder Connection
LCD Clock Generation
LCD Driver Module
MSSPx (I <sup>2</sup> C Master Mode) 333
MSSPx (I <sup>2</sup> C Mode)
MSSPx (SPI Mode) 303
On-Chip Reset Circuit 69
Open-Drain Output (USART Example) 154
PIC18F6XK90 12
PIC18F8XK9013
PLL
PWM Operation (Simplified)
RC Oscillator Mode
Reads from Flash Program Memory
RTCC
Simplified Steering
Single Comparator
SOSC External Components
SPI Master/Slave Connection
Table Read Operation 111
Table Write Operation 112
Table Writes to Flash Program Memory 117
Timer0 in 16-Bit Mode 184
Timer0 in 8-Bit Mode 184
Timer1 190
Timer2
Timer3/5/7
Timer4/6/8/10/12
Ultra Low-Power Wake-up Initialization
Watchdog Timer
BN
BNC
BNN
BNZ
BOR. See Brown-out Reset.
BOV
BRA
BRG. See Baud Rate Generator.

Brown-out Reset (BOR)	71
Detecting	
BSF	
BTFSC	
BTFSS	
BTG	
BZ	

### С

C Compilers	
MPLAB C18	
CALL	
CALLW	
Capture (CCP Module)	242
Associated Registers	246
CCP Pin Configuration	
CCPR4H:CCPR4L Registers	
Prescaler	
Software Interrupt	
Timer1/3/5/7 Mode Selection	
Capture (ECCP Module)	
CCPRxH:CCPRxL Registers	
ECCP Pin Configuration	
Prescaler	
Software Interrupt	
Timer1/Timer3 Mode Selection	
Capture/Compare/PWM (CCP)	
Capture Mode. See Capture.	
CCP6/7/8/9 Pin Assignment	
CCPRxH Register	
CCPRxL Register	
Compare Mode. See Compare.	
Configuration	
Mode and Timer Resources	
Open-Drain Output Option	
Charge Time Measurement Unit (CTMU)	
Associated Registers	
Calibrating the Module	
Creating a Delay	
Effects of a Reset	
Measuring Capacitance with the CTMU	
Measuring Temperature with Use	
Measuring Time	
Module Initialization	
Operation	
During Sleep and Idle Modes	
Clock Sources	
Default System Clock on Reset	
Selection Using OSCCON Register	
CLRF	
CLRWDT	
Code Examples	
16 x 16 Signed Multiply Routine	
16 x 16 Unsigned Multiply Routine	
8 x 8 Signed Multiply Routine	
8 x 8 Unsigned Multiply Routine	
Capacitance Calibration Routine	
Changing Between Capture Prescalers	
Computed GOTO Using an Offset Value	
Current Calibration Routine	
Data EEPROM Read	
Data EEPROM Refresh Routine	
Data EEPROM Write	
Erasing a Flash Program Memory Row	
Fast Register Stack	

How to Clear RAM (Bank 1) Using Indirect	
Addressing	
Initializing PORTA	
Initializing PORTB	160
Initializing PORTC	163
Initializing PORTD	166
Initializing PORTE	169
Initializing PORTF	
Initializing PORTG	
Initializing PORTH	
Initializing PORTJ	180
Loading the SSP1BUF (SSP1SR) Register	
Reading a Flash Program Memory Word	
Routine for Capacitive Touch Switch	
Routine for Temperature Measurement Using	
Internal Diode	422
Saving STATUS, WREG and BSR	422
Registers in RAM	151
Setting the RTCWREN Bit	
Setup for CTMU Calibration Routines	
Ultra Low-Power Wake-up Initialization	
Writing to Flash Program Memory 1	
Code Protection 4	
Associated Registers	
Data EEPROM	
Program Memory	448
COMF	468
Comparator	389
Analog Input Connection Considerations	392
Associated Registers	
Control and Configuration	
Effects of a Reset	
Enable and Input Selection	
Enable and Output Selection	
Interrupts	
Operation	
Operation During Sleep	
Response Time	
Comparator Voltage Reference	
Accuracy and Error	
Associated Registers	
Configuring	
Connection Considerations	
Effects of a Reset	
Operation During Sleep	
Compare (CCP Module)	
Associated Registers	
CCPR4 Register	
Pin Configuration	
Software Interrupt	244
Special Event Trigger	244
Timer1/3/5/7 Mode Selection	244
Compare (ECCP Module)	256
CCPRx Register	256
Pin Configuration	
Software Interrupt	
Special Event Trigger	
Timer1/Timer3 Mode Selection	
Computed GOTO	
Configuration Bits	
Configuration Mismatch (CM) Reset	420
	72
Configuration Register Protection	

Core Features	
Easy Migration	9
Extended Instruction Set	9
Memory Options	9
nanoWatt Technology	9
Oscillator Options and Features	9
CPFSEQ	
CPFSGT	
CPFSLT	
Crystal Oscillator/Ceramic Resonators (HS)	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

### D

Data Addressing Modes	104
Comparing Addressing Modes (Bit-Oriented,	
Byte Oriented) with the Extended	
Instruction Set Enabled	
Direct	104
Indexed Literal Offset	
BSR	
Mapping Access Bank	
Indirect	
Inherent and Literal	104
Data EEPROM Memory	
Associated Registers	
EEADR and EEADRH Registers	
EECON1 and EECON2 Registers	
Operation During Code-Protect	
Overview	
Protection, Spurious Writes	124
Reading	
Usage	
Write Verify	
Writing To	
Data Memory	
Access Bank Bank Select Register (BSR)	
Extended Instruction Set	
General Purpose Registers	
Memory Maps	
PIC18FX5K90/X7K90 Devices	03
Special Function Registers	
Special Function Registers	
Data Memory Modes	
Indexed Literal Offset	107
Affected Instructions	
DAW	
DC Characteristics	
CTMU Current Source	520
PIC18F87K90 Family, Industrial	
Power-Down and Supply Current	508
Supply Voltage	
DCFSNZ	471
DECF	
DECFSZ	
Default System Clock	
Details on Individual Family Members	10
Development Support	501
Device Overview	
Features (64-Pin Devices)	
Features (80-Pin Devices)	
Direct Addressing	105

### Е

Effect on Standard PIC18 Instructions	100
Effects of Power-Managed Modes on Various	490
Clock Sources	52
Electrical Characteristics	
Enhanced Capture/Compare/PWM (ECCP)	
Capture Mode. See Capture.	
Compare Mode. See Compare.	
ECCP Mode and Timer Resources	
Enhanced PWM Mode	
Auto-Restart	
Auto-Shutdown	264
Direction Change in Full-Bridge	262
Output Mode	
Full-Bridge Application Full-Bridge Mode	
Half-Bridge Application	
Half-Bridge Application Examples	
Half-Bridge Mode	
Output Relationships (Active-High and	200
Active-Low)	258
Output Relationships Diagram	
Programmable Dead-Band Delay	
Shoot-Through Current	
Start-up Considerations	264
Outputs and Configuration	
Enhanced Capture/Compare/PWM (ECCP1/2/3)	
Associated Registers	272
Enhanced Universal Synchronous Asynchronous Received	er
Transmitter (EUSART). See EUSART.	
Equations	
16 x 16 Signed Multiplication Algorithm	
16 x 16 Unsigned Multiplication Algorithm	
A/D Acquisition Time	
A/D Minimum Charging Time	384
Calculating the Minimum Required	
Acquisition Time	
Converting Error Pulses	232
Asynchronous Mode	350
12-Bit Break Transmit and Receive	000
Sequence	366
Associated Registers, Receive	
Associated Registers, Transmit	
Auto-Wake-up on Sync Break	
Receiver	
Setting Up 9-Bit Mode with Address Detect	362
Transmitter	
Baud Rate Generator	
Operation in Power-Managed Modes	
Baud Rate Generator (BRG)	
Associated Registers	
Auto-Baud Rate Detect	
Baud Rate Error, Calculating	
Baud Rates, Asynchronous Modes	
High Baud Rate Select (BRGH Bit)	
Sampling	
Synchronous Master Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Reception Transmission	
1101151111551011	307

Synchronous Slave Mode	371
Associated Registers, Receive	
Associated Registers, Transmit	
Reception	
Transmission	
Extended Instruction Set	
	40.4
ADDFSR	
ADDULNK	
CALLW	
MOVSF	
MOVSS	
PUSHL	
SUBFSR	
SUBULNK	
External Oscillator Modes	
Clock Input (EC, ECPLL Modes)	
HS, HSPLL	

### F

Fail-Safe Clock Monitor	425, 445
Exiting Operation	
Interrupts in Power-Managed Modes	
POR or Wake from Sleep	
WDT During Oscillator Failure	
Fast Register Stack	
Firmware Instructions	
Flash Program Memory	
Associated Registers	
Control Registers	
EECON1, EECON2	
TABLAT (Table Latch)	
TBLPTR (Table Pointer)	
Erasing	
Sequence	
Operation During Code-Protect	
Protection Against Spurious Writes	
Reading	
Table Pointer	
Boundaries Based on Operation	
Table Pointer Boundaries	
Table Reads, Table Writes	
Writing	
Unexpected Termination	
Verify	
Writing To	
Sequence	
FSCM. See Fail-Safe Clock Monitor.	

### G

-	
GOTO	472
н	
Hardware Multiplier	
8 x 8 Multiplication Algorithms	
Operation	
Performance Comparison (table)	
High/Low-Voltage Detect	
Applications	
Associated Registers	
Current Consumption	
Effects of a Reset	
Operation	
During Sleep	

Setup	403
Start-up Time	
Typical Low-Voltage Detect Application	404
HLVD. See High/Low-Voltage Detect.	
I	
•	
I/O Ports	
Open-Drain Outputs	
Output Pin Drive	
Pin Capabilities	
Pull-up Configuration	153
I <sup>2</sup> C Mode (MSSP)	~ 40
Acknowledge Sequence Timing	
Associated Registers	
Baud Rate Generator	335
Bus Collision	246
During a Repeated Start Condition	
During a Stop Condition	
Clock Arbitration	
Clock Stretching	
10-Bit Slave Receive Mode (SEN = 1)	
10-Bit Slave Transmit Mode	328
7-Bit Slave Receive Mode (SEN = 1)	
7-Bit Slave Transmit Mode	
Clock Synchronization and the CKP bit	
Effects of a Reset	
General Call Address Support	
I <sup>2</sup> C Clock Rate w/BRG	
Master Mode	
Operation	
Reception	
Repeated Start Condition Timing	338
Start Condition Timing	331
Transmission	339
Multi-Master Communication, Bus Collision	~
and Arbitration	
Multi-Master Mode	
Operation	
Read/Write Bit Information (R/W Bit)	
Registers	
Serial Clock (SCLx)	
Slave Mode	318
Address Masking Modes	
5-Bit	
7-Bit	
Addressing	
Reception	
Transmission	
Sleep Operation	343
Stop Condition Timing	
ID Locations	
INCFSZ	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	450
Indexed Literal Offset Addressing	
and Standard PIC18 Instructions	
Indexed Literal Offset Mode	
Indirect Addressing	
INFSNZ	
Instruction Cycle	
Clocking Scheme	
Flow/Pipelining	. 90

Instruction Se	et	451
	1	
	F (Indexed Literal Offset Mode)	
	<sup>-</sup> C	
	<u>/</u>	
	dexed Literal Offset Mode)	
	DT	
	Q	
	Τ	
	Γ	
	Ζ	
	Z	
Extende	ed Instructions	493
Extende Co	ed Instructions nsiderations when Enabling	493 498
Extende Co Sy	ed Instructions Insiderations when Enabling ntax	493 498 493
Extende Co Sy Us	ed Instructions nsiderations when Enabling	493 498 493 500
Extende Co Sy Us General	ed Instructions onsiderations when Enabling ntax e with MPLAB IDE Tools I Format	493 498 493 500 453
Extende Co Sy Us General GOTO	ed Instructions Insiderations when Enabling Itax e with MPLAB IDE Tools	493 498 493 500 453 472
Extende Co Sy Us General GOTO . INCF	ed Instructions onsiderations when Enabling ntax e with MPLAB IDE Tools I Format	493 498 493 500 453 472 472
Extende Co Sy Us General GOTO . INCF INCFSZ	ed Instructions onsiderations when Enabling ntax e with MPLAB IDE Tools I Format	493 498 493 500 453 472 472 473
Extende Co Sy Us General GOTO INCF INCFSZ INFSNZ IORLW	ed Instructions onsiderations when Enabling ntax e with MPLAB IDE Tools I Format	493 498 500 453 472 472 472 473 473 473
Extende Co Sy Us General GOTO INCF INCFSZ INFSNZ IORLW	ed Instructions onsiderations when Enabling ntax e with MPLAB IDE Tools I Format	493 498 500 453 472 472 472 473 473 473
Extende Co Sy Us General GOTO INCF INCFSZ INFSNZ IORLW IORWF	ed Instructions onsiderations when Enabling ntax e with MPLAB IDE Tools I Format	493 498 493 500 453 472 472 473 473 474 474
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF	ed Instructions Insiderations when Enabling Intax I Format	493 498 493 500 453 472 472 472 473 473 474 474 475 475
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF	ed Instructions onsiderations when Enabling ntax e with MPLAB IDE Tools I Format	493 498 493 500 453 472 472 472 473 473 474 474 475 475
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF	ed Instructions Insiderations when Enabling Intax I Format	493 498 493 500 453 472 472 472 473 473 474 474 475 475 476
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLW	ed Instructions Insiderations when Enabling ntax e with MPLAB IDE Tools I Format	493 498 493 500 453 472 472 473 474 473 474 474 475 475 476 476 476 477
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF. MOVFF MOVLB MOVLW	ed Instructions Insiderations when Enabling e with MPLAB IDE Tools I Format	493 498 493 500 453 472 472 473 474 474 474 475 475 476 476 477 477
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLW MOVWH	ed Instructions Insiderations when Enabling e with MPLAB IDE Tools I Format	493 498 493 500 453 472 472 473 474 475 475 476 476 476 477 477 478
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLW MOVWI MULLW MULLW	ed Instructions Insiderations when Enabling e with MPLAB IDE Tools I Format	493 498 493 500 453 472 472 473 474 474 475 475 476 476 477 477 478 478
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLW MOVLW MOVLW MULLW NEGF	ed Instructions	493 498 493 500 453 472 472 472 473 474 474 475 476 476 476 477 477 478 478 478
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLW MOVLW MOVLW MOVLW MOVLW MULLW NEGF	ed Instructions	493 498 493 500 453 472 472 473 474 474 475 475 476 476 476 477 477 478 478 479 479
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLW MOVLW MOVLW MOVLW MOVLW MOVLW MOVLW MOVLW MOVLW MOVLW MOVLW MOVLW MOVLW MOVLW MOVLW	ed Instructions	493 498 493 500 453 472 473 474 474 475 475 476 476 477 478 478 478 479 479 452
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLW	ed Instructions	493 498 493 500 453 472 472 473 474 474 475 475 476 476 477 478 478 479 479 479 452 480
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLM MO	ed Instructions	493 498 493 500 453 472 473 474 474 475 475 476 476 477 478 478 479 479 452 480 480
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLW M	ed Instructions	493 498 493 500 453 472 472 473 474 474 475 475 476 476 477 478 478 479 479 452 480 480 481
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW	ed Instructions	493 498 493 500 453 472 472 473 474 474 475 475 476 476 477 478 478 479 479 452 480 480 481 481
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVFF MOVLB MOVLM M MOVLM M MOVLM M M M M M M M M M M M M M M M M M M	ed Instructions	493 498 493 500 453 472 472 473 474 474 475 475 476 476 477 478 478 479 452 480 480 481 481 482
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVF MOVLM MOVLM MOVLW MOVLW MULWF NEGF NOP Opcode POP PUSH RCALL RESET RETFIE RETLW	ed Instructions	493 498 493 500 453 472 473 474 474 475 476 476 476 476 477 477 477 477 478 479 479 452 480 481 481 482
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVLM MOVLM MOVLM MOVLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULLW MULWF NEGF NOP Opcode POP PUSH RCALL RESET RETFIE RETLW RETUR	ed Instructions	493 498 493 500 453 472 473 474 474 475 475 476 476 476 477 477 477 477 477 477 477
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVF MOVF MOVLW MOVLW MOVLW MULW MULW MULW NEGF NOP Opcode POP PUSH RCALL RESET RETFIE RETLW RETUR	ed Instructions	493 498 493 500 453 472 472 473 473 474 474 475 475 476 476 476 477 477 477 477 477 477 477
Extende Co Sy Us General GOTO . INCF INCFSZ INFSNZ IORLW IORWF LFSR MOVF MOVF MOVLB MOLLW MDLB MOVLB MOLLW MDLB MOLLW MDLB MOLLW MDLB MOLLW MDLB MOLLW MDLB MOLLW MDLB MOLLW MDLB MOLLW MDLB MOLLW MDLB MDLB MOLLW MDLB MDLB MDLB MDLB MDLB MDLB MDLB MDLB	ed Instructions	493 498 493 500 453 472 472 473 474 474 475 475 476 476 476 477 477 477 477 477 477 477

RRNCF	105
SETF	
SETF (Indexed Literal Offset Mode)	
SLEEP	
Standard Instructions	
SUBFWB	
SUBLW	
SUBWF	
SUBWFB	
SWAPF	
TBLRD	
TBLWT	
TSTFSZ	
XORLW	
XORWF	
INTCON Register	452
RBIF Bit	160
Inter-Integrated Circuit. See I <sup>2</sup> C.	100
Internal Oscillator Block	40
Adjustment	
INTIO Modes	
INTOSC Frequency Drift	
INTOSC Output Frequency INTPLL Modes	
Internal RC Oscillator	
Use with WDT	440
Internet Address	
Interrupt Sources	
A/D Conversion Complete	
Capture Complete (CCP)	
Capture Complete (ECCP)	
Compare Complete (CCP)	
Compare Complete (ECCP)	
Interrupt-on-Change (RB7:RB4)	
TMR0 Overflow	
TMR1 Overflow	
TMR2 to PR2 Match (PWM)	
TMRx Overflow	,
TMRx to PRx Match	
TMRx to PRx Match (PWM)	
Interrupts	
Associated Registers	
During, Context Saving	
INTx Pin	
PORTB, Interrupt-on-Change	151
TMR0	151
Interrupts, Flag Bits	
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit	
TMR12 to PR12 Match Flag (TMR12IF Bit)	138
INTOSC, INTRC. See Internal Oscillator Block.	
IORLW	474
IORWF	474

#### L LCD

Associated Registers	301
Bias Types	281
Clock Source Selection	280
Configuring the Module	300
Frame Frequency	286
Interrupts	298
LCDCON Register	274
LCDDATAx Registers	274
LCDPS Register	274
LCDSEx Registers	274
Multiplex Types	285

Operation During Sleep	
Pixel Control	
Prescaler	
Segment Enables	
Waveform Generation	
LCD Driver	10
LCDCON Register	
LCDDATAx Registers	
LCDPS Register	
LP3:LP0 Bits	
LCDSEx Registers	
LFSR	
Liquid Crystal Display (LCD) Driver	

### Μ

Master Clear (MCLR)	71
Master Synchronous Serial Port (MSSP). See MSSP.	
Master Synchronous Senar Port (MSSP). See MSSP.	
Memory Organization	85
Data Memory	92
Program Memory	
Memory Maps	85
Microchip Internet Web Site	566
Migration From PIC18F85J90 and	
PIC18F87J90 to PIC18F87K90	553
MOVF	475
MOVFF	
MOVLB	476
MOVLW	477
MOVSF	495
MOVSS	
MOVWF	
MPLAB ASM30 Assembler, Linker, Librarian	502
MPLAB Integrated Development Environment	
Software	501
MPLAB PM3 Device Programmer	
MPLAB REAL ICE In-Circuit Emulator System	
MPLINK Object Linker/MPLIB Object Librarian	502
MSSP	
ACK Pulse	2 221
	5, 521
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode.	
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview	303
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode.	303
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode	303
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers	303 303 312
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility	303 303 312 311
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions	303 303 312 311 311
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset	303 303 312 311 311 311
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions	303 303 312 311 311 311
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset Enabling SPI I/O	303 303 312 311 311 311 307
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset Enabling SPI I/O Master Mode	303 303 312 311 311 311 307 308
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation	303 303 312 311 311 311 307 308 306
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes	303 303 312 311 311 311 307 308 306 311
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation	303 303 312 311 311 311 307 308 306 311
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes	303 303 312 311 311 311 307 308 306 311 303
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview	303 303 312 311 311 311 307 308 308 303 303
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes Serial Clock. Serial Data Out Slave Mode	303 303 312 311 311 307 308 308 306 311 303 303 309
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes Serial Clock. Serial Data Out Slave Mode Slave Select	303 303 312 311 311 307 308 306 311 303 303 303 309 303
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes Serial Clock. Serial Data Out Slave Mode Slave Select Slave Select Synchronization	303 303 312 311 311 311 307 308 306 311 303 303 309 309 309
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes Serial Clock. Serial Data Out Slave Mode Slave Select Slave Select Synchronization SPI Clock	303 303 312 311 311 311 307 308 306 311 303 303 309 309 308
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes Serial Clock. Serial Data Out Slave Mode Slave Select Slave Select Synchronization	303 303 312 311 311 311 307 308 306 311 303 303 309 309 308
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes Serial Clock. Serial Data Out Slave Mode Slave Select Slave Select Slave Select Synchronization SPI Clock SSPxBUF Register	303 303 312 311 311 307 308 306 311 303 303 303 309 308 308 308
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes Serial Clock. Serial Data Out Slave Mode Slave Select Slave Select Slave Select Synchronization SPI Clock SSPxBUF Register SSPxSR Register.	303 303 312 311 311 311 307 308 308 303 303 309 303 309 308 308 308 308
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes Serial Clock. Serial Data Out Slave Mode Slave Select Slave Select Slave Select Synchronization SPI Clock SSPxBUF Register SSPxSR Register. Typical Connection	303 303 312 311 311 307 308 306 311 303 303 303 309 303 309 308 308 308 308 308 307
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes Serial Clock. Serial Data Out Slave Mode Slave Select Slave Select Slave Select Synchronization SPI Clock SSPxBUF Register SSPxSR Register. Typical Connection SPI Mode Serial Data In	303 303 312 311 311 311 307 308 308 306 311 303 303 309 303 308 308 308 308 308 308 307 303
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes Serial Clock. Serial Data Out Slave Mode Slave Select Slave Select Slave Select Synchronization SPI Clock SSPxBUF Register SSPxSR Register. Typical Connection SPI Mode Serial Data In MULLW	303 303 312 311 311 311 307 308 308 306 311 303 303 309 303 308 308 308 308 308 308 308 303 303 303 303 303 303 303 303 303 303 303 303 303 303 308 308 308 308 308 308 308 308 308 308 308 308 308 308 309 308 308 309 308 308 308 309 308 308 308 308 308 308 308 308 308 308 308 308 303 309 308 308 308 308 309 308 308 308 308 309 308 308 308 308 309 308 307
I <sup>2</sup> C Mode. See I <sup>2</sup> C Mode. Module Overview SPI Mode Associated Registers Bus Mode Compatibility Clock Speed, Interactions Effects of a Reset. Enabling SPI I/O Master Mode Operation Operation in Power-Managed Modes Serial Clock. Serial Data Out Slave Mode Slave Select Slave Select Slave Select Synchronization SPI Clock SSPxBUF Register SSPxSR Register. Typical Connection SPI Mode Serial Data In	303 303 312 311 311 311 307 308 308 306 311 303 303 309 303 308 308 308 308 308 308 308 303 303 303 303 303 303 303 303 303 303 303 303 303 303 308 308 308 308 308 308 308 308 308 308 308 308 308 308 309 308 308 309 308 308 308 309 308 308 308 308 308 308 308 308 308 308 308 308 303 309 308 308 308 308 309 308 308 308 308 309 308 308 308 308 309 308 307

### Ν

IN	
NEGF	479
NOP	479
Notable Differences Between PIC18F87K90,	
PIC18F87J90 and PIC18F85J90 Families	554
0	

On-Chip Regulator 425	5
On-Chip Voltage Regulator 442	2
Enable/Disable by Hardware 442	2
Oscillator Configuration 41	
Clock Sources, Switching 45	5
EC 41	
ECIO 41	
HS	ĺ.
Internal Oscillator Block 49	)
INTIO1 41	ĺ.
INTIO2	l
LP	ĺ.
RC	
RCIO 41	ĺ.
Transitions 46	5
XT	Ĺ
Oscillator Selection	5
Oscillator Start-up Timer (OST)	2
Oscillator, Timer1	

### Р

P1A/P1B/P1C/P1D.See Enhanced	
Capture/Compare/PWM (ECCP)	257
Packaging	545
Details	546
Marking	545
Pin Functions	
AVDD	22, 33
AVss	22, 33
ENVREG	,
MCLR/RG5	
OSC1/CLKI/RA7	14, 22
OSC2/CLKO/RA6	,
RA0/AN0/ULPWU	,
RA1/AN1/SEG18	,
RA2/AN2/VREF	
RA3/AN3/REF+	
RA3/AN3/VREF+	
RA4/T0CKI/SEG14	15, 23
RA5/AN4/SEG15/T1CKI/T3G/HLVDIN	
RB0/INT0/SEG30/FLT0	
RB0/INT0/SEG30/FLTO	
RB1/INT1/SEG8	
RB2/INT2/SEG9/CTED1	
RB3/INT3/SEG10/CTED2/ECCP2/P2A	
RB4/KBI0/SEG11	
RB5/KBI1/SEG29/T3CKI/T1G	,
RB6/KBI2/PGC	,
RB7/KBI3/PGD	- , -
RC0/SOSCO/SCKLI	
RC0/SOSCO/SCLKI	
RC1/SOSCI/ECCP2/P2A/SEG32	
RC1/SOSCI/ECCP2/SEG32/P2A	
RC2/ECCP1/P1A/SEG13	17, 26

	3/SCK1/SCL1/SEG17		
RC	24/SDI1/SDA1/SEG16	17,	26
RC	5/SDO1/SEG12	17,	26
RC	6/TX1/CK1/SEG27	17.	26
	7/RX1/DT1/SEG28		
	00/SEG0/CTPLS		
R	01/SEG1/T5CKI/T7G	18	27
	02/SEG2		
	03/SEG3		
	04/SEG4/SDO2	10,	21
	05/SEG5/SDI2/SDA2		
RL	06/SEG6/SCK2/SCL2	18,	27
	07/SEG7/SS2		
RE	0/LCDBIAS1/P2D	19,	28
RE	1/LCDBIAS2/P2C	19,	28
RE	2/LCDBIAS3/P2B/CCP10	19,	28
RE	3/COM0/P3C/CCP9/REFO	19,	28
RE	4/COM1/P3B/CCP8	19,	28
	5/COM2/P1C/CCP7		
RE	6/COM3/P1B/CCP6	19.	28
	7/ECCP2/P2A/SEG31		
	7/ECCP2/SEG31/P2A		
	1/AN6/C2OUT/SEG19/CTDIN		
	2/AN7/C1OUT/SEG20	20,	29
	2/AN7/C10UT/SEG20/CTMUI	•••••	20
RH	3/AN8/SEG21/C2INB	•••••	29
RF	3/AN8/SEG21/C2INB/CTMUI		20
	4/AN9/SEG22/C2INA		
RF	5/AN10		20
	5/AN10/CVREF/SEG23/C1INB		
RF	6/AN11/SEG24/C1INA	20,	29
RF	7/AN5/SS1/SEG25	20,	29
RC	60/ECCP3/P3A	21,	30
RC RC	60/ECCP3/P3A 61/TX2/CK2/AN19/C3OUT	21, 21,	30 30
RC RC RC	60/ECCP3/P3A 61/TX2/CK2/AN19/C3OUT 62/RX2/DT2/AN18/C3INA	21, 21, 21,	30 30 30
RC RC RC RC	60/ECCP3/P3A 61/TX2/CK2/AN19/C3OUT 62/RX2/DT2/AN18/C3INA 63/CCP4/AN17/P3D/C3INB	21, 21, 21, 21,	30 30 30
RC RC RC RC	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D	21, 21, 21, 21, 21,	30 30 30 30
RC RC RC RC	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC	21, 21, 21, 21, 21, / 21,	30 30 30 30 30
RC RC RC RC RC RC RC	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23	21, 21, 21, 21, / 21, 21,	30 30 30 30 30 30
RC RC RC RC RC RC RC RC RC RC	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23 11/SEG46/AN22	21, 21, 21, 21, 21, 21, 21,	30 30 30 30 30 31 31
RC RC RC RC RC RC RC RC RC RC RC RC RC R	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23 11/SEG46/AN22 12/SEG45/AN21	21, 21, 21, 21, / 21, / 21,	30 30 30 30 30 31 31 31
RC RC RC RC RC RC RC RC RC RC RC RC RC R	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23 11/SEG46/AN22 12/SEG45/AN21 13/SEG44/AN20	21, 21, 21, 21, 21, 21, 21,	30 30 30 30 31 31 31 31
RC RC RC RC RC RC RC RC RC RC RC RC RC R	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23 11/SEG46/AN22 12/SEG46/AN22 13/SEG44/AN20 14/SEG40/CCP9/P3C/AN12/C2INC	21, 21, 21, 21, 21, 21, 	30 30 30 30 31 31 31 31 31
R( R( R( R( R( R) R) R) R) R) R) R) R) R) R) R) R) R)	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23 11/SEG46/AN22 12/SEG45/AN21 13/SEG44/AN20 14/SEG40/CCP9/P3C/AN12/C2INC 15/SEG41/CCP8/P3B/AN13/C2IND	21, 21, 21, 21, 21, 21, 21,	<ul> <li>30</li> <li>30</li> <li>30</li> <li>30</li> <li>31</li> <li>31</li> <li>31</li> <li>31</li> <li>31</li> <li>31</li> <li>31</li> </ul>
R( R( R( R( R( R) R) R) R) R) R) R) R) R) R) R) R) R)	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23 11/SEG46/AN22 12/SEG45/AN21 13/SEG44/AN20 14/SEG40/CCP9/P3C/AN12/C2INC 15/SEG41/CCP8/P3B/AN13/C2IND 16/SEG42/CCP7/P1C/AN14/C1INC	21, 21, 21, 21, 21, 21, 	<ul> <li>30</li> <li>30</li> <li>30</li> <li>30</li> <li>31</li> <li>31</li> <li>31</li> <li>31</li> <li>31</li> <li>31</li> <li>31</li> <li>31</li> </ul>
R( R( R( R( R( R) R) R) R) R) R) R) R) R) R) R) R) R)	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23 11/SEG46/AN22 12/SEG45/AN21 13/SEG44/AN20 14/SEG40/CCP9/P3C/AN12/C2INC 15/SEG41/CCP8/P3B/AN13/C2IND 16/SEG42/CCP7/P1C/AN14/C1INC 17/SEG43/CCP6/P1B/AN15	21, 21, 21, 21, 21, 21, 21,	30 30 30 30 31 31 31 31 31 31 31 31 32
RC RC RC RC RC RC RC RC RC RC RC RC RC R	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23 11/SEG46/AN22 12/SEG45/AN21 13/SEG44/AN20 14/SEG40/CCP9/P3C/AN12/C2INC 15/SEG41/CCP8/P3B/AN13/C2IND 16/SEG42/CCP7/P1C/AN14/C1INC 17/SEG43/CCP6/P1B/AN15 0	21, 21, 21, 21, 1/ 21, 	30 30 30 30 31 31 31 31 31 31 31 32 33
RC RC RC RC RC RC RC RC RC RC RC RC RC R	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23 11/SEG46/AN22 12/SEG45/AN21 13/SEG44/AN20 14/SEG40/CCP9/P3C/AN12/C2INC 15/SEG41/CCP8/P3B/AN13/C2IND 16/SEG42/CCP7/P1C/AN14/C1INC 17/SEG43/CCP6/P1B/AN15	21, 21, 21, 21, 1/ 21, 	30 30 30 30 31 31 31 31 31 31 31 32 33
R( R( R( R( R( R) R) R) R) R) R) R) R) R) R) R) R) R)	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23 11/SEG46/AN22 12/SEG45/AN21 13/SEG44/AN20 14/SEG40/CCP9/P3C/AN12/C2INC 15/SEG41/CCP8/P3B/AN13/C2IND 16/SEG42/CCP7/P1C/AN14/C1INC 17/SEG43/CCP6/P1B/AN15 0	21, 21, 21, 21, 21, 21, 	30 30 30 30 31 31 31 31 31 31 31 32 33 33
R( R( R( R( R( R( R) R) R( R) R) R) R) R) R) R) R) R) R) R) R) R)	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23 11/SEG46/AN22 12/SEG45/AN21 13/SEG44/AN20 14/SEG40/CCP9/P3C/AN12/C2INC 15/SEG41/CCP8/P3B/AN13/C2IND 15/SEG41/CCP8/P3B/AN13/C2IND 16/SEG42/CCP7/P1C/AN14/C1INC 17/SEG43/CCP6/P1B/AN15 0 1/SEG33	21, 21, 21, 21, 21, 21, 21, 	30 30 30 31 31 31 31 31 31 31 32 33 33 33
R( R( R( R( R( R( R) R) R) R) R) R) R) R) R) R) R) R) R)	50/ECCP3/P3A 51/TX2/CK2/AN19/C3OUT 52/RX2/DT2/AN18/C3INA 53/CCP4/AN17/P3D/C3INB 54/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC 10/SEG47/AN23 11/SEG46/AN22 12/SEG45/AN21 13/SEG44/AN20 14/SEG40/CCP9/P3C/AN12/C2INC 15/SEG41/CCP8/P3B/AN13/C2IND 15/SEG41/CCP8/P3B/AN13/C2IND 16/SEG42/CCP7/P1C/AN14/C1INC 17/SEG33 2/SEG34	21, 21, 21, 21, 21, 21, 21,	30 30 30 31 31 31 31 31 31 31 31 32 33 33 33 33
R() R() R() R() R() R() R() R() R() R()	G0/ECCP3/P3A         G1/TX2/CK2/AN19/C3OUT         G2/RX2/DT2/AN18/C3INA         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/SEG42/RTCC/T7CKI/T5G/CCP5/AN16/P1D         C3INC         G3/SEG47/AN23         M1/SEG46/AN22         M2/SEG45/AN21         M3/SEG44/AN20         M4/SEG40/CCP9/P3C/AN12/C2INC         M5/SEG41/CCP8/P3B/AN13/C2IND         M6/SEG42/CCP7/P1C/AN14/C1INC         M7/SEG33         M2/SEG34         M3/SEG35	21, 21, 21, 21, 21, 21, 	30 30 30 31 31 31 31 31 31 31 31 32 33 33 33 33 33
RC R	G0/ECCP3/P3A         G1/TX2/CK2/AN19/C3OUT         G2/RX2/DT2/AN18/C3INA         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D         C3INC         G3/SEG47/AN23         M1/SEG46/AN22         M2/SEG45/AN21         M3/SEG44/AN20         M4/SEG40/CCP9/P3C/AN12/C2INC         M5/SEG41/CCP8/P3B/AN13/C2IND         M6/SEG42/CCP7/P1C/AN14/C1INC         M7/SEG33         2/SEG34         3/SEG35         4/SEG39         5/SEG38	21, 21, 21, 21, 21, 21, 	30 30 30 31 31 31 31 31 31 31 31 32 33 33 33 33 33 33
מממי מישי אישי אישי אישי אישי אישי אישי	G0/ECCP3/P3A         G1/TX2/CK2/AN19/C3OUT         G2/RX2/DT2/AN18/C3INA         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/SEG46/AN22         M3/SEG44/AN20         M4/SEG40/CCP9/P3C/AN12/C2INC         M4/SEG40/CCP9/P3C/AN12/C2IND         M6/SEG42/CCP7/P1C/AN14/C1INC         M7/SEG33         Q2SEG34         M3/SEG35         4/SEG39         5/SEG38         6/SEG37	21, 21, 21, 21, 21, 21, 	30 30 30 31 31 31 31 31 31 31 31 31 33 33 33 33
RC R	G0/ECCP3/P3A         G1/TX2/CK2/AN19/C3OUT         G2/RX2/DT2/AN18/C3INA         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/SEG42/RTCC/T7CKI/T5G/CCP5/AN16/P1D         C3INC         G0/SEG47/AN23         M1/SEG46/AN22         M2/SEG44/AN20         M2/SEG44/AN20         M3/SEG44/AN20         M4/SEG40/CCP9/P3C/AN12/C2INC         M5/SEG41/CCP8/P3B/AN13/C2IND         M6/SEG42/CCP7/P1C/AN14/C1INC         M3/SEG33         M2/SEG34         M3/SEG35         M4/SEG39         S/SEG38         6/SEG37         M2/SEG36	21, 21, 21, 21, 21, 21, 21, 	30 30 30 31 31 31 31 31 31 31 31 31 31 31 32 33 33 33 33 33 33 33 33
RC RC RC RF	S0/ECCP3/P3A S0/ECCP3/P3A S1/TX2/CK2/AN19/C3OUT S2/RX2/DT2/AN18/C3INA S3/CCP4/AN17/P3D/C3INB S3/CCP4/AN17/P3D/C3INB S3/CCP4/AN17/P3D/C3INB S3/CCP4/AN17/P3D/C3INB S3/CCP4/AN17/P3D/C3INB S3/CCP4/AN17/P3D/C3INB S3/CCP4/AN12/C2INC S4/SEG46/AN22 S2/SEG41/CCP9/P3C/AN12/C2INC S5/SEG41/CCP8/P3B/AN13/C2IND S0 1/SEG33 2/SEG34 3/SEG35 4/SEG39 5/SEG38 6/SEG37 7/SEG36 D	21, 21, 21, 21, 21, 21, 21, 21, 22, 22,	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
RC R	G0/ECCP3/P3A         G1/TX2/CK2/AN19/C3OUT         G2/RX2/DT2/AN18/C3INA         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D         C3INC         G3/SEG47/AN23         M3/SEG44/AN20         M3/SEG44/AN20         M4/SEG40/CCP9/P3C/AN12/C2INC         M5/SEG41/CCP8/P3B/AN13/C2IND         M6/SEG42/CCP7/P1C/AN14/C1INC         M7/SEG33         2/SEG34         3/SEG35         4/SEG39         5/SEG38         6/SEG37         7/SEG36         D         DCORE/VCAP	21, 21, 21, 21, 21, 21, 21, 22, 22, 22,	$\begin{array}{c} 30\\ 30\\ 30\\ 30\\ 31\\ 31\\ 31\\ 31\\ 31\\ 31\\ 32\\ 33\\ 33\\ 33\\ 33\\ 33\\ 33\\ 33\\ 33\\ 33$
RC R	G0/ECCP3/P3A         G1/TX2/CK2/AN19/C3OUT         G2/RX2/DT2/AN18/C3INA         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D         C3INC         G3/SEG47/AN23         M1/SEG46/AN22         M2/SEG46/AN21         M3/SEG44/AN20         M4/SEG40/CCP9/P3C/AN12/C2INC         M4/SEG40/CCP9/P3C/AN12/C2IND         M6/SEG42/CCP7/P1C/AN14/C1INC         M5/SEG33         2/SEG34         3/SEG35         4/SEG39         5/SEG38         6/SEG37         7/SEG36         D         DCORE/VCAP         S	21, 21, 21, 21, 21, 21, 21, 22, 22, 22,	$\begin{array}{c} 30\\ 30\\ 30\\ 30\\ 31\\ 31\\ 31\\ 31\\ 31\\ 31\\ 32\\ 33\\ 33\\ 33\\ 33\\ 33\\ 33\\ 33\\ 33\\ 33$
RC RC RC RC RC RC RC RC RC RC RC RC RC R	S0/ECCP3/P3A S0/ECCP3/P3A S1/TX2/CK2/AN19/C3OUT S2/RX2/DT2/AN18/C3INA S3/CCP4/AN17/P3D/C3INB S3/CCP4/AN17/P3D/C3INB S3/CCP4/AN17/P3D/C3INB S4/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D C3INC S0/SEG47/AN23 SEG46/AN22 SEG46/AN22 SSEG41/CCP9/P3C/AN12/C2INC SSEG41/CCP8/P3B/AN13/C2IND SSEG43/CCP6/P1B/AN15 SSEG33 SSEG35 SSEG36 DCORE/VCAP S O Descriptions	21, 21, 21, 21, 21, 21,  22, 22, 22, 22, 22,	30 30 30 31 31 31 31 31 31 31 31 31 31 32 33 33 33 33 33 33 33 33 33 33 33 33
RC RC RC RC RC RC RC RC RC RC RC RC RC R	S0/ECCP3/P3A         S1/TX2/CK2/AN19/C3OUT         S2/RX2/DT2/AN18/C3INA         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S4/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D         C3INC         10/SEG47/AN23         11/SEG46/AN22         12/SEG45/AN21         13/SEG44/AN20         14/SEG40/CCP9/P3C/AN12/C2INC         15/SEG41/CCP8/P3B/AN13/C2IND         16/SEG42/CCP7/P1C/AN14/C1INC         17/SEG33         2/SEG34         3/SEG35         4/SEG39         5/SEG38         6/SEG37         7/SEG36         D         CORE/VCAP         S         S         YSEG36	21, 21, 21, 21, 21, 7 21, 7 21, 7 22, 22, 22, 22, 22,	303030303131313131313233
RC RC RC RC RC RC RC RC RC RC RC RC RC R	S0/ECCP3/P3A         S1/TX2/CK2/AN19/C3OUT         S2/RX2/DT2/AN18/C3INA         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S4/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D         C3INC         10/SEG47/AN23         11/SEG46/AN22         12/SEG45/AN21         13/SEG44/AN20         14/SEG40/CCP9/P3C/AN12/C2INC         15/SEG41/CCP8/P3B/AN13/C2IND         16/SEG42/CCP7/P1C/AN14/C1INC         17/SEG33         2/SEG34         3/SEG35         4/SEG39         5/SEG38         6/SEG37         7/SEG36         D         DCORE/VCAP         S         (O Descriptions         C18F6XK90         C18F6XK90	21, 21, 21, 21, 21, 7 21, 7 21, 7 22, 22, 22, 22, 22,	303030303131313131313233
RC RC RC RC RC RC RC RC RC RC RC RC RC R	G0/ECCP3/P3A         G1/TX2/CK2/AN19/C3OUT         G2/RX2/DT2/AN18/C3INA         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/CCP4/AN17/P3D/C3INB         G3/SEG42/AN23         G1/SEG44/AN20         G2/SEG44/AN20         G4/SEG40/CCP9/P3C/AN12/C2INC         G5/SEG41/CCP8/P3B/AN13/C2IND         G6/SEG42/CCP7/P1C/AN14/C1INC         G7/SEG33         G2/SEG34         G3/SEG35         G/SEG37         G7/SEG36         D         DCORE/VCAP         S         (O Descriptions         C18F6XK90         C18F8XK90         G3ister	21, 21, 21, 21, 21, 21, 21, 21, 22, 22,	30 30 30 31 31 31 31 31 31 31 31 31 31 32 33 33 33 33 33 33 33 33 33 33 33 33
RC RC RC RC RC RC RC RC RC RC RC RC RC R	S0/ECCP3/P3A         S1/TX2/CK2/AN19/C3OUT         S2/RX2/DT2/AN18/C3INA         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S4/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D         C3INC         10/SEG47/AN23         11/SEG46/AN22         12/SEG45/AN21         13/SEG44/AN20         14/SEG40/CCP9/P3C/AN12/C2INC         15/SEG41/CCP8/P3B/AN13/C2IND         16/SEG42/CCP7/P1C/AN14/C1INC         17/SEG33         2/SEG34         3/SEG35         4/SEG39         5/SEG38         6/SEG37         7/SEG36         D         DCORE/VCAP         S         (O Descriptions         C18F6XK90         C18F8XK90         Sejster         IR12IF Bit	21, 21, 21, 21, 21, 21, 21, 21, 21, 21,	30 30 30 31 31 31 31 31 31 31 31 31 31 32 33 33 33 33 33 33 33 33 33 33 33 33
RC RC RC RC RC RC RC RC RC RC RC RC RC R	S0/ECCP3/P3A         S1/TX2/CK2/AN19/C3OUT         S2/RX2/DT2/AN18/C3INA         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S4/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D         C3INC         10/SEG47/AN23         11/SEG46/AN22         12/SEG45/AN21         13/SEG44/AN20         14/SEG40/CCP9/P3C/AN12/C2INC         15/SEG41/CCP8/P3B/AN13/C2IND         16/SEG42/CCP7/P1C/AN14/C1INC         17/SEG33         2/SEG34         3/SEG35         4/SEG39         5/SEG38         6/SEG37         7/SEG36         D         DCORE/VCAP         S         (O Descriptions         C18F6XK90         C18F8XK90         Sejster         IR12IF Bit	21, 21, 21, 21, 21, 21, 21, 21, 21, 21,	30         30         30         31         31         31         31         31         31         31         31         31         31         31         31         31         31         31         31         31         32         33
RC RC RC RC RC RC RC RC RC RC RC RC RC R	S0/ECCP3/P3A         S1/TX2/CK2/AN19/C3OUT         S2/RX2/DT2/AN18/C3INA         S3/CCP4/AN17/P3D/C3INB         S3/CCP4/AN17/P3D/C3INB         S4/SEG26/RTCC/T7CKI/T5G/CCP5/AN16/P1D         C3INC         10/SEG47/AN23         11/SEG46/AN22         12/SEG45/AN21         13/SEG44/AN20         14/SEG40/CCP9/P3C/AN12/C2INC         15/SEG41/CCP8/P3B/AN13/C2IND         16/SEG42/CCP7/P1C/AN14/C1INC         17/SEG33         2/SEG34         3/SEG35         4/SEG39         5/SEG38         6/SEG37         7/SEG36         D         DCORE/VCAP         S         (O Descriptions         C18F6XK90         C18F8XK90         Sejster         IR12IF Bit	21, 21, 21, 21, 21, 21, 21, 21, 21, 21,	303030313131313131313334353637384848

POP	100
POR. See Power-on Reset.	400
PORTA	
	450
Associated Registers	
LATA Register	
PORTA Register	
TRISA Register	157
PORTB	
Associated Registers	162
LATB Register	160
PORTB Register	
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)	
TRISB Register	
PORTC	100
Associated Registers	165
LATC Register	
PORTC Register	
TRISC Register	163
PORTD	
Associated Registers	168
LATD Register	166
PORTD Register	166
TRISD Register	
PORTE	100
Associated Registers	171
-	
LATE Register	
Pins Available in Different LCD Drives	
PORTE Register	
TRISE Register	169
PORTF	
Associated Registers	174
LATF Register	172
PORTF Register	
TRISF Register	
PORTG	112
	470
Associated Registers	
LATG Register	
PORTG Register	
TRISG Register	175
PORTH	
Associated Registers	179
LATH Register	177
PORTH Register	
TRISH Register	
PORT.I	
Associated Registers	181
LATJ Register	
PORTJ Register	
TRISJ Register	
Power-Managed Modes	
and PWM Operation	
and SPI Operation	311
Clock Transitions and Status Indicators	
Entering	
Exiting Idle and Sleep Modes	
by Interrupt	
, ,	
by Reset	
by WDT Time-out	
Without an Oscillator Start-up Delay	
Idle Modes	
PRI_IDLE	
RC_IDLE	
SEC_IDLE	. 59

Multiple Sleep Commands
Run Modes 54
Run Modes
—
RC_RUN
SEC_RUN
Selecting
Sleep Mode
OSC1, OSC2 Pin States52
Summary (table)53
Power-on Reset (POR)71
Power-up Delays52
Power-up Timer (PWRT)52, 72
Time-out Sequence72
Prescaler, Timer0185
Prescaler, Timer2
PRI_IDLE Mode
PRI RUN Mode
Program Counter (PC)
PCL, PCH and PCU Registers87
PCLATH and PCLATU Registers
Program Memory
Extended Instruction Set
Hard Memory Vectors
Instructions
Two-Word
Interrupt Vector
Look-up Tables
Memory Maps
Hard Vectors and Configuration Words
Reset Vector
Program Verification
Programming, Device Instructions451
Pulse Steering
Pulse-Width Modulation. See PWM (CCP Module).
PUSH
· · · · · · · · · · · · · · · · · · ·
PUSH
PUSH
PUSH         480           PUSH and POP Instructions         88           PUSHL         496           PWM (CCP Module)         496
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Period       248
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Period       248         Setup for Operation       249
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       100
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       249         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       Effects of a Reset
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       Effects of a Reset       271         Operation in Power-Managed Modes       271
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       Effects of a Reset       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       Effects of a Reset       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       249         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       213         PWM (ECCP Module)       213         Effects of a Reset       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268         Steering Synchronization       270
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       Effects of a Reset       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268         Steering Synchronization       270         PWM Mode. See Enhanced Capture/Compare/PWM.       270
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       Effects of a Reset       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268         Steering Synchronization       270         PWM Mode. See Enhanced Capture/Compare/PWM.       Q
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268         Steering Synchronization       270         PWM Mode. See Enhanced Capture/Compare/PWM.       270
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       Effects of a Reset       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268         Steering Synchronization       270         PWM Mode. See Enhanced Capture/Compare/PWM.       Q
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268         Steering Synchronization       270         PWM Mode. See Enhanced Capture/Compare/PWM.       Q         Q       Clock       248         R
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268         Steering Synchronization       270         PWM Mode. See Enhanced Capture/Compare/PWM.       Q         Q       Clock       248         R       RAM. See Data Memory.
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268         Steering Synchronization       270         PWM Mode. See Enhanced Capture/Compare/PWM.       Q         Q       Clock       248         R       RAM. See Data Memory.       248         RC Oscillator       47
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268         Steering Synchronization       270         PWM Mode. See Enhanced Capture/Compare/PWM.       Q         Q       Clock       248         R       RAM. See Data Memory.       248         RC_IDLE Mode       60
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268         Steering Synchronization       270         PWM Mode. See Enhanced Capture/Compare/PWM.       Q         Q       Clock       248         R       RAM. See Data Memory.       248         RC_IDLE Mode       60       60         RC_RUN Mode       55       55
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       Effects of a Reset         Effects of a Reset       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       270         PWM Mode. See Enhanced Capture/Compare/PWM.       Q         Q       Clock       248         R       RAM. See Data Memory.       47         RC_IDLE Mode       60       60         RC_RUN Mode       55       85         RCALL       481
PUSH       480         PUSH and POP Instructions       88         PUSHL       496         PWM (CCP Module)       496         Associated Registers with PWM and Timers       249         Duty Cycle       248         Example Frequencies/Resolutions, 40 MHz       248         Setup for Operation       249         TMR12 to PR12 Match Flag (TMR12IF Bit)       138         TMR2 to PR2 Match       248         TMRx to PRx Match       213         PWM (ECCP Module)       271         Operation in Power-Managed Modes       271         Operation with Fail-Safe Clock Monitor       271         Pulse Steering       268         Steering Synchronization       270         PWM Mode. See Enhanced Capture/Compare/PWM.       Q         Q       Clock       248         R       RAM. See Data Memory.       248         RC_IDLE Mode       60       60         RC_RUN Mode       55       55

Reader Response	567
Real-Time Clock and Calendar (RTCC)	
Alarm Configuring	
Interrupt	
Mask Settings	
Alarm Value Registers (ALRMVAL)	
Clock Source	
Control Registers	
Digit Carry Rules	
Operation	
Calibration	
General Functionality	231
Leap Year	231
Register Mapping	
Register Reads/Writes, Safety Window	
Write Lock	
Register Interface	
Register Maps	
Alarm Value	
RTCC Control	
RTCC Value	
Registers Reset	
Device	
Power-on Reset (POR)	
RTCEN Bit, Write	
Sleep Mode	
Value Registers (RTCVAL)	
Reference Clock Output	
Register File	
Register File Summary	
Registers	
ADCON0 (A/D Control 0)	374
ADCON1 (A/D Control 1)	
ADCON2 (A/D Control 2)	376
ADRESH (A/D Result High Byte Left Justified,	
ADFM = 0)	378
ADRESH (A/D Result High Byte Right Justified,	070
ADFM = 1)	379
ADRESL (A/D Result Low Byte Left Justified, ADFM = 0)	270
ADFM = 0) ADRESL (A/D Result Low Byte Right Justified,	370
ADFM = 1)	370
ALRMCFG (Alarm Configuration)	
ALRMDAY (Alarm Day Value)	226
ALRMHR (Alarm Hours Value)	227
ALRMMIN (Alarm Minutes Value)	
ALRMMNTH (Alarm Month Value)	226
ALRMRPT (Alarm Repeat)	222
ALRMSEC (Alarm Seconds Value)	228
ALRMWD (Alarm Weekday Value)	
ANCON0 (A/D Port Configuration 0)	
ANCON1 (A/D Port Configuration 1)	
ANCON2 (A/D Port Configuration 2)	
BAUDCONx (Baud Rate Control)	
CCPRxH (CCPx Period High Byte)	
CCPRxL (CCPx Period Low Byte)	
CCPTMRS0 (CCP Timer Select 0) CCPTMRS1 (CCPx Timer Select 1)	
CCPTMRS1 (CCPX Timer Select 1) CCPTMRS2 (CCPx Timer Select 2)	
CCPxCON (CCPx Control, CCP4-CCP10)	
CCPxCON (Enhanced Capture/Compare/	207
PWM x Control)	252

CMSTAT (Comparator Status)	391
CMxCON (Comparator Control x)	
CONFIG1H (Configuration 1 High)	
CONFIG1L (Configuration 1 Low)	
CONFIG2H (Configuration 2 High)	
CONFIG2L (Configuration 2 Low)	
CONFIG3H (Configuration 3 High)	
CONFIG3L (Configuration 3 Low)	
CONFIG4L (Configuration 4 Low)	432
CONFIG5H (Configuration 5 High)	434
CONFIG5L (Configuration 5 Low)	
CONFIG6H (Configuration 6 High)	
CONFIG6L (Configuration 6 Low)	
CONFIG7H (Configuration 7 High)	
CONFIG7L (Configuration 7 Low)	
CTMUCONH (CTMU Control High)	
CTMUCONL (CTMU Control Low)	
CTMUICON (CTMU Current Control)	410
CVRCON (Comparator Voltage Reference	
Control)	397
DAY (Day Value)	
DEVID1 (Device ID 1)	
DEVID2 (Device ID 2)	
ECCPxAS (ECCPx Auto-Shutdown Control)	
ECCPxDEL (Enhanced PWM Control)	
EECON1 (Data EEPROM Control 1)	
EECON1 (EEPROM Control 1)	
HLVDCON (High/Low-Voltage Detect Control)	
HOUR (Hour Value)	225
INTCON (Interrupt Control)	131
INTCON2 (Interrupt Control 2)	132
INTCON3 (Interrupt Control 3)	133
IPR1 (Peripheral Interrupt Priority 1)	
IPR2 (Peripheral Interrupt Priority 2)	
IPR3 (Peripheral Interrupt Priority 3)	147
IPR4 (Peripheral Interrupt Priority 4)	147
IPR5 (Peripheral Interrupt Priority 5)	
IPR6 (Peripheral Interrupt Priority 6)	
LCDCON (LCD Control)	
LCDDATAx (LCD Datax)	
LCDPS (LCD Phase)	
LCDREF (LCD Reference Voltage Control)	
LCDRL (LCD Reference Ladder Control)	
LCDSEx (LCD Segmentx Enable)	278
MINUTE (Minute Value)	225
MONTH (Month Value)	223
ODCON1 (Peripheral Open-Drain Control 1)	154
ODCON2 (Peripheral Open-Drain Control 2)	
ODCON3 (Peripheral Open-Drain Control 3)	
OSCCON (Oscillator Control)	
OSCCON2 (Oscillator Control 2)	
OSCTUNE (Oscillator Tuning)	
PADCFG1 (Pad Configuration)	220
PIE1 (Peripheral Interrupt Enable 1)	
PIE2 (Peripheral Interrupt Enable 2)	
PIE3 (Peripheral Interrupt Enable 3)	
PIE4 (Peripheral Interrupt Enable 4)	
PIE5 (Peripheral Interrupt Enable 5)	
PIE6 (Peripheral Interrupt Enable 6)	
	144
PIR1 (Peripheral Interrupt Request (Flag) 1)	144
PIR1 (Peripheral Interrupt Request (Flag) 1) PIR2 (Peripheral Interrupt Request (Flag) 2)	144 134
PIR2 (Peripheral Interrupt Request (Flag) 2)	144 134 135
PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3)	144 134 135 136
PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3) PIR4 (Peripheral Interrupt Request (Flag) 4)	144 134 135 136 137
PIR2 (Peripheral Interrupt Request (Flag) 2) PIR3 (Peripheral Interrupt Request (Flag) 3)	144 134 135 136 137 138

PMD0 (Peripheral Module Disable 0)	64
PMD1 (Peripheral Module Disable 1)	63
PMD2 (Peripheral Module Disable 2)	62
PMD3 (Peripheral Module Disable 3)	61
PSTRxCON (Pulse Steering Control)	. 269
RCON (Reset Control)70,	, 150
RCSTAx (Receive Status and Control)	. 351
REFOCON (Reference Oscillator Control)	51
Reserved	
RTCCAL (RTCC Calibration)	
RTCCFG (RTCC Configuration)	
SECOND (Second Value)	. 225
SSPxCON1 (MSSPx Control 1, I <sup>2</sup> C Mode)	
SSPxCON1 (MSSPx Control 1, SPI Mode)	. 305
SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Master Mode)	
SSPxCON2 (MSSPx Control 2, I <sup>2</sup> C Slave Mode)	. 317
SSPxMSK (I <sup>2</sup> C Slave Address Mask, 7-Bit)	
SSPxSTAT (MSSPx Status, I <sup>2</sup> C Mode)	
SSPxSTAT (MSSPx Status, SPI Mode)	. 304
STATUS	
STKPTR (Stack Pointer)	88
T0CON (Timer0 Control)	. 183
T1CON (Timer1 Control)	
T1GCON (Timer1 Gate Control)	
T2CON (Timer2 Control)	
TxCON (Timer3/5/7 Control)	202
TxCON (Timer4/6/8/10/12 Control)	
TxGCON (Timer3/5/7 Gate Control)	
TXSTAx (Transmit Status and Control)	
WDTCON (Watchdog Timer Control)	
WEEKDAY (Weekday Value)	
YEAR (Year Value)	
RESET	. 481
Reset	
Brown-out Reset (BOR)	
Configuration Mismatch (CM)	
MCLR Reset, Normal Operation	
MCLR Reset, Power-Managed Modes	
Power-on Reset (POR)	
RESET Instruction	
Stack Full	
Stack Underflow	
State of Registers	
Watchdog Timer (WDT)	
Resets	. 425
Brown-out Reset (BOR)	
Oscillator Start-up Timer (OST)	
Power-on Reset (POR)	425
Power-up Timer (PWRT)	
RETFIE	
RETLW	
RETURN	
Return Address Stack	
Return Stack Pointer (STKPTR)	
Revision History	
RLCF	
RLNCF	
RRCF	
RRNCF	485

### S

	303
SDIx	
SDOx	
SEC_IDLE Mode	
SEC_RUN Mode	
Secondary Oscillator (SOSC)	
Selective Peripheral Module Control	
Serial Clock, SCKx	
Serial Data In (SDIx) Serial Data Out (SDOx)	
Serial Peripheral Interface. See SPI Mode.	303
SETF	185
Shoot-Through Current	
Slave Select (SSx)	
SLEEP	
Software Simulator (MPLAB SIM)	
Special Event Trigger. See Compare (CCP Module).	000
Special Event Trigger. See Compare (ECCP Mode).	
Specifications	
AC (Timing) Characteristics	
Temperature and Voltage	524
Capture/Compare/PWM Requirements	
(ECCP1, ECCP2)	532
CLKO and I/O Requirements	
Comparator	
EUSART/AUSART Synchronous Receive	
Requirements	541
EUSART/AUSART Synchronous Transmission	
Requirements	541
Example SPI Mode Requirements (Master Mode,	
CKE = 0)	533
Example SPI Mode Requirements (Master Mode,	
CKE = 1)	534
Example SPI Mode Requirements (Slave Mode,	
CKE = 0)	535
CKE = 0) Example SPI Slave Mode Requirements	
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1)	536
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements	536 525
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics	536 525 530
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode)	536 525 530
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements	536 525 530 538
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements (Slave Mode)	536 525 530 538 537
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements (Slave Mode) Internal RC Accuracy (INTOSC)	536 525 530 538 537 526
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements (Slave Mode) Internal RC Accuracy (INTOSC) Internal Voltage Regulator	536 525 530 538 537 526 522
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements (Slave Mode) Internal RC Accuracy (INTOSC) Internal Voltage Regulator Memory Programming Requirements	536 525 530 538 537 526 522 521
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements (Slave Mode) Internal RC Accuracy (INTOSC) Internal RC Accuracy (INTOSC) Internal Voltage Regulator Memory Programming Requirements	536 525 530 538 537 526 522 521 540
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements (Slave Mode) Internal RC Accuracy (INTOSC) Internal RC Accuracy (INTOSC) Internal Voltage Regulator Memory Programming Requirements MSSP I <sup>2</sup> C Bus Data Requirements MSSP I <sup>2</sup> C Bus Start/Stop Bits Requirements	536 525 530 538 537 526 522 521 540 539
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements (Slave Mode) Internal RC Accuracy (INTOSC) Internal Voltage Regulator Memory Programming Requirements MSSP I <sup>2</sup> C Bus Data Requirements MSSP I <sup>2</sup> C Bus Start/Stop Bits Requirements MSSP I <sup>2</sup> C Bus Start/Stop Bits Requirements	536 525 530 538 537 526 522 521 540 539
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements (Slave Mode) Internal RC Accuracy (INTOSC) Internal RC Accuracy (INTOSC) Internal Voltage Regulator Memory Programming Requirements MSSP I <sup>2</sup> C Bus Data Requirements MSSP I <sup>2</sup> C Bus Start/Stop Bits Requirements PLL Clock Timing Timer0 and Timer1 External Clock	536 525 530 538 537 526 522 521 540 539 526
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements (Slave Mode) Internal RC Accuracy (INTOSC) Internal RC Accuracy (INTOSC) Internal Voltage Regulator Memory Programming Requirements MSSP I <sup>2</sup> C Bus Data Requirements MSSP I <sup>2</sup> C Bus Start/Stop Bits Requirements PLL Clock Timing Timer0 and Timer1 External Clock Requirements	536 525 530 538 537 526 522 521 540 539 526 531
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements	536 525 530 538 537 526 522 521 540 539 526 531 541
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements	536 525 530 538 526 522 521 540 539 526 531 541 522
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements	536 525 530 538 526 522 521 540 539 526 531 541 541 522 339
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements	536 525 530 538 526 522 521 540 539 526 531 541 541 522 339
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements	536 525 530 538 537 526 522 521 540 539 526 531 541 522 339 339
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements	536 525 530 538 537 526 522 521 540 539 526 531 541 522 339 339 321
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements	536 525 530 538 537 526 522 521 540 539 526 531 541 522 339 339 339 321 303
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements	536 525 530 538 537 526 522 521 540 539 526 531 541 522 339 339 321 303 89
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements	536 525 530 538 537 526 522 521 540 539 526 531 541 522 339 339 321 303 89 497
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements (Slave Mode) Internal RC Accuracy (INTOSC) Internal Voltage Regulator Memory Programming Requirements MSSP I <sup>2</sup> C Bus Data Requirements MSSP I <sup>2</sup> C Bus Start/Stop Bits Requirements PLL Clock Timing Timer0 and Timer1 External Clock Requirements Ultra Low-Power Wake-up Voltage Reference SSPOV SSPOV Status Flag SSPATT Register R/W Bit	536 525 530 538 537 526 522 521 540 539 526 531 541 522 339 339 321 303 89 497 486
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements (Slave Mode) Internal RC Accuracy (INTOSC) Internal RC Accuracy (INTOSC) Internal Voltage Regulator Memory Programming Requirements MSSP I <sup>2</sup> C Bus Data Requirements MSSP I <sup>2</sup> C Bus Start/Stop Bits Requirements PLL Clock Timing Timer0 and Timer1 External Clock Requirements Ultra Low-Power Wake-up Voltage Reference SSPOV Status Flag SSPOV Status Flag	536 525 530 538 537 526 522 521 540 539 526 531 541 522 339 339 321 303 89 497 486 487
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements	536 525 530 538 537 526 522 521 540 539 526 531 541 542 339 339 321 303 89 487 486 487 487
CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) External Clock Requirements High/Low-Voltage Detect Characteristics I <sup>2</sup> C Bus Data Requirements (Slave Mode) I <sup>2</sup> C Bus Start/Stop Bits Requirements (Slave Mode) Internal RC Accuracy (INTOSC) Internal RC Accuracy (INTOSC) Internal Voltage Regulator Memory Programming Requirements MSSP I <sup>2</sup> C Bus Data Requirements MSSP I <sup>2</sup> C Bus Start/Stop Bits Requirements PLL Clock Timing Timer0 and Timer1 External Clock Requirements Ultra Low-Power Wake-up Voltage Reference SSPOV SSPOV Status Flag. SSPXSTAT Register R/W Bit	536 525 530 538 537 526 522 521 540 539 526 531 541 542 339 339 321 303 89 497 486 487 487

т				
Table Pointer Operations (table)				
Table Reads/Table Writes				
TBLRD	489			
TBLWT	490			
Timer0				
Associated Registers				
Operation				
Overflow Interrupt				
Prescaler				
Switching Assignment				
Prescaler Assignment (PSA Bit)				
Prescaler Select (T0PS2:T0PS0 Bits) Reads and Writes in 16-Bit Mode				
Source Edge Select (TOSE Bit)				
Source Select (TOCS Bit)				
Timer1				
16-Bit Read/Write Mode				
Associated Registers				
Clock Source Selection				
Gate				
Interrupt	192			
Operation	189			
Oscillator	187			
Resetting, Using the ECCP Special				
Event Trigger				
SOSC Oscillator				
Layout Considerations				
Use as a Clock Source				
TMR1H Register				
TMR1L Register				
Timer2 Associated Registers				
Interrupt				
Operation				
Output				
PR2 Register				
TMR12 to PR12 Match Flag (TMR12IF Bit)				
TMR2 to PR2 Match Interrupt	248			
Timer3/5/7				
16-Bit Read/Write Mode				
To Bit Redd/ Write Mode	206			
Associated Registers				
Associated Registers Gates	211 206			
Associated Registers Gates Operation	211 206 205			
Associated Registers Gates Operation Overflow Interrupt	211 206 205 201, 210			
Associated Registers Gates Operation Overflow Interrupt SOSC Oscillator	211 206 205 201, 210 201			
Associated Registers Gates Operation Overflow Interrupt SOSC Oscillator Use as a Clock Source	211 206 205 201, 210 201 206			
Associated Registers Gates Operation Overflow Interrupt SOSC Oscillator Use as a Clock Source Special Event Trigger (ECCP)	211 206 205 201, 210 201 206 210			
Associated Registers Gates Operation Overflow Interrupt SOSC Oscillator Use as a Clock Source Special Event Trigger (ECCP) TMRxH Register	211 206 205 201, 210 201 206 210 201			
Associated Registers Gates Operation Overflow Interrupt SOSC Oscillator Use as a Clock Source Special Event Trigger (ECCP) TMRxH Register TMRxL Register	211 206 205 201, 210 201 206 201 201 201			
Associated Registers Gates Operation Overflow Interrupt SOSC Oscillator Use as a Clock Source Special Event Trigger (ECCP) TMRxH Register TMRxL Register Timer4/6/8/10/12	211 206 205 201, 210 201 206 210 201 201 201 201 213			
Associated Registers	211 206 205 201, 210 201 201 201 201 201 213 215			
Associated Registers				

Timing Diagrams	
A/D Conversion	
Automatic Baud Rate Calculation	. 358
Auto-Wake-up Bit (WUE) During Normal	
Operation	
Auto-Wake-up Bit (WUE) During Sleep	
Baud Rate Generator with Clock Arbitration	
BRG Overflow Sequence	. 358
BRG Reset Due to SDAx Arbitration During	
Start Condition	
Brown-out Reset (BOR)	. 528
Bus Collision During a Repeated Start	
Condition (Case 1)	. 346
Bus Collision During a Repeated Start	
Condition (Case 2)	. 346
Bus Collision During a Start Condition	
(SCLx = 0)	. 345
Bus Collision During a Stop Condition	
(Case 1)	. 347
Bus Collision During a Stop Condition	
(Case 2)	. 347
Bus Collision During Start Condition	
(SDAx Only)	
Bus Collision for Transmit and Acknowledge	
Capture/Compare/PWM (ECCP1, ECCP2)	
CLKO and I/O	
Clock Synchronization	
Clock/Instruction Cycle	
EUSART Asynchronous Reception EUSART Asynchronous Transmission	
EUSART Asynchronous Transmission	. 300
(Back-to-Back)	260
EUSART Synchronous Master Transmission	
EUSART Synchronous Transmission	. 307
(Master/Slave)	541
EUSART/AUSART Synchronous Receive	
(Master/Slave)	541
Example SPI Master Mode (CKE = 0)	
Example SPI Master Mode (CKE = 1)	
Example SPI Slave Mode (CKE = 0)	
Example SPI Slave Mode (CKE = 1)	.536
External Clock	
Fail-Safe Clock Monitor (FSCM)	
First Start Bit Timing	
Full-Bridge PWM Output	
Half-Bridge PWM Output	
High/Low-Voltage Detect Characteristics	
High-Voltage Detect Operation (VDIRMAG = 1)	404
I <sup>2</sup> C Acknowledge Sequence	. 342
I <sup>2</sup> C Bus Data	. 538
I <sup>2</sup> C Bus Start/Stop Bits	
I <sup>2</sup> C Master Mode (7 or 10-Bit Transmission)	
I <sup>2</sup> C Master Mode (7-Bit Reception)	. 341
I <sup>2</sup> C Slave Mode (10-Bit Reception, SEN = 0,	
ADMSK = 01001)	
$I_2^2$ C Slave Mode (10-Bit Reception, SEN = 0)	
$I_2^2$ C Slave Mode (10-Bit Reception, SEN = 1)	
I <sup>2</sup> C Slave Mode (10-Bit Transmission)	. 327
$I^2C$ Slave Mode (7-Bit Reception, SEN = 0,	0.0
ADMSK = 01011)	
$l^2C$ Slave Mode (7-Bit Reception, SEN = 0)	
$I^{2}C$ Slave Mode (7-Bit Reception, SEN = 1)	. 330
I <sup>2</sup> C Slave Mode (7-Bit Transmission)	324
I <sup>2</sup> C Slave Mode General Call Address Sequence	222
(7 or 10-Bit Addressing Mode)	. 332

I <sup>2</sup> C Stop Condition Receive or Transmit Mode	342			
LCD Interrupt Timing in Quarter Duty Cycle Drive				
LCD Reference Ladder Power Mode Switching				
LCD Sleep Entry/Exit When SLPEN = 1 or CS = 00				
Low-Voltage Detect Operation (VDIRMAG = 0)				
MSSP I <sup>2</sup> C Bus Data	539			
MSSP I <sup>2</sup> C Bus Start/Stop Bits	539			
PWM Auto-Shutdown with Auto-Restart Enabled,				
PxRSEN = 1	266			
PWM Auto-Shutdown with Firmware Restart,	200			
PWM Auto-Snutdown with Firmware Restart, PxRSEN = 0				
PWM Direction Change				
PWM Direction Change at Near 100%	200			
Duty Cycle	264			
PWM Output				
PWM Output (Active-High)				
PWM Output (Active-Low)				
Repeated Start Condition				
Reset, Watchdog Timer (WDT), Oscillator Start-up	550			
Timer (OST) and Power-up Timer (PWRT)	528			
Send Break Character Sequence				
Slave Synchronization				
Slow Rise Time (MCLR Tied to VDD,	209			
VDD Rise > TPWRT)	70			
SPI Mode (Master Mode)				
SPI Mode (Slave Mode, CKE = 0) SPI Mode (Slave Mode, CKE = 1)				
	310			
Steering Event at Beginning of Instruction	070			
(STRSYNC = 1)	270			
Steering Event at End of Instruction	070			
(STRSYNC = 0)	270			
Synchronous Master Transmission				
(Through TXEN)				
Synchronous Reception (Master Mode, SREN)				
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not	369			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1	369			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not	369 73			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2	369 73			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up	369 73 73			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT)	369 73 73 72			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation	369 73 73 72 234			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock	369 73 73 72 234 531			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time- <u>out Sequence</u> on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode	369 73 73 72 234 531 193			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode	369 73 73 72 234 531 193			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle	369 73 73 72 234 531 193 196			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode	369 73 73 72 234 531 193 196 197			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer1 Gate Toggle Mode	369 73 73 72 234 531 193 196 197 195			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode	<ul> <li>369</li> <li> 73</li> <li> 72</li> <li>234</li> <li>531</li> <li>193</li> <li>196</li> <li>197</li> <li>195</li> <li>206</li> </ul>			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Toggle Mode Timer1 Gate Toggle Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse Mode	<ul> <li>369</li> <li> 73</li> <li> 72</li> <li>234</li> <li>531</li> <li>193</li> <li>196</li> <li>197</li> <li>195</li> <li>206</li> </ul>			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Toggle Mode Timer1 Gate Toggle Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse Mode Timer3/5/7 Gate Single Pulse/Toggle	369 73 73 72 234 531 193 196 197 195 206 208			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode	369 73 73 72 234 531 193 196 197 195 206 208 209			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode	369 73 73 72 234 531 193 196 197 195 206 208 209 207			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode	369 73 73 72 234 531 193 196 197 195 206 208 209 207 59			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Time	369 73 73 73 72 234 531 193 196 197 195 206 208 209 207 59 55			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Transition for Entry to Idle Mode Transition for Entry to SEC_RUN Mode Transition for Entry to Sleep Mode	369 73 73 73 72 234 531 193 196 197 195 206 208 209 207 59 55			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time- <u>out Sequence on Power-up</u> (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Transition for Entry to Idle Mode Transition for Entry to SEC_RUN Mode Transition for Two-Speed Start-up	369 73 73 72 234 531 193 196 206 208 209 207 59 58			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Count Enable Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Transition for Entry to SEC_RUN Mode Transition for Two-Speed Start-up (INTOSC to HSPLL)	369 73 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 444			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time- <u>out Sequence on Power-up</u> (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Transition for Entry to Idle Mode Transition for Entry to SEC_RUN Mode Transition for Two-Speed Start-up (INTOSC to HSPLL) Transition for Wake from Idle to Run Mode	369 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 444 59			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation Timer0 and Timer1 External Clock Timer1 Gate Count Enable Mode Timer1 Gate Single Pulse Mode Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Timer3/5/7 Gate Toggle Mode Transition for Entry to SEC_RUN Mode Transition for Entry to Sleep Mode Transition for Wake from Idle to Run Mode Transition for Wake from Sleep (HSPLL)	369 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 444 59			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1	369 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 444 59 58			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation. Timer0 and Timer1 External Clock. Timer1 Gate Count Enable Mode. Timer1 Gate Single Pulse Mode. Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse Mode. Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Transition for Entry to Idle Mode Transition for Entry to SEC_RUN Mode Transition for Entry to Sleep Mode. Transition for Wake from Idle to Run Mode Transition for Wake from Sleep (HSPLL). Transition from RC_RUN Mode to PRI_RUN Mode	369 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 444 59 58			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1	369 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 57			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1 Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 2 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise TPWRT) Timer Pulse Generation. Timer0 and Timer1 External Clock. Timer1 Gate Count Enable Mode. Timer1 Gate Single Pulse Mode. Timer1 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse Mode. Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Timer3/5/7 Gate Single Pulse/Toggle Combined Mode Transition for Entry to Idle Mode Transition for Entry to SEC_RUN Mode. Transition for Wake from Idle to Run Mode Transition for Wake from Sleep (HSPLL). Transition from RC_RUN Mode to PRI_RUN Mode (HSPLL).	369 73 72 234 531 193 196 197 195 206 208 209 207 59 58 444 59 58 57 55			
Synchronous Reception (Master Mode, SREN) Time-out Sequence on Power-up (MCLR Not Tied to VDD), Case 1	369 73 72 234 531 193 196 197 195 206 208 209 207 59 55 58 57			

Type-A in 1/2 MUX, 1/3 Bias Drive	
Type-A in 1/3 MUX, 1/2 Bias Drive	
Type-A in 1/3 MUX, 1/3 Bias Drive	
Type-A in 1/4 MUX, 1/3 Bias Drive	
Type-A/Type-B in Static Drive	
Type-B in 1/2 MUX, 1/2 Bias Drive	
Type-B in 1/2 MUX, 1/3 Bias Drive	
Type-B in 1/3 MUX, 1/2 Bias Drive	
Type-B in 1/3 MUX, 1/3 Bias Drive	
Type-B in 1/4 MUX, 1/3 Bias Drive	
Timing Diagrams and Specifications	
Reset, Watchdog Timer, Oscillator Start-up	
Timer, Power-up Timer and Brown-out	
Reset Requirements	
Top-of-Stack (TOS) Access	
TSTFSZ	
Two-Speed Start-up	
IESO (CONFIG1H), Internal/External	
Oscillator Switchover Bit	
Two-Word Instructions	
Example Cases	91
TXSTAx Register	
BRGH Bit	

### U

Ultra Low-Power Regulator
In Sleep 443
Ultra Low-Power Wake-up
Exit Delay (table) 67
Ultra Low-Power Wake-up (ULPWU)
Overview
W
Watchdog Timer (WDT) 425, 440
Associated Registers 441
Control Register 441
During Oscillator Failure 445
Programming Considerations 440
WCOL
WCOL Status Flag
WWW Address 566
x
XORLW
XORWF

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

### READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent			
From	: Name				
	Company				
	Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
Appli	cation (optional):				
Woul	d you like a reply?YN				
Devi	ce: PIC18F87K90 Family	Literature Number: DS39957D			
Ques	tions:				
1. V	Vhat are the best features of this document?				
_					
	2. How does this document meet your hardware and software development needs?				
-					
3. E	Do you find the organization of this document easy to fe	ollow? If not, why?			
_					
4. V	Vhat additions to the document do you think would ent	nance the structure and subject?			
_					
5. V	5. What deletions from the document could be made without affecting the overall usefulness?				
_					
6. I	s there any incorrect or misleading information (what a	nd where)?			
_					
- 7. ⊦	low would you improve this document?				
-					
_					

### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x <u>xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	<ul> <li>a) PIC18F87K90-I/PT 301 = Industrial temperature, TQFP package, QTP pattern #301.</li> <li>b) PIC18F87K90T-I/PT = Tape and reel, Industrial temperature, TQFP package.</li> </ul>
Device <sup>(1,2)</sup>	PIC18F65K90, PIC18F65K90T PIC18F66K90, PIC18F66K90T PIC18F67K90, PIC18F67K90T PIC18F85K90, PIC18F85K90T PIC18F86K90, PIC18F86K90T PIC18F87K90, PIC18F87K90T	<ul> <li>c) PIC18F87K22T-E/PT = Tape and reel, Extended temperature, TQFP package.</li> </ul>
Temperature Range	I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)	
Package	PT = TQFP (Plastic Thin Quad Flatpack) MR = QFN (Plastic Quad Flat)	Note 1: F = Standard Voltage Range 2: T = In tape and reel
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	3: RSL = Silicon revision A3



### **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3180 Fax: 86-571-2819-3189

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

CY8C20524-12PVXIT MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F478KPMC2-G-SNE2 MB95F564KPF-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F818KPMC1-G-SNE2 901015X CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 LC87F0G08AUJA-AH CP8361BT CG8421AF MB95F202KPF-G-SNE2 DF36014FPV 5962-8768407MUA MB95F318EPMC-G-SNE2 MB94F601APMC1-GSE1 MB95F656EPF-G-SNE2 LC78615E-01US-H LC87F5WC8AVU-QIP-H MB95F108AJSPMC-G-JNE1 73S1210F-68M/F/PJ MB89F538-101PMC-GE1 LC87F7DC8AVU-QIP-H MB95F876KPMC-G-SNE2 MB88386PMC-GS-BNDE1 LC87FBK08AU-SSOP-H LC87F2C64AU-QFP-H MB95F636KNWQN-G-118-SNE1 MB95F136NBSTPFV-GS-N2E1 LC87F5NC8AVU-QIP-E LC87F76C8AU-TQFP-E LC87F2G08AU-SSOP-E CP8085AT MB95F564KPF-G-UNE2 MC9S08PA4VWJ MC9S08QG8CDTE MC9S08SH4CWJR