

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X

16-Bit Microcontrollers and Digital Signal Controllers with High-Speed PWM, Op Amps and Advanced Analog

Operating Conditions

- 3.0V to 3.6V, -40°C to +85°C, DC to 70 MIPS
- 3.0V to 3.6V, -40°C to +125°C, DC to 60 MIPS

Core: 16-Bit dsPIC33E/PIC24E CPU

- Code Efficient (C and Assembly) Architecture
- Two 40-Bit-Wide Accumulators
- Single Cycle (MAC/MPY) with Dual Data Fetch
- Single-Cycle, Mixed-Sign MUL plus Hardware Divide
- 32-Bit Multiply Support

Clock Management

- 1.0% Internal Oscillator
- · Programmable PLLs and Oscillator Clock Sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer (WDT)
- Fast Wake-up and Start-up

Power Management

- Low-Power Management modes (Sleep, Idle, Doze)
- · Integrated Power-on Reset and Brown-out Reset
- 0.6 mA/MHz Dynamic Current (typical)
- 30 µA IPD Current (typical)

High-Speed PWM

- Up to Three PWM Pairs with Independent Timing
- Dead Time for Rising and Falling Edges
- 7.14 ns PWM Resolution
- PWM Support for:
 - DC/DC, AC/DC, Inverters, PFC, Lighting
- BLDC, PMSM, ACIM, SRM
- Programmable Fault Inputs
- Flexible Trigger Configurations for ADC Conversions

Advanced Analog Features

- · ADC module:
 - Configurable as 10-bit, 1.1 Msps with four S&H or 12-bit, 500 ksps with one S&H
 - Six analog inputs on 28-pin devices and up to 16 analog inputs on 64-pin devices
- · Flexible and Independent ADC Trigger Sources
- Up to Three Op Amp/Comparators with Direct Connection to the ADC module:
 - Additional dedicated comparator
- Programmable references with 32 voltage points
- Charge Time Measurement Unit (CTMU):
 - Supports mTouch™ capacitive touch sensing
 - Provides high-resolution time measurement (1 ns)
 - On-chip temperature measurement

Timers/Output Compare/Input Capture

- 12 General Purpose Timers:
 - Five 16-bit and up to two 32-bit timers/counters
 - Four Output Compare (OC) modules, configurable as timers/counters
 - PTG module with two configurable timers/counters
 - 32-bit Quadrature Encoder Interface (QEI) module, configurable as a timer/counter
- Four Input Capture (IC) modules
- Peripheral Pin Select (PPS) to allow Function Remap
- Peripheral Trigger Generator (PTG) for Scheduling Complex Sequences

Communication Interfaces

- Two UART modules (17.5 Mbps):
- With support for LIN/J2602 protocols and IrDA®
- Two 4-Wire SPI modules (15 Mbps)
- ECAN™ module (1 Mbaud) CAN 2.0B Support
- Two I²C[™] modules (up to 1 Mbaud) with SMBus Support
- PPS to allow Function Remap
- Programmable Cyclic Redundancy Check (CRC)

Direct Memory Access (DMA)

- · 4-Channel DMA with User-Selectable Priority Arbitration
- · UART, SPI, ADC, ECAN, IC, OC and Timers

Input/Output

- Sink/Source 12 mA or 6 mA, Pin-Specific for Standard VOH/VOL, up to 22 or 14 mA, respectively for Non-Standard VOH1
- 5V Tolerant Pins
- Peripheral Pin Select (PPS) to allow Digital Function Remapping
- · Selectable Open-Drain, Pull-ups and Pull-Downs
- Up to 5 mA Overvoltage Clamp Current
- · Change Notification Interrupts on All I/O Pins

Qualification and Class B Support

- AEC-Q100 REVG (Grade 1, -40°C to +125°C) Planned
- AEC-Q100 REVG (Grade 0, -40°C to +150°C) Planned
- Class B Safety Library, IEC 60730

Debugger Development Support

- In-Circuit and In-Application Programming
- Two Program and Two Complex Data Breakpoints
- IEEE 1149.2 Compatible (JTAG) Boundary Scan
- · Trace and Run-Time Watch

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed in Table 1 (General Purpose Families) and Table 2 (Motor Control Families). Their pinout diagrams appear on the following pages.

	-	(s)			Rei	nappa	ble Pe	eriphe	rals				_						
Device	Page Erase Size (Instructions)	Program Flash Memory (Kbytes)	RAM (Kbyte)	16-Bit/32-Bit Timers	Input Capture	Output Compare	UART	SPI ⁽²⁾	ECAN™ Technology	External Interrupts ⁽³⁾	I²C™	CRC Generator	10-Bit/12-Bit ADC (Channels)	Op Amps/Comparators	CTMU	РТС	I/O Pins	Pins	Packages
PIC24EP32GP202	512	32	4																
PIC24EP64GP202	1024	64	8																SPDIP,
PIC24EP128GP202	1024	128	16	5	4	4	2	2	—	3	2	1	6	2/3 ⁽¹⁾	Yes	Yes	21	28	SOIC, SSOP ⁽⁴⁾ ,
PIC24EP256GP202	1024	256	32																QFN-S
PIC24EP512GP202	1024	512	48	48															
PIC24EP32GP203	512	32	4	-			0	0		0	0	4	0	0/4	Vee	Vee	05	20	
PIC24EP64GP203	1024	64	8	5	4	4	2	2	_	3	2	1	8	3/4	Yes	Yes	25	36	VTLA
PIC24EP32GP204	512	32	4																
PIC24EP64GP204	1024	64	8																VTLA ⁽⁴⁾ ,
PIC24EP128GP204	1024	128	16	16 5 32 48	4	4	2	2	_	3	2	1	9	3/4 Ye	Yes	Yes	35	44/ 48	TQFP, QFN, UQFN
PIC24EP256GP204	1024	256	32																
PIC24EP512GP204	1024	512	48																
PIC24EP64GP206	1024	64	8																
PIC24EP128GP206	1024	128	16	_			-	-		2	2		16	214		Yes	52	64	TQFP,
PIC24EP256GP206	1024	256	32	5	4	4	2	2	—	3	2	1	16	3/4	Yes		53	64	QFN
PIC24EP512GP206	1024	512	48																
dsPIC33EP32GP502	512	32	4																
dsPIC33EP64GP502	1024	64	8																SPDIP,
dsPIC33EP128GP502	1024	128	16	5	4	4	2	2	1	3	2	1	6	2/3 ⁽¹⁾	Yes	′es Yes	21	28	SOIC, SSOP ⁽⁴⁾ , QFN-S
dsPIC33EP256GP502	1024	256	32		`												- '	-0	
dsPIC33EP512GP502	1024	512	48																
dsPIC33EP32GP503	512	32	4																
dsPIC33EP64GP503	1024	64	8	5	4	4	2	2	1	3	2	1	8	3/4	Yes	Yes	25	36	VTLA
dsPIC33EP32GP504	512	32	4																
dsPIC33EP64GP504	1024	64	8																VTLA ⁽⁴⁾ ,
dsPIC33EP128GP504	1024	128	16	5	4	4	2	2	1	3	2	1	9	3/4	Yes	Yes	35	44/	TQFP,
dsPIC33EP256GP504	1024	256	32															48	QFN, UQFN
dsPIC33EP512GP504	1024	512	48																
dsPIC33EP64GP506	1024	64	8																
dsPIC33EP128GP506	1024	128	16																TQFP, QFN
dsPIC33EP256GP506	1024	256	32	5	4	4	2	2	1	3 2	2	1	16	3/4	Yes	Yes	53	64	
dsPIC33EP512GP506	1024	512	48																
		• • •												1		1			

TABLE 1:	dsPIC33EPXXXGP50X and PIC24EPXXXGP20X GENERAL PURPOSE FAMILIES

Note 1: On 28-pin devices, Comparator 4 does not have external connections. Refer to Section 25.0 "Op Amp/Comparator Module" for details.

Only SPI2 is remappable.
 INT0 is not remappable.

4: The SSOP and VTLA packages are not available for devices with 512 Kbytes of memory.

TABLE 2: dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X MOTOR CONTROL FAMILIES

14	MIL	ES											_	_	_	_	_				
	()	es)				Rei	mappa	ble Pe	eriphe	erals					-						
Device	Page Erase Size (Instructions)	Program Flash Memory (Kbytes)	RAM (Kbytes)	16-Bit/32-Bit Timers	Input Capture	Output Compare	Motor Control PWM ⁽⁴⁾ (Channels)	Quadrature Encoder Interface	UART	SPI ⁽²⁾	ECAN™ Technology	External Interrupts ⁽³⁾	I²C™	CRC Generator	10-Bit/12-Bit ADC (Channels)	Op Amps/Comparators	CTMU	PTG	I/O Pins	Pins	Packages
PIC24EP32MC202	512	32	4																		
PIC24EP64MC202	1024	64	8																		SPDIP,
PIC24EP128MC202	1024	128	16	5	4	4	6	1	2	2	—	3	2	1	6	2/3 ⁽¹⁾	Yes	Yes	21	28	SOIC, SSOP ⁽⁵⁾ ,
PIC24EP256MC202	1024	256	32										-	.							QFN-S
PIC24EP512MC202	1024	512	48																		
PIC24EP32MC203	512	32	4	-			<u> </u>	,	<u> </u>	c		<u> </u>	6		_		v	×.	0-	0.0) (T) 1
PIC24EP64MC203	1024	64	8	5	4	4	6	1	2	2	_	3	2	1	8	3/4	Yes	Yes	25	36	VTLA
PIC24EP32MC204	512	32	4																		
PIC24EP64MC204	1024	64	8																		VTLA ⁽⁵⁾ ,
PIC24EP128MC204	1024	128	16	5	4	4	6	1	2	2	—	3	2	1	9	3/4	Yes	Yes	35	44/ 48	TQFP, QFN,
PIC24EP256MC204	1024	256	32 48																		UQFN,
PIC24EP512MC204	1024	512																			
PIC24EP64MC206	1024	64	8																		
PIC24EP128MC206	1024	128	16	16 _			•		~	~		~	~		10	3/4 Y	N.		50	~ 4	TQFP,
PIC24EP256MC206	1024	256	32 5	5	4	4	6	1	2	2	_	3	2	1	16		Yes	Yes	53	64	QFN
PIC24EP512MC206	1024	512	48																		
dsPIC33EP32MC202	512	32	4																		
dsPIC33EP64MC202	1024	64	8									3	2	1	6		Yes	Yes		28	SPDIP,
dsPIC33EP128MC202	1024	128	16	5	4	4	6	1	2	2	—					2/3 ⁽¹⁾			21		SOIC, SSOP ⁽⁵⁾ , QFN-S
dsPIC33EP256MC202	1024	256	32																25		
dsPIC33EP512MC202	1024	512	48																		
dsPIC33EP32MC203	512	32	4	5	4		6	4	2	0						3/4				26	
dsPIC33EP64MC203	1024	64	8	э	4	4	6	1	2	2	_	3	2	1	0	3/4	Yes	Yes	25	36	VTLA
dsPIC33EP32MC204	512	32	4																		
dsPIC33EP64MC204	1024	64	8																		VTLA ⁽⁵⁾ ,
dsPIC33EP128MC204	1024	128	16	5	4	4	6	1	2	2	_	3	2	1	9	3/4	Yes	Yes	35	44/ 48	TQFP, QFN,
dsPIC33EP256MC204	1024	256	32																	10	UQFN
dsPIC33EP512MC204	1024	512	48																		
dsPIC33EP64MC206	1024	64	8																		
dsPIC33EP128MC206	1024	128	16	5	4	4	6	1	2	2		3	2	1	16	3/4	Yes	Yes	53	64	TQFP,
dsPIC33EP256MC206	1024	256	32	5	+	1		'	2	2		5	2	'	10	5/4	100	165	55	04	QFN
dsPIC33EP512MC206	1024	512	48																		
dsPIC33EP32MC502	512	32	4																		
dsPIC33EP64MC502	1024	64	8																		SPDIP,
dsPIC33EP128MC502	1024	128	16	5	4	4	6	1	2	2	1	3	2	1	6	2/3 ⁽¹⁾	Yes	Yes	21	28	SOIC, SSOP ⁽⁵⁾ ,
dsPIC33EP256MC502	1024	256	32																		QFN-S
dsPIC33EP512MC502	1024	512	48																		
dsPIC33EP32MC503	512	32	4	5	4	4	6	1	2	2	1	3	2	1	8	3/4	Yes	Yes	25	36	VTLA
dsPIC33EP64MC503	1024	64	8	5	-7	-	5	1	-	-		5	-		5	5/7	100	100	20	00	VILA

Note 1: On 28-pin devices, Comparator 4 does not have external connections. Refer to Section 25.0 "Op Amp/Comparator Module" for details.
 Only SPI2 is remappable.

3: INTO is not remappable.

4: Only the PWM Faults are remappable.

5: The SSOP and VTLA packages are not available for devices with 512 Kbytes of memory.

TABLE 2: dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X MOTOR CONTROL FAMILIES (CONTINUED)

		-	•			,							-				-				
		ss)				Rei	mappa	ble P	eriphe	erals											
Device	Page Erase Size (Instructions)	Program Flash Memory (Kbytes)	RAM (Kbytes)	16-Bit/32-Bit Timers	Input Capture	Output Compare	Motor Control PWM ⁽⁴⁾ (Channels)	Quadrature Encoder Interface	UART	(5) SPI	ECAN™ Technology	External Interrupts ⁽³⁾	I ² C TM	CRC Generator	10-Bit/12-Bit ADC (Channels)	Op Amps/Comparators	CTMU	РТС	I/O Pins	Pins	Packages
dsPIC33EP32MC504	512	32	4																		
dsPIC33EP64MC504	1024	64	8																		VTLA ⁽⁵⁾ ,
dsPIC33EP128MC504	1024	128	16	5	4	4	6	1	2	2	1	3	2	1	9	3/4	Yes	Yes	35	44/ 48	TQFP, QFN,
dsPIC33EP256MC504	1024	256	32																	40	UQFN
dsPIC33EP512MC504	1024	512	48																		
dsPIC33EP64MC506	1024	64	8																		
dsPIC33EP128MC506	1024	128	16	5	4	4	6	1	2	2	1	3	2	1	16	3/4	Voo	Voo	53	64	TQFP,
dsPIC33EP256MC506	1024	256	32	3	4	4	0	1	2	2	1	3	2	1	10	3/4	Yes	Yes	55	04	QFN
dsPIC33EP512MC506	1024	512	48																		

 Note 1:
 On 28-pin devices, Comparator 4 does not have external connections. Refer to Section 25.0 "Op Amp/Comparator Module" for details.

 2:
 Only SPI2 is remappable.


3: INT0 is not remappable.

4: Only the PWM Faults are remappable.


5: The SSOP and VTLA packages are not available for devices with 512 Kbytes of memory.


dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X


Pin Diagrams





dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X














































Table of Contents

Device Overview	
Guidelines for Getting Started with 16-bit Digital Signal Controllers and Microcontrollers	29
CPU	35
Memory Organization	45
Flash Program Memory	119
Resets	
Interrupt Controller	127
Direct Memory Access (DMA)	139
Oscillator Configuration	
Power-Saving Features	163
I/O Ports	173
Timer1	203
Timer2/3 and Timer4/5	207
Input Capture	213
Output Compare	
High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)	225
Quadrature Encoder Interface (QEI) Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)	249
Serial Peripheral Interface (SPI)	
,	
0 0	
I Contraction of the second	
8	
uct Identification System	527
	Guidelines for Getting Started with 16-bit Digital Signal Controllers and Microcontrollers

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Referenced Sources

This device data sheet is based on the following individual chapters of the *"dsPIC33/PIC24 Family Reference Manual"*. These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the dsPIC33EP64MC506 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

> In addition to parameters, features and other documentation, the resulting page provides links to the related family reference manual sections.

- "Introduction" (DS70573)
- "CPU" (DS70359)
- "Data Memory" (DS70595)
- "Program Memory" (DS70613)
- "Flash Programming" (DS70609)
- "Interrupts" (DS70600)
- "Oscillator" (DS70580)
- "Reset" (DS70602)
- "Watchdog Timer and Power-Saving Modes" (DS70615)
- "I/O Ports" (DS70598)
- "Timers" (DS70362)
- "Input Capture" (DS70352)
- "Output Compare" (DS70358)
- "High-Speed PWM" (DS70645)
- "Quadrature Encoder Interface (QEI)" (DS70601)
- "Analog-to-Digital Converter (ADC)" (DS70621)
- "UART" (DS70582)
- "Serial Peripheral Interface (SPI)" (DS70569)
- "Inter-Integrated Circuit (I²C[™])" (DS70330)
- "Enhanced Controller Area Network (ECAN™)" (DS70353)
- "Direct Memory Access (DMA)" (DS70348)
- "CodeGuard™ Security" (DS70634)
- "Programming and Diagnostics" (DS70608)
- "Op Amp/Comparator" (DS70357)
- "Programmable Cyclic Redundancy Check (CRC)" (DS70346)
- "Device Configuration" (DS70618)
- "Peripheral Trigger Generator (PTG)" (DS70669)
- "Charge Time Measurement Unit (CTMU)" (DS70661)

1.0 DEVICE OVERVIEW


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive resource. To complement the information in this data sheet, refer to the related section of the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com)
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X Digital Signal Controller (DSC) and Microcontroller (MCU) devices.

dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 16-bit MCU architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X BLOCK DIAGRAM



Pin Name ⁽⁴⁾	Pin Type	Buffer Type	PPS	Description
AN0-AN15	I	Analog	No	Analog input channels.
CLKI	I	ST/ CMOS	No	External clock source input. Always associated with OSC1 pin function
CLKO	0	—	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	I	ST/	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS
OSC2	I/O	CMOS —	No	otherwise. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
REFCLKO	0	_	Yes	Reference clock output.
IC1-IC4	Ι	ST	Yes	Capture Inputs 1 through 4.
OCFA OCFB OC1-OC4	 	ST ST —	Yes No Yes	Compare Fault A input (for Compare channels). Compare Fault B input (for Compare channels). Compare Outputs 1 through 4.
INT0	I	ST	No	External Interrupt 0.
INT1 INT2	 	ST ST	Yes Yes	External Interrupt 1. External Interrupt 2.
RA0-RA4, RA7-RA12	I/O	ST	No	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port.
RC0-RC13, RC15	I/O	ST	No	PORTC is a bidirectional I/O port.
RD5, RD6, RD8	I/O	ST	No	PORTD is a bidirectional I/O port.
RE12-RE15	I/O	ST	No	PORTE is a bidirectional I/O port.
RF0, RF1	I/O	ST	No	PORTF is a bidirectional I/O port.
RG6-RG9	I/O	ST	No	PORTG is a bidirectional I/O port.
T1CK	Ι	ST	No	Timer1 external clock input.
T2CK		ST	Yes	Timer2 external clock input.
T3CK T4CK		ST ST	No No	Timer3 external clock input. Timer4 external clock input.
T5CK		ST	No	Timer5 external clock input.
CTPLS	0	ST	No	CTMU pulse output.
CTED1	I	ST	No	CTMU External Edge Input 1.
CTED2	I	ST	No	CTMU External Edge Input 2.
U1CTS	Ι	ST	No	UART1 Clear-To-Send.
U1RTS	0		No	UART1 Ready-To-Send.
U1RX		ST	Yes	UART1 receive.
U1TX BCLK1	0	 ST	Yes No	UART1 transmit. UART1 IrDA [®] baud clock output.
Legend: CMOS = CI ST = Schmi PPS = Perij	MOS co itt Trigg	ompatible er input v	input with CN	or output Analog = Analog input P = Power

TABLE 1-1:PINOUT I/O DESCRIPTIONS

Note 1: This pin is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This pin is available on dsPIC33EPXXXGP/MC50X devices only.

3: This is the default Fault on Reset for dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices. See Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)" for more information.

4: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

5: There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTAGEN bit field in Table 27-2.

TABLE 1-1: PINC		O DESC	RIPT	IONS (CONTINUED)
Pin Name ⁽⁴⁾	Pin Type	Buffer Type	PPS	Description
J2CTS	Ι	ST	No	UART2 Clear-To-Send.
J2RTS	0		No	UART2 Ready-To-Send.
J2RX	I	ST	Yes	UART2 receive.
J2TX	0		Yes	UART2 transmit.
BCLK2	0	ST	No	UART2 IrDA [®] baud clock output.
SCK1	I/O	ST	No	Synchronous serial clock input/output for SPI1.
SDI1	1	ST	No	SPI1 data in.
SDO1	0		No	SPI1 data out.
SS1	I/O	ST	No	SPI1 slave synchronization or frame pulse I/O.
SCK2	I/O	ST	Yes	Synchronous serial clock input/output for SPI2.
SDI2	1	ST	Yes	SPI2 data in.
SDO2	Ö	_	Yes	SPI2 data out.
SS2	1/0	ST	Yes	SPI2 slave synchronization or frame pulse I/O.
SCL1	1/O	ST	No	Synchronous serial clock input/output for I2C1.
		ST		Synchronous serial data input/output for I2C1.
SDA1	1/O		No	
ASCL1	1/O	ST	No	Alternate synchronous serial clock input/output for I2C1.
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.
SCL2	I/O	ST	No	Synchronous serial clock input/output for I2C2.
SDA2	I/O	ST	No	Synchronous serial data input/output for I2C2.
ASCL2	I/O	ST	No	Alternate synchronous serial clock input/output for I2C2.
ASDA2	I/O	ST	No	Alternate synchronous serial data input/output for I2C2.
ГМЅ ⁽⁵⁾	I	ST	No	JTAG Test mode select pin.
TCK	I	ST	No	JTAG test clock input pin.
TDI	I	ST	No	JTAG test data input pin.
TDO	0		No	JTAG test data output pin.
C1RX ⁽²⁾	I	ST	Yes	ECAN1 bus receive pin.
C1TX ⁽²⁾	0		Yes	ECAN1 bus transmit pin.
FLT1 ⁽¹⁾ , FLT2 ⁽¹⁾	1	ST	Yes	PWM Fault Inputs 1 and 2.
=LT3 ⁽¹⁾ , FLT4 ⁽¹⁾	i	ST	No	PWM Fault Inputs 3 and 4.
-LT32 ^(1,3)	1	ST	No	PWM Fault Input 32 (Class B Fault).
DTCMP1-DTCMP3 ⁽¹⁾	Í	ST		PWM Dead-Time Compensation Inputs 1 through 3.
PWM1L-PWM3L ⁽¹⁾	Ó		No	PWM Low Outputs 1 through 3.
PWM1H-PWM3H ⁽¹⁾	Ō		No	PWM High Outputs 1 through 3.
SYNCI1 ⁽¹⁾	Ĩ	ST		PWM Synchronization Input 1.
SYNCO1 ⁽¹⁾	Ö	_		PWM Synchronization Output 1.
NDX1 ⁽¹⁾	-	ST	Yes	Quadrature Encoder Index1 pulse input.
HOME1 ⁽¹⁾		ST	Yes	Quadrature Encoder Home1 pulse input.
QEA1 ⁽¹⁾		ST	Yes	Quadrature Encoder Phase A input in QEI1 mode. Auxiliary timer
<u>ж</u> ци 11. г.		51	103	external clock/gate input in Timer mode.
QEB1 ⁽¹⁾	1	ST	Yes	Quadrature Encoder Phase B input in QEI1 mode. Auxiliary timer
ALDI.,		31	165	external clock/gate input in Timer mode.
CNTCMP1 ⁽¹⁾	0		Yes	Quadrature Encoder Compare Output 1.
	-			
_egend: CMOS = CN	NOS co	ompatible	einput	or output Analog = Analog input P = Power

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

 Legend:
 CMOS = CMOS compatible input or output
 Analog = Analog input
 P = Power

 ST = Schmitt Trigger input with CMOS levels
 O = Output
 I = Input

 PPS = Peripheral Pin Select
 TTL = TTL input buffer

Note 1: This pin is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This pin is available on dsPIC33EPXXXGP/MC50X devices only.

3: This is the default Fault on Reset for dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices. See Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)" for more information.

4: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

5: There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTAGEN bit field in Table 27-2.

Pin Name ⁽⁴⁾	Pin Type	Buffer Type	PPS	Description
C1IN1-	Ι	Analog	No	Op Amp/Comparator 1 Negative Input 1.
C1IN2-	I	Analog	No	Comparator 1 Negative Input 2.
C1IN1+	I	Analog	No	Op Amp/Comparator 1 Positive Input 1.
OA1OUT	0	Analog	No	Op Amp 1 output.
C1OUT	0		Yes	Comparator 1 output.
C2IN1-	I	Analog	No	Op Amp/Comparator 2 Negative Input 1.
C2IN2-	I	Analog	No	Comparator 2 Negative Input 2.
C2IN1+	I	Analog	No	Op Amp/Comparator 2 Positive Input 1.
OA2OUT	0	Analog	No	Op Amp 2 output.
C2OUT	0		Yes	Comparator 2 output.
C3IN1-	I	Analog	No	Op Amp/Comparator 3 Negative Input 1.
C3IN2-	I	Analog	No	Comparator 3 Negative Input 2.
C3IN1+	I	Analog	No	Op Amp/Comparator 3 Positive Input 1.
OA3OUT	0	Analog	No	Op Amp 3 output.
C3OUT	0	—	Yes	Comparator 3 output.
C4IN1-	I.	Analog	No	Comparator 4 Negative Input 1.
C4IN1+	I	Analog	No	Comparator 4 Positive Input 1.
C4OUT	0		Yes	Comparator 4 output.
CVREF10	0	Analog	No	Op amp/comparator voltage reference output.
CVREF20	0	Analog	No	Op amp/comparator voltage reference divided by 2 output.
PGED1	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 1.
PGEC1	I	ST	No	Clock input pin for Programming/Debugging Communication Channel 1.
PGED2	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 2.
PGEC2	I	ST	No	Clock input pin for Programming/Debugging Communication Channel 2.
PGED3	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 3.
PGEC3	I	ST	No	Clock input pin for Programming/Debugging Communication Channel 3.
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
AVDD	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times.
AVss	Р	Р	No	Ground reference for analog modules. This pin must be connected at all times.
Vdd	Р	—	No	Positive supply for peripheral logic and I/O pins.
VCAP	Р		No	CPU logic filter capacitor connection.
Vss	Р		No	Ground reference for logic and I/O pins.
VREF+	I	Analog	No	Analog voltage reference (high) input.
VREF-	Ι	Analog	No	Analog voltage reference (low) input.
Legend: CMOS = C ST = Schm				

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: This pin is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This pin is available on dsPIC33EPXXXGP/MC50X devices only.

PPS = Peripheral Pin Select

3: This is the default Fault on Reset for dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices. See Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)" for more information.

TTL = TTL input buffer

4: Not all pins are available in all packages variants. See the "Pin Diagrams" section for pin availability.

5: There is an internal pull-up resistor connected to the TMS pin when the JTAG interface is active. See the JTAGEN bit field in Table 27-2.

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS AND MICROCONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Familv Reference Manual", which is available from the Microchip web site (www.microchip.com)
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
 VCAP
- (see Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for the ADC module is implemented


Note: The AVDD and AVSS pins must be connected, independent of the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1 μ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended to use ceramic capacitors.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high-frequency noise: If the board is experiencing high-frequency noise, above tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of $0.01 \ \mu\text{F}$ to $0.001 \ \mu\text{F}$. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, $0.1 \ \mu\text{F}$ in parallel with $0.001 \ \mu\text{F}$.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.



2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 CPU Logic Filter Capacitor Connection (VCAP)

A low-ESR (< 1 Ohm) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD and must have a capacitor greater than 4.7 μ F (10 μ F is recommended), 16V connected to ground. The type can be ceramic or tantalum. See Section 30.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP pin. It is recommended that the trace length not exceeds one-quarter inch (6 mm). See Section 27.3 "On-Chip Voltage Regulator" for details.

2.4 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions:


- Device Reset
- Device Programming and Debugging.

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\text{MCLR}}$ pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor, C, be isolated from the $\overline{\text{MCLR}}$ pin during programming and debugging operations.

Place the components as shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.





2.5 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin Voltage Input High (VIH) and Voltage Input Low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB[®] PICkit[™] 3, MPLAB ICD 3, or MPLAB REAL ICE[™].

For more information on MPLAB ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.


- "Using MPLAB[®] ICD 3" (poster) DS51765
- "MPLAB[®] ICD 3 Design Advisory" DS51764
- "MPLAB[®] REAL ICE[™] In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™ In-Circuit Emulator" (poster) DS51749

2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency Primary Oscillator and a low-frequency Secondary Oscillator. For details, see **Section 9.0 "Oscillator Configuration"** for details.

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 3 MHz < FIN < 5.5 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLFBD, to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration Word.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state.

Alternatively, connect a 1k to 10k resistor between Vss and unused pins, and drive the output to logic low.

2.9 Application Examples

- · Induction heating
- Uninterruptable Power Supplies (UPS)
- DC/AC inverters
- · Compressor motor control
- · Washing machine 3-phase motor control
- BLDC motor control
- · Automotive HVAC, cooling fans, fuel pumps
- Stepper motor control
- · Audio and fluid sensor monitoring
- · Camera lens focus and stability control
- Speech (playback, hands-free kits, answering machines, VoIP)
- Consumer audio
- Industrial and building control (security systems and access control)
- · Barcode reading
- Networking: LAN switches, gateways
- · Data storage device management
- · Smart cards and smart card readers

Examples of typical application connections are shown in Figure 2-4 through Figure 2-8.

FIGURE 2-4: BOOST CONVERTER IMPLEMENTATION





FIGURE 2-5: SINGLE-PHASE SYNCHRONOUS BUCK CONVERTER










FIGURE 2-7: INTERLEAVED PFC





3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "CPU" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com). 2: Some registers and associated bits
 - 2. Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for digital signal processing. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space.

An instruction prefetch mechanism helps maintain throughput and provides predictable execution. Most instructions execute in a single-cycle effective execution rate, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction, PSV accesses and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

3.1 Registers

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls.

3.2 Instruction Set

The instruction set for dsPIC33EPXXXGP50X and dsPIC33EPXXXMC20X/50X devices has two classes of instructions: the MCU class of instructions and the DSP class of instructions. The instruction set for PIC24EPXXXGP/MC20X devices has the MCU class of instructions only and does not support DSP instructions. These two instruction classes are seamlessly integrated into the architecture and execute from a single execution unit. The instruction set includes many addressing modes and was designed for optimum C compiler efficiency.

3.3 Data Space Addressing

The base Data Space can be addressed as 64 Kbytes (32K words).

The Data Space includes two ranges of memory, referred to as X and Y data memory. Each memory range is accessible through its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear Data Space. On dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices, certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y Data Spaces have memory locations that are device-specific, and are described further in the data memory maps in **Section 4.2 "Data Address Space"**.

The upper 32 Kbytes of the Data Space memory map can optionally be mapped into Program Space (PS) at any 32-Kbyte aligned program word boundary. The Program-to-Data Space mapping feature, known as Program Space Visibility (PSV), lets any instruction access Program Space as if it were Data Space. Moreover, the Base Data Space address is used in conjunction with a Read or Write Page register (DSRPAG or DSWPAG) to form an Extended Data Space (EDS) address. The EDS can be addressed as 8M words or 16 Mbytes. Refer to the "**Data Memory**" (DS70595) and "**Program Memory**" (DS70613) sections in the "*dsPIC33/PIC24 Family Reference Manual*" for more details on EDS, PSV and table accesses.

On the dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices, overhead-free circular buffers (Modulo Addressing) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. The X AGU Circular Addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data re-ordering for radix-2 FFT algorithms. PIC24EPXXXGP/MC20X devices do not support Modulo and Bit-Reversed Addressing.


3.4 Addressing Modes

The CPU supports these addressing modes:

- Inherent (no operand)
- Relative
- Literal
- · Memory Direct
- Register Direct
- Register Indirect

Each instruction is associated with a predefined addressing mode group, depending upon its functional requirements. As many as six addressing modes are supported for each instruction.

FIGURE 3-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X CPU BLOCK DIAGRAM



3.5 **Programmer's Model**

The programmer's model for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X is shown in Figure 3-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register.

In addition to the registers contained in the programmer's model, the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/

MC20X devices contain control registers for Modulo Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only), Bit-Reversed Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only) and interrupts. These registers are described in subsequent sections of this document.

All registers associated with the programmer's model are memory mapped, as shown in Table 4-1.


Register(s) Name	Description
W0 through W15	Working Register Array
ACCA, ACCB	40-Bit DSP Accumulators
PC	23-Bit Program Counter
SR	ALU and DSP Engine STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
DSRPAG	Extended Data Space (EDS) Read Page Register
DSWPAG	Extended Data Space (EDS) Write Page Register
RCOUNT	REPEAT Loop Count Register
DCOUNT ⁽¹⁾	DO Loop Count Register
DOSTARTH ^(1,2) , DOSTARTL ^(1,2)	DO Loop Start Address Register (High and Low)
DOENDH ⁽¹⁾ , DOENDL ⁽¹⁾	DO Loop End Address Register (High and Low)
CORCON	Contains DSP Engine, DO Loop Control and Trap Status bits

TABLE 3-1: PROGRAMMER'S MODEL REGISTER DESCRIPTIONS

Note 1: This register is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.

2: The DOSTARTH and DOSTARTL registers are read-only.





3.6 CPU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

3.6.1 KEY RESOURCES

- "CPU" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

3.7 CPU Control Registers

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0				
0A ⁽¹⁾	OB ⁽¹⁾	SA ^(1,4)	SB ^(1,4)	OAB ⁽¹⁾	SAB ⁽¹⁾	DA ⁽¹⁾	DC				
bit 15							bit 8				
R/W-0 ^(2,3)	R/W-0 ^(2,3)	R/W-0 ^(2,3)	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
IPL2	IPL1	IPL0	RA	N	OV	Z	С				
bit 7							bit				
Legend:		C = Clearable	bit								
R = Readab	le hit	W = Writable		U = Unimpler	mented bit, read	1 as '0'					
-n = Value at		'1'= Bit is set	on	'0' = Bit is cle		x = Bit is unkr	nwn				
bit 15	OA: Accumu	lator A Overflow	/ Status bit ⁽¹⁾								
		ator A has overf									
	0 = Accumula	ator A has not o	verflowed								
bit 14	OB: Accumu	lator B Overflow	/ Status bit ⁽¹⁾								
		ator B has overf									
		ator B has not o									
bit 13		ator A Saturatio	-								
	1 = Accumulator A is saturated or has been saturated at some time 0 = Accumulator A is not saturated										
bit 12	SB: Accumul	ator B Saturatio	on 'Sticky' Sta	tus bit ^(1,4)							
		ator B is saturat			some time						
	0 = Accumula	ator B is not sat	urated								
bit 11	OAB: OA C	B Combined A	ccumulator O	verflow Status	bit ⁽¹⁾						
		= Accumulators A or B have overflowed									
		ccumulators A									
bit 10		B Combined Ac		-							
		ators A or B are			urated at some	time					
bit 9	DA: DO Loop	Active bit ⁽¹⁾									
	1 = DO loop is	s in progress									
	0 = DO loop is	s not in progres	S								
bit 8	DC: MCU AL	U Half Carry/Bo	prrow bit								
	•	out from the 4th	low-order bit (for byte-sized c	lata) or 8th low-	order bit (for wo	ord-sized data				
	0 = No carry	sult occurred -out from the 4 the result occur		oit (for byte-size	ed data) or 8th	low-order bit (i	for word-size				
Note 1: ⊤	his bit is available	e on dsPIC33El	PXXXMC20X	/50X and dsPI	C33EPXXXGP	50X devices on	ly.				
L	he IPL<2:0> bits evel. The value i PL<3> = 1.			· ·	,						

REGISTER 3-1: SR: CPU STATUS REGISTER

- 3: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
- **4:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

 111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 6 (13) 100 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8) bit 4 RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress 0 = Result was negative 0 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Verflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred bit 1 Z: MCU ALU Zero bit 1 = A noperation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Not carry-out from the Most Significant bit of the result occurred Not carry-out from the Most Significant bit of the result occurred Not carry-out from the Most Significant bit of the result occurred Not carry-out from the Most Significant bit of the result occurred Not carry-out from the Most Significant bit of the result occurred Not carry-out from the Most Significant bit of the result occurred Not carry-out from the Most Significant bit of the result occurred Not exits available o	bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3)
 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8) bit 4 RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress 0 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Negative bit 1 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state.		
 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 2 (10) 000 = CPU Interrupt Priority Level is 0 (8) bit 4 RA: REPEAT Loop Active bit 1 = REPEAT loop not in progress 0 = REPEAT loop not in progress 0 = REPEAT loop not in progress bit 3 N: MCU ALU Negative bit 1 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Not at 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXQE950X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 		
 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8) bit 4 RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress bit 3 N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 		
010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8) bit 4 RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress bit 3 N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-o		
000 = CPU Interrupt Priority Level is 0 (8) bit 4 RA: REPEAT Loop Active bit 1 = REPEAT loop not in progress 0 = REPEAT loop not in progress bit 3 N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result oc		
bit 4 RA: REPEAT Loop Active bit 1 = REPEAT loop in progress 0 = REPEAT loop not in progress bit 3 N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred		
 1 = REPEAT loop in progress 0 = REPEAT loop not in progress bit 3 N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 		000 = CPU Interrupt Priority Level is 0 (8)
 0 = REPEAT loop not in progress bit 3 N: MCU ALU Negative bit a Result was negative bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state.	bit 4	RA: REPEAT Loop Active bit
 bit 3 N: MCU ALU Negative bit 1 = Result was negative 0 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 		
 1 = Result was negative 0 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 Z: MCU ALU Zero bit a n operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit a carry-out from the Most Significant bit of the result occurred a carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 		0 = REPEAT loop not in progress
 0 = Result was non-negative (zero or positive) bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 Z: MCU ALU Zero bit an operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit a carry-out from the Most Significant bit of the result occurred No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 	bit 3	N: MCU ALU Negative bit
 bit 2 OV: MCU ALU Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 		
This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 Z : MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C : MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority		
 causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 2: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 	bit 2	OV: MCU ALU Overflow bit
 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred bit 1 2: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 		
 0 = No overflow occurred bit 1 Z: MCU ALU Zero bit An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 		
bit 1 Z: MCU ALU Zero bit 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority		o
 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 	bit 1	
 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result) bit 0 C: MCU ALU Carry/Borrow bit 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 		
 bit 0 C: MCU ALU Carry/Borrow bit A carry-out from the Most Significant bit of the result occurred		
 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 	hit 0	
 0 = No carry-out from the Most Significant bit of the result occurred Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 		
 Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only. 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority 		
2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority		0 - No carry out norm the most organicant bit of the result occurred
	Note 1:	This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.
	2:	

- Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- **3:** The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
- 4: A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using bit operations.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR		US1 ⁽¹⁾	US0 ⁽¹⁾	EDT ^(1,2)	DL2 ⁽¹⁾	DL1 ⁽¹⁾	DL0 ⁽¹⁾
bit 15							bit
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA ⁽¹⁾	SATB ⁽¹⁾	SATDW ⁽¹⁾	ACCSAT ⁽¹⁾	IPL3 ⁽³⁾	SFA	RND ⁽¹⁾	IF ⁽¹⁾
bit 7							bit
Legend:		C = Clearable	e bit				
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	1 = Variable e	e Exception Pro exception proce	essing latency	is enabled			
bit 14	Unimplemen	ted: Read as '	0'				
bit 13-12	-	P Multiply Uns		Control bits ⁽¹⁾			
bit 11	01 = DSP en 00 = DSP en EDT: Early Do 1 = Terminate	gine multiplies gine multiplies gine multiplies D Loop Termina es executing D0	are unsigned are signed ation Control bi	t(1,2)	iteration		
bit 10-8	0 = No effect	Loop Nesting	l evel Status hi	ts(1)			
		ops are active					
	•	·					
	•						
	•						
	001 = 1 DO lo 000 = 0 DO lo	oop is active oops are active					
bit 7	SATA: ACCA	Saturation En	able bit ⁽¹⁾				
		ator A saturatio ator A saturatio					
bit 6	SATB: ACCE	3 Saturation En	able bit ⁽¹⁾				
		ator B saturatio ator B saturatio					
bit 5	SATDW: Data	a Space Write	from DSP Engi	ine Saturation	Enable bit ⁽¹⁾		
		ce write satura ce write satura					
bit 4	1 = 9.31 satu	cumulator Satu ration (super s ration (normal	aturation)	elect bit ⁽¹⁾			
bit 3	IPL3: CPU In 1 = CPU Inte	terrupt Priority	Level Status b	it 3 <mark>(3)</mark>			

REGISTER 3-2: CORCON: CORE CONTROL REGISTER

This bit is always read as '0'.
 The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 2	SFA: Stack Frame Active Status bit
	1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG and DSWPAG values
	0 = Stack frame is not active; W14 and W15 address of EDS or Base Data Space
hit 1	RND : Rounding Mode Select bit ⁽¹⁾

- bit 1 RND: Rounding Mode Select bit
 - 1 = Biased (conventional) rounding is enabled
 - 0 = Unbiased (convergent) rounding is enabled

IF: Integer or Fractional Multiplier Mode Select bit⁽¹⁾ bit 0 1 = Integer mode is enabled for DSP multiply 0 = Fractional mode is enabled for DSP multiply

- Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.
 - **2:** This bit is always read as '0'.
 - 3: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

3.8 Arithmetic Logic Unit (ALU)

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X ALU is 16 bits wide, and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR register. The C and DC</u> Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The core CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

3.8.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed, or mixed-sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit signed x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.8.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. The 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.9 DSP Engine (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

The DSP engine consists of a high-speed 17-bit x 17-bit multiplier, a 40-bit barrel shifter and a 40-bit adder/subtracter (with two target accumulators, round and saturation logic).

The DSP engine can also perform inherent accumulatorto-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- · Signed, unsigned or mixed-sign DSP multiply (US)
- · Conventional or convergent rounding (RND)
- · Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACCSAT)

	SUMMARY	
Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	$A = A + (x \bullet y)$	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	$A = x \bullet y$	No
MPY	$A = x^2$	No
MPY.N	$A = -x \bullet y$	No
MSC	$A = A - x \bullet y$	Yes

TABLE 3-2: DSP INSTRUCTIONS SUMMARY

4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Program Memory" (DS70613) in the "dsPIC33/PIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X architecture features separate program and data memory spaces, and buses. This architecture also allows the direct access of program memory from the Data Space (DS) during code execution.

4.1 Program Address Space

The program address memory space of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit PC during program execution, or from table operation or Data Space remapping, as described in Section 4.8 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFF). The exception is the use of TBLRD operations, which use TBLPAG<7> to read Device ID sections of the configuration memory space.

The program memory maps, which are presented by device family and memory size, are shown in Figure 4-1 through Figure 4-5.

FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33EP32GP50X, dsPIC33EP32MC20X/50X AND PIC24EP32GP/MC20X DEVICES





FIGURE 4-2: PROGRAM MEMORY MAP FOR dsPIC33EP64GP50X, dsPIC33EP64MC20X/50X AND PIC24EP64GP/MC20X DEVICES



Note: Memory areas are not shown to scale.





FIGURE 4-3: PROGRAM MEMORY MAP FOR dsPIC33EP128GP50X, dsPIC33EP128MC20X/50X AND PIC24EP128GP/MC20X DEVICES

FIGURE 4-4: PROGRAM MEMORY MAP FOR dsPIC33EP256GP50X, dsPIC33EP256MC20X/50X AND PIC24EP256GP/MC20X DEVICES



Note: Memory areas are not shown to scale.




FIGURE 4-5: PROGRAM MEMORY MAP FOR dsPIC33EP512GP50X, dsPIC33EP512MC20X/50X AND PIC24EP512GP/MC20X DEVICES

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 4-6).

Program memory addresses are always word-aligned on the lower word and addresses are incremented, or decremented by two, during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices reserve the addresses between 0x000000 and 0x000200 for hardcoded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000, of Flash memory, with the actual address for the start of code at address, 0x000002, of Flash memory.

A more detailed discussion of the Interrupt Vector Tables (IVTs) is provided in **Section 7.1** "Interrupt Vector Table".




FIGURE 4-6: PROGRAM MEMORY ORGANIZATION

4.2 Data Address Space

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X CPU has a separate 16-bit-wide data memory space. The Data Space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps, which are presented by device family and memory size, are shown in Figure 4-7 through Figure 4-16.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This arrangement gives a base Data Space address range of 64 Kbytes (32K words).

The base Data Space address is used in conjunction with a Read or Write Page register (DSRPAG or DSWPAG) to form an Extended Data Space, which has a total address range of 16 Mbytes.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices implement up to 52 Kbytes of data memory (4 Kbytes of data memory for Special Function Registers and up to 48 Kbytes of data memory for RAM). If an EA points to a location outside of this area, an all-zero word or byte is returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byteaddressable, 16-bit-wide blocks. Data is aligned in data memory and registers as 16-bit words, but all Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] MCU devices and improve Data Space memory usage efficiency, the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

A data byte read, reads the complete word that contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB. The MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

4.2.3 SFR SPACE

The first 4 Kbytes of the Near Data Space, from 0x0000 to 0x0FFF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

Note: The actual set of peripheral features and interrupts varies by the device. Refer to the corresponding device tables and pinout diagrams for device-specific information.

4.2.4 NEAR DATA SPACE

The 8-Kbyte area, between 0x0000 and 0x1FFF, is referred to as the Near Data Space. Locations in this space are directly addressable through a 13-bit absolute address field within all memory direct instructions. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.




FIGURE 4-7: DATA MEMORY MAP FOR dsPIC33EP32MC20X/50X AND dsPIC33EP32GP50X DEVICES




FIGURE 4-8: DATA MEMORY MAP FOR dsPIC33EP64MC20X/50X AND dsPIC33EP64GP50X DEVICES




FIGURE 4-9: DATA MEMORY MAP FOR dsPIC33EP128MC20X/50X AND dsPIC33EP128GP50X DEVICES








FIGURE 4-10: DATA MEMORY MAP FOR dsPIC33EP256MC20X/50X AND dsPIC33EP256GP50X DEVICES




























4.2.5 X AND Y DATA SPACES

The dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X core has two Data Spaces, X and Y. These Data Spaces can be considered either separate (for some DSP instructions) or as one unified linear address range (for MCU instructions). The Data Spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X Data Space is used by all instructions and supports all addressing modes. X Data Space has separate read and write data buses. The X read data bus is the read data path for all instructions that view Data Space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y Data Space is used in concert with the X Data Space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y Data Spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X Data Space. Modulo Addressing and Bit-Reversed Addressing are not present in PIC24EPXXXGP/MC20X devices.

All data memory writes, including in DSP instructions, view Data Space as combined X and Y address space. The boundary between the X and Y Data Spaces is device-dependent and is not user-programmable.

4.3 Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

4.3.1 KEY RESOURCES

- "Program Memory" (DS70613) in the "dsPIC33/ PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

4.4 Special Function Register Maps

TABLE 4-1: CPU CORE REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND dsPIC33EPXXXGP50X DEVICES OI

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
	Audi.	BIL 13	DIL 14	5113	DICIZ	BILTI	BILTU	ыга		Dit /	BILO	511.5	DIL 4	ысэ	
W0	0000								W0 (WF	EG)					
W1	0002								W1						
W2	0004								W2						
W3	0006								W3						
W4	8000								W4						
W5	000A								W5						
W6	000C								W6						
W7	000E								W7						
W8	0010								W8						
W9	0012								W9						
W10	0014								W10)					
W11	0016								W11						
W12	0018								W12	2					
W13	001A								W13	;					
W14	001C								W14	ļ					
W15	001E								W15	5					
SPLIM	0020								SPLI	М					
ACCAL	0022								ACCA	NL.					
ACCAH	0024								ACCA	Ή					
ACCAU	0026			Się	gn Extensio	n of ACCA<	:39>						AC	CAU	
ACCBL	0028								ACCE	BL					
ACCBH	002A								ACCE	βH					
ACCBU	002C			Się	gn Extensio	n of ACCB<	39>						AC	CBU	
PCL	002E							F	PCL<15:0>						
PCH	0030	_	_	—	_	_	_	_	_	_				PCH<6:0>	
DSRPAG	0032	_	_	_	_	_	_			•	•	DSRPAG	G<9:0>		
DSWPAG	0034	_	_	_	_	_	_	_				DS	SWPAG<8:	:0>	
RCOUNT	0036		•	•	•	•	•		RCOUNT	<15:0>					
DCOUNT	0038								DCOUNT	<15:0>					
DOSTARTL	003A							DOS	TARTL<15:	1>					
DOSTARTH	003C	—	—	—			_	—	—					DOSTAF	RTH<5
DOENDL	003E							DO	ENDL<15:1	>					
DOENDH	0040	_						_						DOEN	
Legend: x		wn value or	n Reset. — =	unimpleme	ented, read	as '0'. Rese	t values are	shown in h	nexadecimal						

TABLE 4-1: CPU CORE REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND dsPIC33EPXXXGP50X DEVICES OI

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0	RA	Ν	٥V
CORCON	0044	VAR	—	US<	:1:0>	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	SF
MODCON	0046	XMODEN	DDEN YMODEN — — BWM<3:0> YWM<3:0>												X١
XMODSRT	0048		XMODSRT<15:0>												
XMODEND	004A		XMODEND<15:0>												
YMODSRT	004C							YMO	DSRT<15:0	>					
YMODEND	004E							YMO	DEND<15:0)>					
XBREV	0050	BREN							XBF	REV<14:0>					
DISICNT	0052	_	_							DISICNT<	13:0>				
TBLPAG	0054	—	TBLPAG<7:0>												
MSTRPR	0058								MSTRPR<	:15:0>					

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-2: CPU CORE REGISTER MAP FOR PIC24EPXXXGP/MC20X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
W0	0000								W0 (WRI	EG)					
W1	0002								W1						
W2	0004								W2						
W3	0006								W3						
W4	8000								W4						
W5	000A								W5						
W6	000C								W6						
W7	000E		W7												
W8	0010		W8												
W9	0012		W9												
W10	0014		W10												
W11	0016		W11												
W12	0018								W12						
W13	001A								W13						
W14	001C								W14						
W15	001E								W15						
SPLIM	0020								SPLIM<1	5:0>					
PCL	002E							P	CL<15:1>						
PCH	0030		—	—		—			—	—				PCH<6:0>	
DSRPAG	0032		—	—		—						DSRPA	G<9:0>		
DSWPAG	0034		—	—		—						DS	SWPAG<8:0	>	
RCOUNT	0036								RCOUNT<	15:0>					
SR	0042	_	_	_	_	_	_	_	DC	IPL2	IPL1	IPL0	RA	Ν	٥V
CORCON	0044	VAR	_	_	_	_	_	_	_	_	_	_	_	IPL3	SF
DISICNT	0052		—							DISICNT	:13:0>				
TBLPAG	0054		_	_	_	—	_		_				TBLPAC	G<7:0>	
MSTRPR	0058								MSTRPR<	15:0>					

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-3:	INTERRUPT CONTROLLER REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY

										,					
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
IFS0	0800	—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF		_	_	INT1IF	CNIF	CMIF
IFS2	0804	_	—	_		_	—	_	—		IC4IF	IC3IF	DMA3IF	_	_
IFS3	0806	_	—	_	_	_	_	_	—		_	_	_		MI2C2IF
IFS4	0808	_	_	CTMUIF	_	_		_	—	_	_	_	_	CRCIF	U2EIF
IFS8	0810	JTAGIF	ICDIF	_	_	_		_	—	_	_	_	_	_	—
IFS9	0812	—	—	_	_	_		_	—	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDT
IEC0	0820	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE		_	_	INT1IE	CNIE	CMIE
IEC2	0824	_	—	_	_	_		_	—		IC4IE	IC3IE	DMA3IE	_	
IEC3	0826	_	—	_	_	_	_	_	—	_	_	_	_	_	MI2C2IE
IEC4	0828		_	CTMUIE	_	_		_	—		_	_	_	CRCIE	U2EIE
IEC8	0830	JTAGIE	ICDIE	_	_	_		_	—		_	_	_	_	_
IEC9	0832		_	_	_	_		_	—		PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDT
IPC0	0840		T1IP<2:0>			_	(OC1IP<2:0	>			IC1IP<2:0>		_	
IPC1	0842		T2IP<2:0>			_		OC2IP<2:0	>			IC2IP<2:0>		_	
IPC2	0844		l	J1RXIP<2:0	>	_		SPI1IP<2:0)>			SPI1EIP<2:0	>	_	
IPC3	0846		_	_	_	— DMA1IP<2:0>						AD1IP<2:0>	•	_	
IPC4	0848			CNIP<2:0>		_	CMIP<2:0>				MI2C1IP<2:0	>	_		
IPC5	084A		_	_	_	_		_	—		_	_	_	_	
IPC6	084C			T4IP<2:0>		_	(OC4IP<2:0	>			OC3IP<2:0>	>	_	
IPC7	084E		1	U2TXIP<2:0	>	_	L	J2RXIP<2:	0>			INT2IP<2:0>	>	_	
IPC8	0850	_	—	_	_	-		—	—	_		SPI2IP<2:0>	>	_	
IPC9	0852	_	—	_	_	-		IC4IP<2:0	>	_		IC3IP<2:0>		_	
IPC12	0858	-	—	_	_		N	112C2IP<2:	0>	_		SI2C2IP<2:0	>	—	_
IPC16	0860	-		CRCIP<2:0>	>			U2EIP<2:0	>	_		U1EIP<2:0>	•	—	_
IPC19	0866	-	—	—	_			—	_	_		CTMUIP<2:0	>	—	_
IPC35	0886	_		JTAGIP<2:0	>	_		ICDIP<2:0	>	—	_	—	—	—	_
IPC36	0888	_		PTG0IP<2:0	>	—	PT	GWDTIP<	2:0>	—	P	GSTEPIP<2	2:0>	—	_
IPC37	088A	_	—	—	—	_	F	PTG3IP<2:	0>	—		PTG2IP<2:0	>	—	
INTCON1	08C0	NSTDIS	OVAERR	OVBERR			_	—	—		DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR
INTCON2	08C2	GIE	DISI	SWTRAP	_	_	_	_	—	_	_	—	—	—	INT2EP
INTCON3	08C4	_	—	_	_	_	_	_	—	_	_	DAE	DOOVR	_	_
INTCON4	08C6	_	—	—	_	_	_	—	—	—	_	—	—	—	_
INTTREG	08C8	_	_	_	_		ILR<	3:0>					VECN	JM<7:0>	
	•			•											

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70000657H-page 66

I

TABLE 4-4: INTERRUPT CONTROLLER REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY

IADEE																			
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2				
IFS0	0800	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF				
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	_	_	—	INT1IF	CNIF	CMIF				
IFS2	0804	_	_	_	_	_	_	_	_	_	IC4IF	IC3IF	DMA3IF	_	_				
IFS3	0806	—	_				QEI1IF	PSEMIF	_		—		—	—	MI2C2IF				
IFS4	0808	—	_	CTMUIF			—	—	_		—		—	CRCIF	U2EIF				
IFS5	080A	PWM2IF	PWM1IF				_	_	_		_		—	_	—				
IFS6	080C	_					_	_	_		_		—	_	—				
IFS8	0810	JTAGIF	ICDIF				_	_	_		_		—	_	—				
IFS9	0812	_					_	_	_		PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDTIF				
IEC0	0820	—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE				
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	—	—	—	INT1IE	CNIE	CMIE				
IEC2	0824	—	—	-	—	—	—	—	—	—	IC4IE	IC3IE	DMA3IE	—	—				
IEC3	0826	—	—	-	—	—	QEI1IE	PSEMIE	—	—	—	—	—	—	MI2C2IE				
IEC4	0828	—	—	CTMUIE	—	—	—	—	—	—	—	—	—	CRCIE	U2EIE				
IEC5	082A	PWM2IE	PWM1IE	-	—	—	—	—	—	—	—	—	—	—	—				
IEC6	082C	_	_	_	_	_	—	—	—	-	—	_	—	—	—				
IEC8	0830	JTAGIE	ICDIE	_	_	_	—	—	—	_	—	_	—	—	—				
IEC9	0832	—	—	—	_	_	—	—	—	_	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTIE				
IPC0	0840	—		T1IP<2:0>		_	- OC1IP<2:0>					IC1IP<2:0>		—					
IPC1	0842	—		T2IP<2:0>		_	OC2IP<2:0>			_		IC2IP<2:0>		_					
IPC2	0844	_	l	U1RXIP<2:0	>	_	:	SPI1IP<2:0)>	_	:	SPI1EIP<2:0	_						
IPC3	0846	—	—	_	_	_	C	MA1IP<2:	0>	_		AD1IP<2:0>		_					
IPC4	0848	_		CNIP<2:0>		_		CMIP<2:0	>	_	MI2C1IP<2:0>			_					
IPC5	084A	_	—	_	_	_	—	—	—	_	_	_	—	_					
IPC6	084C	—		T4IP<2:0>		_		OC4IP<2:0	>	_		OC3IP<2:0>	•	_					
IPC7	084E	—		U2TXIP<2:0	>	_	ι	J2RXIP<2:	0>	_		INT2IP<2:0>	>	_					
IPC8	0850	—	_	_	_	—	—	—	—	_		SPI2IP<2:0>	>	—					
IPC9	0852	—	—	_	_	_		IC4IP<2:0	>	_		IC3IP<2:0>		—					
IPC12	0858	—	—	_	_	_	N	112C2IP<2:	0>	_		SI2C2IP<2:0	>	—	-				
IPC14	085C	—	_	—	—	-	(QEI1IP<2:()>			PSEMIP<2:0	>	—	—				
IPC16	0860	_		CRCIP<2:0	>	_		U2EIP<2:0	>		U1EIP<2:0>			_	—				
IPC19	0866	_	_	—	—	_	—	_	_	_		CTMUIP<2:0	>	_	—				
IPC23	086E	_	F	PWM2IP<2:0)>	_	PWM1IP<2:0>			_	—	_	—	_	_				
IPC24	0870	—	—	_	_	—	_	—	—	_	—	—	—	_					

TABLE 4-4: INTERRUPT CONTROLLER REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY (CONTINUED)

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
IPC35	0886	_		JTAGIP<2:0	>	_		ICDIP<2:0	>	—	—	—	_	—	—
IPC36	0888		PTG0IP<2:0>		_	PTGWDTIP<2:0>			_	PT	GSTEPIP<2	::0>	_	_	
IPC37	088A		_	_		_	PTG3IP<2:0>			_	PTG2IP<2:0>			_	
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	_	_			—	—	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR
INTCON2	08C2	GIE	DISI	SWTRAP	_	_			—	—	—		_	—	INT2EP
INTCON3	08C4		_	_		_	_	_	_	_	_	DAE	DOOVR	_	_
INTCON4	08C6	_	_	_	_	_	_	_	—	_	_	_	_	_	_
INTTREG	08C8	_	_	_	_		ILR<	3:0>					VECN	IUM<7:0>	

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2			
IFS0	0800	_	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF			
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	—	_	_	INT1IF	CNIF	CMIF			
IFS2	0804	_	_	_	_	_	_	_	_	_	IC4IF	IC3IF	DMA3IF	C1IF	C1RXI			
IFS3	0806	_	_	_	_	_	_	_	_	_	_	_	_	_	MI2C2I			
IFS4	0808	_	_	CTMUIF		_	_	_	_	_	C1TXIF		_	CRCIF	U2EIF			
IFS6	080C	_	_	_		_	_	_	_	_	_		_	_	_			
IFS8	0810	JTAGIF	ICDIF	_		-	_	_	_	_	_	_	_	_	_			
IFS9	0812	_	_	_		-	_	_	_	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWD			
IEC0	0820	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE			
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	—	_	_	INT1IE	CNIE	CMIE			
IEC2	0824	_	_	—	—	-	_	_	_	—	IC4IE	IC3IE	DMA3IE	C1IE	C1RXII			
IEC3	0826	_	_	_	_	_		_	_	_	_	_	_	_	MI2C2I			
IEC4	0828	_	_	CTMUIE	_	_	_	_	_	_	C1TXIE	_	_	CRCIE	U2EIE			
IEC8	0830	JTAGIE	ICDIE	_	_	_		_	_	_	_	_	_	_	_			
IEC9	0832	_	_	_	_	_		_	_	_	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWD			
IPC0	0840	_		T1IP<2:0>		_	(OC1IP<2:0)>	_		IC1IP<2:0>	•	_				
IPC1	0842	_		T2IP<2:0>		_	OC2IP<2:0>			_		IC2IP<2:0>		_				
IPC2	0844	_	ι	J1RXIP<2:0)>	_	SPI1IP<2:0>			_		SPI1EIP<2:0)>					
IPC3	0846	_	_	_	_	_	DMA1IP<2:0>			_	AD1IP<2:0>							
IPC4	0848	_		CNIP<2:0>	•	_		CMIP<2:0	>	_		MI2C1IP<2:0)>					
IPC5	084A	_	_	_	_	_	_	_	_	_	_		_					
IPC6	084C	_		T4IP<2:0>		_	(OC4IP<2:0)>	_		OC3IP<2:0	>	_				
IPC7	084E	_	l	J2TXIP<2:0)>	_	ι	J2RXIP<2:	0>	_		INT2IP<2:0	>					
IPC8	0850	_		C1IP<2:0>		_	0	1RXIP<2:	0>	_		SPI2IP<2:0	>					
IPC9	0852	_	_	_	_	_		IC4IP<2:0	>	_		IC3IP<2:0>	•					
IPC11	0856		_	_	_	_	_		_	_	—			_	_			
IPC12	0858	_	_	_	_	_	N	112C2IP<2:	:0>	_		SI2C2IP<2:0)>	_	_			
IPC16	0860	_		CRCIP<2:0	>	_		U2EIP<2:0>				U1EIP<2:0>	>	_	_			
IPC17	0862	_	_	_	_	_	0	C1TXIP<2:	0>	_	_		_		_			
IPC19	0866	_	_	_	_	_	_		_	_		CTMUIP<2:0		_	_			
IPC35	0886	_		JTAGIP<2:0)>	_	ICDIP<2:0>			_	<u> </u>	_	_	_	_			
IPC36	0888	_		PTG0IP<2:0		_	PTGWDTIP<2:0>			_	PTGSTEPIP<2:0>			_	_			
IPC37	088A	_		_				2112 111 21631P<2:			PTGSTEPIP<2:0> PTG2IP<2:0>			_				
			امحجم أحجم		t values are	ahaum in he			-		1							

TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY (CONTINUE

	File ame	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
INT	CON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKER
INT	CON2	08C2	GIE	DISI	SWTRAP	_	_	_	_	_	_	_	_	_	_	INT2E
INT	CON3	08C4	_	_	_	_	_	_	_	_	_	_	DAE	DOOVR	_	_
INT	CON4	08C6	_	_	_	_	_	_	_	_	_	_	_	_	_	_
INT	TREG	08C8	-	_	—	_		ILR<	3:0>		VECNUM<7:0>					

TABLE 4-6: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

IADLL	- 0.			1 00111	NOLLE										
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
IFS0	0800	—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1I
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	_	—	_	INT1IF	CNIF	CMIF
IFS2	0804	—	_	_	_	_	_	—	_	_	IC4IF	IC3IF	DMA3IF	—	_
IFS3	0806	_			_	_	QEI1IF	PSEMIF	_	_	_	_	_	_	MI2C2
IFS4	0808	_		CTMUIF	_	_	_	_	_	_	_	_	_	CRCIF	U2EIF
IFS5	080A	PWM2IF	PWM1IF		_	_	_	_	_	_	_	_	_	_	_
IFS6	080C	—	_	_	_	_	_	—	—	—	_	_	—	_	_
IFS8	0810	JTAGIF	ICDIF	_	_	_	_	_	_	_	_	_	_	—	_
IFS9	0812	_	_	_	_	_	_	_	_	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWD
IEC0	0820	—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	—	_	_	INT1IE	CNIE	CMIE
IEC2	0824	—	_	_	_	_	_	—	_	_	IC4IE	IC3IE	DMA3IE	—	_
IEC3	0826	—	_	_	_	_	QEI1IE	PSEMIE	_	_	_	_	—	—	MI2C2
IEC4	0828	_		CTMUIE	_	_	_	_	_	_	_	_	_	CRCIE	U2EIE
IEC5	082A	PWM2IE	PWM1IE		_	_	_	_	_	_	_	_	_	_	_
IEC6	082C	—	_	_	_	_	_	—	—	—	_	_	—	_	_
IEC8	0830	JTAGIE	ICDIE		_	_	_	_	_	_	_	_	_	_	_
IEC9	0832	_			_	_	_	_	_	_	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWD
IPC0	0840	—		T1IP<2:0>		—	— OC1IP<2:0>					IC1IP<2:0>	—		
IPC1	0842	_		T2IP<2:0>		_	OC2IP<2:0>			_		IC2IP<2:0>	_		
IPC2	0844	_	I	U1RXIP<2:0)>	_	SPI1IP<2:0>			_		SPI1EIP<2:0	_		
IPC3	0846	—	_	_	_	_	C	MA1IP<2:	0>	—		AD1IP<2:0>	—		
IPC4	0848	—		CNIP<2:0>	•	—		CMIP<2:0	>	_		MI2C1IP<2:0)>	—	
IPC5	084A	—	_	_	_	—	_	_	_	_	_	_	_	—	
IPC6	084C	—		T4IP<2:0>		—		OC4IP<2:0)>	_		OC3IP<2:0	>	—	
IPC7	084E	—		U2TXIP<2:0)>	—	ι	J2RXIP<2:	0>	_		INT2IP<2:0	>	—	
IPC8	0850	_	_	_	—	_	(C1RXIP<2:	0>	—		SPI2IP<2:0	>		
IPC9	0852	_	_	_	_	—	IC4IP<2:0>			—		IC3IP<2:0>		_	
IPC12	0858	—	—	_	_	_	MI2C2IP<2:0>			_		SI2C2IP<2:0	>		
IPC14	085C	—	—	_	_	_	QEI1IP<2:0>			—		PSEMIP<2:0>			
IPC16	0860	—		CRCIP<2:0	>	_	U2EIP<2:0		>	—		U1EIP<2:0>	>		
IPC19	0866	—	—	—	_	_				—		CTMUIP<2:0)>		
IPC23	086E	—	F	PWM2IP<2:0)>	—	Р	WM1IP<2	0>	—	—	—	—	—	_
IPC24	0870	_	_	_	—	_	—	—	—	_	_	_	_	_	
			مادمین ادما												

TABLE 4-6: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY (CONTINUE

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
IPC35	0886	_		JTAGIP<2:0)>	_	ICDIP<2:0>			_	—	_	—	—	_
IPC36	0888		PTG0IP<2:0>			_	PTGWDTIP<2:0>			_	PTGSTEPIP<2:0>			_	_
IPC37	088A		_	_	_	_	PTG3IP<2:0>			_	PTG2IP<2:0>			_	
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKER
INTCON2	08C2	GIE	DISI	SWTRAP	_	_		_	_	_	_	_	_	_	INT2E
INTCON3	08C4	-	—		_	_	-		—	_		DAE	DOOVR	—	
INTCON4	08C6	_	_		_	—			—	_				—	
INTTREG	08C8	_	_	_	_		ILR<3:0>						VECNU	M<7:0>	

TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC50X DEVICES ONLY

IADLE	- -/.				NOLLE					IC33EF7					
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
IFS0	0800	—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF
IFS1	0802	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	_	—	—	INT1IF	CNIF	CMIF
IFS2	0804	—	—	_	_	_	_	_	_	_	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF
IFS3	0806	—	—	_	_	_	QEI1IF	PSEMIF	_	_	—	_	_		MI2C2IF
IFS4	0808	_	_	CTMUIF	_	_	_	_	_	_	C1TXIF	_	_	CRCIF	U2EIF
IFS5	080A	PWM2IF	PWM1IF	_	_	_	_	_	_	_	_	_	_	_	_
IFS6	080C	_	_	_	_	_	_	_	_	_	_	_	_	_	_
IFS8	0810	JTAGIF	ICDIF	_	_	_	_	_	_	_	_	_	_	_	_
IFS9	0812	—	_	_	—	_	—	_	_	_	PTG3IF	PTG2IF	PTG1IF	PTG0IF	PTGWDT
IEC0	0820	_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE
IEC1	0822	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE	_	_	_	INT1IE	CNIE	CMIE
IEC2	0824	_	_	_	_	_	_	_	_	_	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE
IEC3	0826	_	_	_	_	_	QEI1IE	PSEMIE	_	_	_	_	_	_	MI2C2IE
IEC4	0828	_	_	CTMUIE	_	_	_	_	_	_	C1TXIE	_	_	CRCIE	U2EIE
IEC5	082A	PWM2IE	PWM1IE	_	_	_	_	_	_	_	_	_	_	_	_
IEC6	082C	—	—	_	_	_	_	_	_	_	—	_	_		_
IEC7	082E	_	_	_	_	_	_	_	_	_	_	_	_	_	_
IEC8	0830	JTAGIE	ICDIE	_	_	_	_	_	_	_	_	_	_	_	_
IEC9	0832	_	_	_	_	_	_	_	_	_	PTG3IE	PTG2IE	PTG1IE	PTG0IE	PTGWDTI
IPC0	0840	_		T1IP<2:0>		_		OC1IP<2:0)>	_		IC1IP<2:0>		_	
IPC1	0842	_		T2IP<2:0>		_		OC2IP<2:0)>	_		IC2IP<2:0>		_	
IPC2	0844	_	I	U1RXIP<2:0	N	_	:	SPI1IP<2:0)>	_		SPI1EIP<2:0	>	_	
IPC3	0846	—	—	_	_	_	0) MA1IP<2:	0>	_		AD1IP<2:0>			
IPC4	0848	_		CNIP<2:0>		_		CMIP<2:0	>	_		MI2C1IP<2:0	>	_	
IPC5	084A	_	_	_	_	_	_	_	_	_	_	_	_	_	
IPC6	084C			T4IP<2:0>		_		OC4IP<2:0)>	—		OC3IP<2:0>		_	
IPC7	084E			U2TXIP<2:0	>	_	ι	J2RXIP<2:	0>	—		INT2IP<2:0>	•	_	
IPC8	0850			C1IP<2:0>		_	0	C1RXIP<2:	0>	—		SPI2IP<2:0>	•	_	
IPC9	0852		—	_	—	_		IC4IP<2:0	>	—		IC3IP<2:0>		_	
IPC12	0858	_	—	_	—	_	N	112C21P<2:	0>	—		SI2C2IP<2:0	>	_	_
IPC14	085C		—	_	_	_	(QEI1IP<2:()>	—		PSEMIP<2:0	>	_	_
IPC16	0860			CRCIP<2:0	>	_		U2EIP<2:0)>	—		U1EIP<2:0>		_	_
IPC17	0862		_	_	_	_	(C1TXIP<2:	0>		_	—	_	_	—
IPC19	0866		_	_	_	_	_		_			CTMUIP<2:0	>	_	_
					alues are ak										

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2011-2013 Microchip Technology Inc.

TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33EPXXXMC50X DEVICES ONLY (CONTINUE

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
IPC23	086E	_	F	PWM2IP<2:()>	_	Р	WM1IP<2:	0>	—		_	_	—	—
IPC24	0870		_	_	_	_		_	_	_	_	_	_	_	
IPC35	0886			JTAGIP<2:0	>	_		ICDIP<2:0	>	_	_	_	_	_	_
IPC36	0888	_	PTG0IP<2:0>			_	PT	GWDTIP<	2:0>	—	P	FGSTEPIP<2	:0>	—	—
IPC37	088A	_			_	F	TG3IP<2:	0>	—		PTG2IP<2:0	>	—		
INTCON1	08C0	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR
INTCON2	08C2	GIE	DISI	SWTRAP	_	_	_	_	—	—	—	—	_	_	INT2EP
INTCON3	08C4	_	—				_		—	—	_	DAE	DOOVR	—	—
INTCON4	08C6	_	_	_	_	_	_	_	_	_	_	_	_	_	
INTTREG	08C8		_	_	_		ILR<	3:0>					VECN	JM<7:0>	

TABLE 4-8: TIMER1 THROUGH TIMER5 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
TMR1	0100								Timer1	Register					
PR1	0102								Period F	Register 1					
T1CON	0104	TON	—	TSIDL	_	_	_	_	-	—	TGATE	TCKP	S<1:0>	—	TSY
TMR2	0106								Timer2	Register					
TMR3HLD	0108						Time	er3 Holding	Register (fo	r 32-bit time	er operations	only)			
TMR3	010A								Timer3	Register					
PR2	010C								Period F	Register 2					
PR3	010E								Period F	Register 3					
T2CON	0110	TON		TSIDL	—	_	—		_		TGATE	TCKP	S<1:0>	T32	
T3CON	0112	TON	_	TSIDL	_	_	_		_		TGATE	TCKP	S<1:0>	_	
TMR4	0114		•	•	•	•	•	•	Timer4	Register	•	•			
TMR5HLD	0116						Т	imer5 Holdi	ng Register	(for 32-bit c	perations or	ıly)			
TMR5	0118								Timer5	Register					
PR4	011A								Period F	Register 4					
PR5	011C								Period F	Register 5					
T4CON	011E	TON	—	TSIDL	—	—	—		_	_	TGATE	TCKP	S<1:0>	T32	
T5CON	0120	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKP	S<1:0>	_	_

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

ľ

TABLE 4-9: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 4 REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
IC1CON1	0140	_	_	ICSIDL	10	CTSEL<2:0	>	—	—	—	ICI<'	1:0>	ICOV	ICBNE	
IC1CON2	0142		_	_	-	_	_	_	IC32	ICTRIG	TRIGSTAT	_		S	YNCSEI
IC1BUF	0144							Inpi	ut Capture	1 Buffer Reg	gister				
IC1TMR	0146								Input Capt	ure 1 Time	r				
IC2CON1	0148	_		ICSIDL	10	CTSEL<2:0	>	—	—		ICI<'	1:0>	ICOV	ICBNE	
IC2CON2	014A		_	_	-	_	_	_	IC32	ICTRIG	TRIGSTAT	_		S	YNCSEI
IC2BUF	014C							Inpi	ut Capture 2	2 Buffer Reg	gister				
IC2TMR	014E		Input Capture 2 Timer												
IC3CON1	0150		_	ICSIDL	10	CTSEL<2:0	>	_	_	_	ICI<'	1:0>	ICOV	ICBNE	
IC3CON2	0152		_	_	-	_	_	_	IC32	ICTRIG	TRIGSTAT	_		S	YNCSEI
IC3BUF	0154							Inpu	ut Capture 3	3 Buffer Reg	gister				
IC3TMR	0156								Input Capt	ure 3 Time	r				
IC4CON1	0158		_	ICSIDL											
IC4CON2	015A	_	-	_	_	—	_	—	IC32	ICTRIG	TRIGSTAT	—		S	YNCSEI
IC4BUF	015C							Inpu	ut Capture 4	4 Buffer Reg	gister				
IC4TMR	015E								Input Capt	ure 4 Time	r				

TABLE 4-10: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 4 REGISTER MAP

			iit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3												
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
OC1CON1	0900	_	_	OCSIDL	0	CTSEL<2:0)>	_	ENFLTB	ENFLTA	—	OCFLTB	OCFLTA	TRIGMODE	
OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYI	NCSEL<
OC1RS	0904							Outp	out Compare	e 1 Seconda	ary Register				
OC1R	0906								Output Co	mpare 1 Re	gister				
OC1TMR	0908								Timer V	alue 1 Regi	ster				
OC2CON1	090A	_	_	OCSIDL	0	CTSEL<2:0)>	_	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE	
OC2CON2	090C	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYI	NCSEL
OC2RS	090E							Outp	out Compare	e 2 Seconda	ary Register				
OC2R	0910		Output Compare 2 Register												
OC2TMR	0912								Timer V	alue 2 Regi	ster				
OC3CON1	0914	—	-	OCSIDL	0	CTSEL<2:0)>	—	ENFLTB	ENFLTA	—	OCFLTB	OCFLTA	TRIGMODE	
OC3CON2	0916	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYI	NCSEL
OC3RS	0918							Outp	out Compare	e 3 Seconda	ary Register				
OC3R	091A								Output Co	mpare 3 Re	gister				
OC3TMR	091C								Timer V	alue 3 Regi	ster				
OC4CON1	091E	—	—	OCSIDL	0	CTSEL<2:0)>	—	ENFLTB	ENFLTA	_	OCFLTB	OCFLTA	TRIGMODE	
OC4CON2	0920	FLTMD	FLTOUT	FLTTRIEN	OCINV	—	_	—	OC32	OCTRIG	TRIGSTAT	OCTRIS		SYI	NCSEL
OC4RS	0922							Outp	out Compare	e 4 Seconda	ary Register				
OC4R	0924								Output Co	mpare 4 Re	gister				
OC4TMR	0926								Timer V	alue 4 Regi	ster				

TABLE 4-11: PTG REGISTER MAP

	-														
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
PTGCST	0AC0	PTGEN	_	PTGSIDL	PTGTOGL	—	PTGSWT	PTGSSEN	PTGIVIS	PTGSTRT	PTGWTO	_	—	—	
PTGCON	0AC2	P	TGCLK<2	:0>		F	PTGDIV<4:0	>			PTGPWD	<3:0>		_	
PTGBTE	0AC4		ADC	TS<4:1>		IC4TSS	IC3TSS	IC2TSS	IC1TSS	OC4CS	OC3CS	OC2CS	OC1CS	OC4TSS	OC3T
PTGHOLD	0AC6								PTGHOLD	<15:0>					
PTGT0LIM	0AC8								PTGT0LIM	l<15:0>					
PTGT1LIM	0ACA								PTGT1LIM	l<15:0>					
PTGSDLIM	0ACC								PTGSDLIN	1<15:0>					
PTGC0LIM	0ACE								PTGC0LIN	1<15:0>					
PTGC1LIM	0AD0		PTGC1LIM<15:0>												
PTGADJ	0AD2		PTGADJ<15:0>												
PTGL0	0AD4								PTGL0<	15:0>					
PTGQPTR	0AD6	_	_	_	_	_	_	_	_	_	_	_		P.	TGQPT
PTGQUE0	0AD8				STEP	21<7:0>							STEPO)<7:0>	
PTGQUE1	0ADA				STEP	93<7:0>							STEP2	2<7:0>	
PTGQUE2	0ADC				STEP	95<7:0>							STEP4	<7:0>	
PTGQUE3	0ADE				STEP	97<7:0>							STEP	6<7:0>	
PTGQUE4	0AE0				STEP	9<7:0>							STEP8	3<7:0>	
PTGQUE5	0AE2				STEP	11<7:0>							STEP1	0<7:0>	
PTGQUE6	0AE4				STEP	13<7:0>							STEP1	2<7:0>	
PTGQUE7	0AE6				STEP	15<7:0>							STEP1	4<7:0>	

TABLE 4-12: PWM REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY

Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
0C00	PTEN	_	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SYI	NCSRC<2	2:0>		SE
0C02	_	_	_	_	_	_	_	_	_	_	_	_	—	
0C04								PTPER<15	:0>					
0C06		PTPER<15:0> SEVTCMP<15:0>												
0C0A								MDC<15:0)>					
0C1A	CHPCLKEN	_	_	_	_	—					CHOPCL	K<9:0>		
0C1E								PWMKEY<1	5:0>					
	0C00 0C02 0C04 0C06 0C0A 0C1A	0C00 PTEN 0C02 — 0C04 0 0C06 0 0C0A 0	OC00 PTEN — 0C02 — — 0C04 — — 0C06 — — 0C0A — — 0C1A CHPCLKEN —	OC00 PTEN — PTSIDL 0C02 — — — — 0C04 — — — — 0C06 — — — — 0C0A — — — — 0C1A CHPCLKEN — — —	OC00 PTEN — PTSIDL SESTAT 0C02 — — — — 0C04 — — — — 0C06 — — — — 0C0A — — — — 0C0A — — — — 0C1A CHPCLKEN — — —	OC00 PTEN PTSIDL SESTAT SEIEN 0C02 — — — — — 0C04 — — — — — 0C06 — — — — — 0C0A — — — — — 0C1A CHPCLKEN — — — —	OC00 PTEN — PTSIDL SESTAT SEIEN EIPU 0C02 — …<	OC00 PTEN PTSIDL SESTAT SEIEN EIPU SYNCPOL 0C02 — …	OC00 PTEN PTSIDL SESTAT SEIEN EIPU SYNCPOL SYNCOEN 0C02 — …	OC00 PTEN PTSIDL SESTAT SEIEN EIPU SYNCPOL SYNCOEN SYNCEN 0C02 - <td>OC00 PTEN — PTSIDL SESTAT SEIEN EIPU SYNCPOL SYNCEN SYNC SYN 0C02 — — — — — — — SYNCPOL SYNCOEN SYNCEN SYN 0C02 — …<</td> <td>OC00 PTEN — PTSIDL SESTAT SEIEN EIPU SYNCPOL SYNCOEN SYNCEN SYNCSRC<2 0C02 — …</td> <td>Image: Constraint of the second sec</td> <td>OC00 PTEN PTSIDL SESTAT SEIEN EIPU SYNCPOL SYNCEN SYNCSRC<2:0> O 0C02 - SEVTCMP SEVTCMP</td>	OC00 PTEN — PTSIDL SESTAT SEIEN EIPU SYNCPOL SYNCEN SYNC SYN 0C02 — — — — — — — SYNCPOL SYNCOEN SYNCEN SYN 0C02 — …<	OC00 PTEN — PTSIDL SESTAT SEIEN EIPU SYNCPOL SYNCOEN SYNCEN SYNCSRC<2 0C02 — …	Image: Constraint of the second sec	OC00 PTEN PTSIDL SESTAT SEIEN EIPU SYNCPOL SYNCEN SYNCSRC<2:0> O 0C02 - SEVTCMP SEVTCMP

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-13: PWM GENERATOR 1 REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEV

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	
PWMCON1	0C20	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<	1:0>	DTCP		MTBS	CAM	
IOCON1	0C22	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDA	T<1:0>	FLTDA	\T<1:0>	CLDA	T<1:0>	
FCLCON1	0C24	_		(CLSRC<4:	0>		CLPOL	CLMOD		FL	TSRC<4:)>		FLTPOL	
PDC1	0C26								PDC1<15:0)>						
PHASE1	0C28								PHASE1<15	:0>						
DTR1	0C2A	_	_		DTR1<13:0>											
ALTDTR1	0C2C	_	_						А	LTDTR1<1	3:0>					
TRIG1	0C32							-	TRGCMP<18	5:0>						
TRGCON1	0C34		TRGDI	V<3:0>		_	_	_	_	_	_			TRG	STRT<5:0	
LEBCON1	0C3A	PHR	PHF	PLR	PLF	.F FLTLEBEN CLLEBEN — — — — — BCH BCL BPHH BPHL								BPHL		
LEBDLY1	0C3C	_	—	—	—	- LEB<11:0>										
AUXCON1	0C3E	—	—	—	—	BLANKSEL<3:0> — — CHOPSEL<3:0>										
1																

TABLE 4-14: PWM GENERATOR 2 REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEV

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
PWMCON2	0C40	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<	1:0>	DTCP	_	MTBS	CAM
IOCON2	0C42	PENH	PENL	POLH	POLL	PMOD)<1:0>	OVRENH	OVRENL	OVRDA	T<1:0>	FLTDA	AT<1:0>	CLDA	AT<1:0>
FCLCON2	0C44	_		С	LSRC<4:0	>		CLPOL	CLMOD		FLT	SRC<4:0	>		FLTPOI
PDC2	0C46							ł	PDC2<15:0>						
PHASE2	0C48							PI	HASE2<15:0	>					
DTR2	0C4A	—	—	DTR2<13:0>											
ALTDTR2	0C4C	_	_						AL	TDTR2<13:0	0>				
TRIG2	0C52							TF	RGCMP<15:0	>					
TRGCON2	0C54		TRGDI	/<3:0>		—	—	_	—	—	_			TRO	GSTRT<5
LEBCON2	0C5A	PHR	PHF	PLR PLF FLTLEBEN CLLEBE				_	—	—	_	BCH	BCL	BPHH	BPHL
LEBDLY2	0C5C	_	—	_	— — LEB<11:0>										
AUXCON2	0C5E			BLANKSEL<3:0> CHOPSEL<3:0>											

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-15: PWM GENERATOR 3 REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEV

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
PWMCON3	0C60	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<	1:0>	DTCP	_	MTBS	CAM
IOCON3	0C62	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDA	T<1:0>	FLTDA	AT<1:0>	CLD/	AT<1:0>
FCLCON3	0C64	—		С	CLSRC<4:0	1>		CLPOL	CLMOD		FLT	SRC<4:0	>		FLTPOL
PDC3	0C66								PDC3<15:0>						
PHASE3	0C68			PHASE3<15:0>											
DTR3	0C6A	—	_	DTR3<13:0>											
ALTDTR3	0C6C	—	—	ļ					AL	TDTR3<13:	0>				
TRIG3	0C72							T	RGCMP<15:0)>					
TRGCON3	0C74		TRGDI	/<3:0>		—	—		_		—			TRO	GSTRT<5:(
LEBCON3	0C7A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN		_		_	BCH	BCL	BPHH	BPHL
LEBDLY3	0C7C	—	—	LEB<11:0>											
AUXCON3	0C7E		_	- - BLANKSEL<3:0> - - CHOPSEL<3:0>									•		

TABLE 4-16: QEI1 REGISTER MAP FOR dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY

								20/100/																
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3										
QEI1CON	01C0	QEIEN	—	QEISIDL		PIMOD<2:0>	•	IMV<	:1:0>	—		INTDIV<2:0)>	CNTPOL	G									
QEI1IOC	01C2	QCAPEN	FLTREN		QFDIV<2:0>		OUTFN	VC<1:0>	SWPAB	HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	11									
QEI1STAT	01C4	—	—	PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN	PCIIRQ	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	Н									
POS1CNTL	01C6								POSCNT<15	:0>														
POS1CNTH	01C8							F	POSCNT<31:	16>														
POS1HLD	01CA								POSHLD<15	:0>														
VEL1CNT	01CC								VELCNT<15	:0>														
INT1TMRL	01CE								INTTMR<15:	0>														
INT1TMRH	01D0		INTTMR<31:16>																					
INT1HLDL	01D2		INTTMR<31:16> INTHLD<15:0>																					
INT1HLDH	01D4								INTHLD<31:1	16>														
INDX1CNTL	01D6							I	NDXCNT<15	i:0>														
INDX1CNTH	01D8							11	NDXCNT<31	:16>														
INDX1HLD	01DA								NDXHLD<15	:0>														
QEI1GECL	01DC								QEIGEC<15	:0>														
QEI1ICL	01DC								QEIIC<15:0	>														
QEI1GECH	01DE							(QEIGEC<31:	16>														
QEI1ICH	01DE								QEIIC<31:10	6>														
QEI1LECL	01E0								QEILEC<15:	0>														
QEI1LECH	01E2							(QEILEC<31:	16>														
Laward														QEILEC<31:16>										

TABLE 4-17: I2C1 AND I2C2 REGISTER MAP

Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		
0200	_	_	_	_	_	_	_	_				I2C1 Recei	ve Register			
0202	_	_	_	_	_	_	_	_				I2C1 Transi	nit Register			
0204	_	_	-	_	_	_	_				Bau	d Rate Gene	erator			
0206	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN		
0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W		
020A	_	_	-	_	_	_			I2C1 Address Register							
020C	_	_	-	_	_	_			I2C1 Address Mask							
0210	_	_	-	_	_	_	_					I2C2 Recei	ve Register			
0212	_	_	-	_	_	_	_					I2C2 Transi	nit Register			
0214	_	_	-	_	_	_	_				Bau	d Rate Gene	erator			
0216	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN		
0218	ACKSTAT	TRSTAT	-	—	_	BCL	GCSTAT	CSTAT ADD10 IWCOL I2COV D_A P S R_W								
021A	_	_	_	_	—	_	– I2C2 Address Register									
021C	_		_	_	_	_	– I2C2 Address Mask									
	0200 0202 0204 0206 0208 020A 020C 0210 0212 0214 0216 0218	0200 — 0202 — 0204 — 0206 I2CEN 0208 ACKSTAT 0200 — 0210 — 0210 — 0210 — 0211 — 0212 — 0214 — 0215 I2CEN 0216 I2CEN 0218 ACKSTAT 021A —	O200 — 0202 — — 0202 — — 0204 — — 0206 I2CEN — 0208 ACKSTAT TRSTAT 0200 — — 0204 — — 0205 ACKSTAT TRSTAT 0206 — — 0210 — — 0212 — — 0214 — — 0215 I2CEN — 0214 — — 0215 ACKSTAT TRSTAT 0216 I2CEN — 0217 — —	0200 — — — 0202 — — — 0204 — — — 0206 I2CEN — I2CSIDL 0208 ACKSTAT TRSTAT — 0204 — — 12CSIDL 0208 ACKSTAT TRSTAT — 0204 — — — 0208 ACKSTAT TRSTAT — 0200 — — — 0210 — — — 0210 — — — 0211 — — — 0212 — — — 0214 — — — 0214 — — — 0218 ACKSTAT TRSTAT — 021A — — —	0200 0202 0202 0204 0206 I2CEN I2CSIDL SCLREL 0208 ACKSTAT TRSTAT 0204 12CSIDL SCLREL 0208 ACKSTAT TRSTAT 0204 1- 0208 ACKSTAT TRSTAT 0204 0205 0210 0212 0214 0218 ACKSTAT TRSTAT 0210	0200 0202 0202 0204 0206 I2CEN I2CSIDL SCLREL IPMIEN 0208 ACKSTAT TRSTAT 0204 IPMIEN 0208 ACKSTAT TRSTAT IPMIEN 0204 IPMIEN 0204 IPMIEN IPMIEN IPMIEN 0204 IPMIEN IPMIEN IPMIEN IPMIEN 0210 IPMIEN IPMIEN IPMIEN IPMIEN IPMIEN 0214 IPMIEN IPMIEN IPMIEN IPMIEN IPMIEN 0218 ACKSTAT TRSTAT IPMIEN I	0200 0202 0202 0204 0204 1- 1- 1- 1- 0206 12CEN 12CSIDL SCLREL IPMIEN A10M 0208 ACKSTAT TRSTAT BCL 0204 1- 1- 1- 0205 1- 1- 1- 1- 0206 1- 1- 1- 1- 1- 0204 1- 1- 1- 1- 1- 1- 0210 1- 1- 1- 1- 1- 1- 1- 0214 12CEN 12CSIDL SCLREL	0200 0202 0202 0204 0206 I2CEN I2CSIDL SCLREL IPMIEN A10M DISSLW 0208 ACKSTAT TRSTAT BCL GCSTAT 0204 BCL GCSTAT 0208 ACKSTAT TRSTAT 0204 0205 0210 0214	0.000 $ 0200$ $ 0202$ $ 0202$ $ 0204$ $ 0204$ $ 0206$ $12CEN$ $ 12CSIDL$ SCLREL IPMIEN A10M DISSLW SMEN 0208 ACKSTAT TRSTAT $ -$	0.00 $ -$	0 -	0200 - <td>02000202I2C1 Recei0204I2C1 Trans0204I2C1 Trans0206I2CENI2CSIDISCLREIIPMIENA10MDISSLWSMENGCENSTRENACKDTACKDT0208ACKSTATTRSTATBCLGCSTATADD10IWCOLI2COVD_AP0204BCLGCSTATADD10IWCOLI2COVD_AP0204I2C1 Adtress Register0205I2C1 Adtress Register0206I2C1 Adtress Register0207I2C1 Adtress Register0208I2C1 Adtress Register0209I2C1 Adtress Register0200I2C2 Adtress Register0210I2C2 Adtress Register0214I2CSIDISCLREIIPMIENA10MDISSLWSMEN<t< td=""><td>02000202ISC1 Receive Register0204ISC1 Receive Register0204ISC1 Receive Register0204ISC3DISCLREIIPMIENA10MDISSLWSMENGCENSTRENACKDTACKENRCEN0208ACKSTATTRSTATBCLGCSTATADD10IWCOLI2COVD_APS0204BCLGCSTATADD10IWCOLI2COVD_APS0204ISC1 Receive RegisterISC1 Receive RegisterS0205ISC1 Receive RegisterISC1 Receive Register0206ISC1 Receive Register0210ISC1 Receive Register0211ISC2 Receive Register0212ISC3DISCLREIIPMIENA10MDISSLWSMENGCENSTRENACKDTACKEN0214ISC2 Receive</td></t<></td>	02000202I2C1 Recei0204I2C1 Trans0204I2C1 Trans0206I2CENI2CSIDISCLREIIPMIENA10MDISSLWSMENGCENSTRENACKDTACKDT0208ACKSTATTRSTATBCLGCSTATADD10IWCOLI2COVD_AP0204BCLGCSTATADD10IWCOLI2COVD_AP0204I2C1 Adtress Register0205I2C1 Adtress Register0206I2C1 Adtress Register0207I2C1 Adtress Register0208I2C1 Adtress Register0209I2C1 Adtress Register0200I2C2 Adtress Register0210I2C2 Adtress Register0214I2CSIDISCLREIIPMIENA10MDISSLWSMEN <t< td=""><td>02000202ISC1 Receive Register0204ISC1 Receive Register0204ISC1 Receive Register0204ISC3DISCLREIIPMIENA10MDISSLWSMENGCENSTRENACKDTACKENRCEN0208ACKSTATTRSTATBCLGCSTATADD10IWCOLI2COVD_APS0204BCLGCSTATADD10IWCOLI2COVD_APS0204ISC1 Receive RegisterISC1 Receive RegisterS0205ISC1 Receive RegisterISC1 Receive Register0206ISC1 Receive Register0210ISC1 Receive Register0211ISC2 Receive Register0212ISC3DISCLREIIPMIENA10MDISSLWSMENGCENSTRENACKDTACKEN0214ISC2 Receive</td></t<>	02000202ISC1 Receive Register0204ISC1 Receive Register0204ISC1 Receive Register0204ISC3DISCLREIIPMIENA10MDISSLWSMENGCENSTRENACKDTACKENRCEN0208ACKSTATTRSTATBCLGCSTATADD10IWCOLI2COVD_APS0204BCLGCSTATADD10IWCOLI2COVD_APS0204ISC1 Receive RegisterISC1 Receive RegisterS0205ISC1 Receive RegisterISC1 Receive Register0206ISC1 Receive Register0210ISC1 Receive Register0211ISC2 Receive Register0212ISC3DISCLREIIPMIENA10MDISSLWSMENGCENSTRENACKDTACKEN0214ISC2 Receive		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: UART1 AND UART2 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD		UEN<	:1:0>	WAKE	LPBACK	ABAUD	URXINV	BRGH	PD		
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	SEL<1:0>	ADDEN	RIDLE	PERR	FERR		
U1TXREG	0224	_		_	_	_	—	_				UART	1 Transmit I	Register			
U1RXREG	0226	_		_	_	_	—	_	UART1 Receive Register								
U1BRG	0228							Baud	Baud Rate Generator Prescaler								
U2MODE	0230	UARTEN		USIDL	IREN	RTSMD	—	UEN<	:1:0>	WAKE	LPBACK	ABAUD	URXINV	BRGH	PD		
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXEN	UTXBF	TRMT	URXIS	SEL<1:0>	ADDEN	RIDLE	PERR	FERR		
U2TXREG	0234	_		_	_	_	—	_	UART2 Transmit Register								
U2RXREG	0236	_	_	_	_	_	—	_	UART2 Receive Register								
						Baud Rate Generator Prescaler											

TABLE 4-19: SPI1 AND SPI2 REGISTER MAP

		•••••													
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
SPI1STAT	0240	SPIEN	_	SPISIDL	—	—	5	SPIBEC<2:0	>	SRMPT	SPIROV	SRXMPT		SISEL<2:0>	•
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>	
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	_	—	—	_	_	_	_	_	_	-	-
SPI1BUF	0248		SPI1 Transmit and Receive Buffer Register												
SPI2STAT	0260	SPIEN	-	SPISIDL	_	_	Ş	SPIBEC<2:0	>	SRMPT	SPIROV	SRXMPT		SISEL<2:0>	•
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>	
SPI2CON2	0264	FRMEN	SPIFSD	FRMPOL	_	—	_	_	—	_	_	_	_	-	_
SPI2BUF	0268	SPI2 Transmit and Receive Buffer Register													
1															

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: ADC1 REGISTER MAP

					1		1		1	1					1
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
ADC1BUF0	0300								ADC1 Data B	uffer 0					
ADC1BUF1	0302								ADC1 Data B	uffer 1					
ADC1BUF2	0304								ADC1 Data B	uffer 2					
ADC1BUF3	0306								ADC1 Data B	uffer 3					
ADC1BUF4	0308								ADC1 Data B	uffer 4					
ADC1BUF5	030A								ADC1 Data B	uffer 5					
ADC1BUF6	030C								ADC1 Data B	uffer 6					
ADC1BUF7	030E								ADC1 Data B	uffer 7					
ADC1BUF8	0310								ADC1 Data B	uffer 8					
ADC1BUF9	0312		ADC1 Data Buffer 9												
ADC1BUFA	0314		ADC1 Data Buffer 10												
ADC1BUFB	0316								ADC1 Data Bu	uffer 11					
ADC1BUFC	0318								ADC1 Data Bu	uffer 12					
ADC1BUFD	031A								ADC1 Data Bu	uffer 13					
ADC1BUFE	031C								ADC1 Data Bu	uffer 14					
ADC1BUFF	031E								ADC1 Data Bu	uffer 15					
AD1CON1	0320	ADON		ADSIDL	ADDMABM	_	AD12B	FOR	M<1:0>		SSRC<2:0	>	SSRCG	SIMSAM	ASA
AD1CON2	0322	١	VCFG<2:0	>	_	_	CSCNA	CHP	S<1:0>	BUFS			SMPI<4:0>	>	
AD1CON3	0324	ADRC		_			SAMC<4:0	>					ADCS	<7:0>	
AD1CHS123	0326	_	_	_											CH1
AD1CHS0	0328	CH0NB	_	—			CH0SB<4:0	>	•	CH0NA	_	_		C	HOSA
AD1CSSH	032E	CSS31	CSS30	_	_	_	CSS26	CSS25	CSS24	_		_	_	_	-
AD1CSSL	0330	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CS
AD1CON4	0332		_	—	_	-	_	_	ADDMAEN	_	-	_	—	_	

TABLE 4-21: ECAN1 REGISTER MAP WHEN WIN (C1CTRL1<0>) = 0 OR 1 FOR dsPIC33EPXXXMC/GP50X DEVICES

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
C1CTRL1	0400	_	_	CSIDL	ABAT	CANCKS	R	EQOP<2:0)>	OPN	/IODE<2:0	>	—	CANCAP	- 1
C1CTRL2	0402	_		-	_	_	—	—	_	_	—	_		C	NCNT
C1VEC	0404	_		-		F	ILHIT<4:0>			_				ICODE<6:0	>
C1FCTRL	0406	C	MABS<2:0	>	_	_	_	_	_	_	—	_			FSA<
C1FIFO	0408	_	_			FBP<	5:0>			_	—			3<5:0>	
C1INTF	040A	_	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	_	RBO	
C1INTE	040C	_	_	_	_	_	_	_	_	IVRIE	WAKIE	ERRIE	_	FIFOIE	RBO
C1EC	040E				TERRCN	T<7:0>							RERRC	NT<7:0>	
C1CFG1	0410	_	_	_	_	_	_	_	_	SJW<	1:0>			BRP	<5:0>
C1CFG2	0412	_	WAKFIL	_	_	_	SE	G2PH<2:	0>	SEG2PHTS	SAM	S	EG1PH<2	::0>	
C1FEN1	0414	FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8	FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTE	
C1FMSKSEL1	0418	F7MSH	<<1:0>	F6MSł	F6MSK<1:0> F5MSK<1:0> F4MSK<1:0> F3MSK<1:0> F2MSK<1:0> F1MSK<1:0									K<1:0>	
C1FMSKSEL2	041A	F15MS	K<1:0>	F14MS	F14MSK<1:0> F13MSK<1:0> F12MSK<1:0> F11MSK<1:0> F10MSK<1:0> F9MSK<1:0>										
Legend: =	unimple	mented rea	ad as '0' Re	set values a	ire shown in	hexadecim	nal					1			

.egend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-22: ECAN1 REGISTER MAP WHEN WIN (C1CTRL1<0>) = 0 FOR dsPIC33EPXXXMC/GP50X DEVICES ONL

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	
	0400- 041E							S	ee definition	when WIN	= x					
C1RXFUL1	0420	RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8	RXFUL7	RXFUL6	RXFUL5	RXFUL4	RXFUL3	RXFU	
C1RXFUL2	0422	RXFUL31	RXFUL30	RXFUL29	RXFUL28	RXFUL27	RXFUL26	RXFUL25	RXFUL24	RXFUL23	RXFUL22	RXFUL21	RXFUL20	RXFUL19	RXFUL	
C1RXOVF1	0428	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOV	
C1RXOVF2	042A	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVI	
C1TR01CON	0430	TXEN1	TXABT1	TXLARB1	TXERR1	TXREQ1	RTREN1	TX1PF	RI<1:0>	TXEN0	TXABAT0	TXLARB0	TXERR0	TXREQ0	RTRE	
C1TR23CON	0432	TXEN3	TXABT3	TXLARB3	TXERR3	TXREQ3	RTREN3	TX3PF	RI<1:0>	TXEN2	TXABAT2	TXLARB2	TXERR2	TXREQ2	RTRE	
C1TR45CON	0434	TXEN5	TXABT5	TXLARB5	TXERR5	TXREQ5	RTREN5	TX5PF	RI<1:0>	TXEN4	TXABAT4	TXLARB4	TXERR4	TXREQ4	RTRE	
C1TR67CON	0436	TXEN7	TXABT7	TXLARB7	TXERR7	TXREQ7	RTREN7	TX7PF	RI<1:0>	TXEN6	TXABAT6	TXLARB6	TXERR6	TXREQ6	RTRE	
C1RXD	0440		ECAN1 Receive Data Word													
C1TXD	0442		ECANT Receive Data Word ECANT Transmit Data Word													

TABLE 4-23: ECAN1 REGISTER MAP WHEN WIN (C1CTRL1<0>) = 1 FOR dsPIC33EPXXXMC/GP50X DEVICES ONL

		1	1				1	1							1
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
	0400- 041E								See defini	tion when W	IN = x				
C1BUFPNT1	0420		F3BF	<3:0>			F2BF	P<3:0>			F1BP	<3:0>			F
C1BUFPNT2	0422		F7BF	<3:0>			F6BF	P<3:0>			F5BP	<3:0>			F4
C1BUFPNT3	0424		F11BF	P<3:0>			F10B	P<3:0>			F9BP	<3:0>			F8
C1BUFPNT4	0426		F15B	P<3:0>			F14B	P<3:0>			F13BF	?<3:0>			F1
C1RXM0SID	0430				SID<	10:3>					SID<2:0>		—	MIDE	_
C1RXM0EID	0432				EID<	15:8>							EID<	7:0>	
C1RXM1SID	0434				SID<	10:3>					SID<2:0>		—	MIDE	_
C1RXM1EID	0436				EID<	15:8>							EID<	7:0>	
C1RXM2SID	0438				SID<	10:3>					SID<2:0>		—	MIDE	_
C1RXM2EID	043A				EID<	15:8>							EID<	7:0>	
C1RXF0SID	0440				SID<	10:3>					SID<2:0>		—	EXIDE	_
C1RXF0EID	0442				EID<	15:8>							EID<	7:0>	
C1RXF1SID	0444				SID<	10:3>					SID<2:0>		—	EXIDE	_
C1RXF1EID	0446				EID<	15:8>							EID<	7:0>	
C1RXF2SID	0448				SID<	10:3>					SID<2:0>		—	EXIDE	_
C1RXF2EID	044A				EID<	15:8>							EID<	7:0>	
C1RXF3SID	044C				SID<	10:3>					SID<2:0>			EXIDE	_
C1RXF3EID	044E				EID<	15:8>							EID<	7:0>	
C1RXF4SID	0450				SID<	10:3>					SID<2:0>		—	EXIDE	_
C1RXF4EID	0452				EID<	15:8>							EID<	7:0>	
C1RXF5SID	0454				SID<	10:3>					SID<2:0>			EXIDE	_
C1RXF5EID	0456				EID<	15:8>							EID<	7:0>	
C1RXF6SID	0458				SID<	10:3>					SID<2:0>		_	EXIDE	_
C1RXF6EID	045A				EID<	15:8>							EID<	7:0>	
C1RXF7SID	045C				SID<	10:3>					SID<2:0>			EXIDE	_
C1RXF7EID	045E				EID<	15:8>							EID<	7:0>	
C1RXF8SID	0460				SID<	10:3>					SID<2:0>		_	EXIDE	—
C1RXF8EID	0462				EID<	15:8>							EID<	7:0>	
C1RXF9SID	0464				SID<	10:3>					SID<2:0>		_	EXIDE	
C1RXF9EID	0466				EID<	15:8>							EID<	7:0>	
C1RXF10SID	0468				SID<	10:3>					SID<2:0>		_	EXIDE	_
C1RXF10EID	046A				EID<	15:8>							EID<	7:0>	
C1RXF11SID	046C				SID<	10:3>					SID<2:0>		_	EXIDE	

TABLE 4-23: ECAN1 REGISTER MAP WHEN WIN (C1CTRL1<0>) = 1 FOR dsPIC33EPXXXMC/GP50X DEVICES ONL

						-		-						
Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
046E				EID<	15:8>							EID<	7:0>	
0470				SID<	:10:3>					SID<2:0>		_	EXIDE	_
0472				EID<	:15:8>							EID<	7:0>	
0474				SID<	:10:3>				SID<2:0>		_	EXIDE	_	
0476				EID<	:15:8>							EID<	7:0>	
0478				SID<	:10:3>					SID<2:0>		_	EXIDE	_
047A				EID<	:15:8>							EID<	7:0>	
047C				SID<	:10:3>					SID<2:0>		_	EXIDE	_
047E				EID<	:15:8>							EID<	7:0>	
	046E 0470 0472 0474 0476 0478 0478 047A	046E 0470 0472 0474 0476 0478 047A 047A 047C	046E 0470 0472 0474 0476 0478 047A 047A 047C	046E 0470 0472 0474 0476 0478 047A 047A 047C	046E EID 0470 SID 0472 EID 0474 SID 0476 EID 0478 SID 047A EID 047A SID 047B SID 047C SID	046E EID<15:8> 0470 SID<10:3> 0472 EID<15:8> 0474 SID<10:3> 0476 EID<15:8> 0478 SID<10:3> 047A EID<15:8> 047A SID<10:3> 047A SID<10:3> 047A SID<10:3> 047C SID<10:3>	046E EID<15:8> 0470 SID<10:3> 0472 EID<15:8> 0474 SID<10:3> 0476 EID<15:8> 0478 SID<10:3> 047A EID<15:8> 047A SID<10:3> 047A SID<10:3> 047C SID<10:3>	046E EID<15:8> 0470 SID<10:3> 0472 EID<15:8> 0474 SID<10:3> 0476 EID<15:8> 0478 SID<10:3> 047A EID<15:8> 047A SID<10:3> 047C SID<10:3>	046E EID<15:8> 0470 SID<10:3> 0472 EID<15:8> 0474 SID<10:3> 0476 EID<15:8> 0478 SID<10:3> 047A EID<15:8> 047A SID<10:3> 047C SID<10:3>	046E EID<15:8> 0470 SID<10:3> 0472 EID<15:8> 0474 SID<10:3> 0476 EID<15:8> 0478 SID<10:3> 047A EID<15:8> 047A SID<10:3> 047A SID<10:3> 047A SID<10:3>	046E EID<15:8> SID<2:0> 0470 SID<10:3> SID<2:0> 0472 EID<15:8> SID<2:0> 0474 SID<10:3> SID<2:0> 0476 EID<15:8> SID<2:0> 0478 SID<10:3> SID<2:0> 047A EID<15:8> SID<2:0> 047A SID<10:3> SID<2:0> 047C SID<10:3> SID<2:0>	046E EID<15:8> 0470 SID<10:3> 0472 EID<15:8> 0474 SID<10:3> 0476 EID<15:8> 0478 SID<10:3> 0470 SID<10:3> 0478 SID<10:3> 0470 SID<10:3> 0470 SID<2:0>	046E EID<15:8> EID<15:8> EID<15:8> EID<15:8> EID<15:8> Image: Constraint of the state of	046E EID<15:8> EID<215:8> EID<210> I EXIDE 047A EID<215:8> EID<215:8> EID<210> I EID<210> I EXIDE 047A EID<215:8> EID<210> I EXIDE EID<210> I EXIDE 047C SID<210:3> SID<210:3> I EXIDE EXIDE EXIDE

TABLE 4-24: CRC REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
CRCCON1	0640	CRCEN	—	CSIDL		V	WORD<4:)>		CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	
CRCCON2	0642	_	_	_		D	WIDTH<4:)>		_	_	_		F	PLEN<4:
CRCXORL	0644		X<15:1>												
CRCXORH	0646		X<15:1> X<31:16>												
CRCDATL	0648								CRC Data	Input Low \	Nord				
CRCDATH	064A								CRC Data	Input High	Word				
CRCWDATL	064C								CRC Re	sult Low We	ord				
CRCWDATH	064E								CRC Res	sult High W	ord				

Legend: — = unimplemented, read as '0'. Shaded bits are not used in the operation of the programmable CRC module.

TABLE 4-25: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGP/MC202/502 AND PIC24E DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
RPOR0	0680	_	—			RP35F	₹<5:0>			_	_			RP20F	R<5:0>
RPOR1	0682		_			RP37F	२<5:0>			_	_			RP36F	R<5:0>
RPOR2	0684		_			RP39F	२<5:0>			_	_			RP38F	R<5:0>
RPOR3	0686		_			RP41F	२<5:0>			_	_			RP40F	R<5:0>
RPOR4	0688	_				RP43F	۲<5:0>			_	_			RP42F	R<5:0>

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-26: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGP/MC203/503 AND PIC24E DEVICES ONLY

le Ado me Ado	dr. B	it 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2			
R0 068	30	_	—			RP35F	R<5:0>			_	_			RP20F	R<5:0>			
R1 068	32	_	—			RP37F	<5:0>			_	_			RP36F	R<5:0>			
R2 068	34	_	—		RP39R<5:0> — — RP38R<5:0													
R3 068	36	_	—			RP41F	<5:0>			_	-			RP40F	<5:0>			
R4 068	38	_	—			RP43F	<5:0>			_	-			RP42F	<5:0>			
R5 068	BA	_	—										_					
R6 068	3C	_	—	_			_	-	_	_	-	RP56R<5:0>						
	Add R0 068 R1 068 R2 068 R3 068 R4 068 R5 068	Addr. B R0 0680 R1 0682 R2 0684 R3 0686 R4 0688	Addr. Bit 15 R0 0680 — R1 0682 — R2 0684 — R3 0686 — R4 0688 — R5 068A —	Addr. Bit 15 Bit 14 R0 0680 — — R1 0682 — — R2 0684 — — R3 0686 — — R4 0688 — — R5 068A — —	Addr. Bit 15 Bit 14 Bit 13 R0 0680 R1 0682 R2 0684 R3 0686 R4 0688 R5 068A	Addr. Bit 15 Bit 14 Bit 13 Bit 12 R0 0680 R1 0682 R2 0684 R3 0686 R4 0688	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 R0 0680 RP35F R1 0682 RP37F R2 0684 RP39F R3 0686 RP41F R4 0688 RP43F R5 068A	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 R0 0680 RP35R<5:0> R1 0682 RP37R<5:0> R2 0684 RP39R<5:0> R3 0686 RP41R<5:0> R4 0688 RP43R<5:0> R5 068A	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 R0 0680 RP35R<5:0> RP35R<5:0> R1 0682 RP37R<5:0> RP39R<5:0> R2 0684 RP39R<5:0> RP41R<5:0> R3 0686 RP43R<5:0> RP43R<5:0> R5 068A	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 R0 0680 RP35R<5:0> RP37R<5:0> RP37R<5:0> RP39R<5:0> RP39R<5:0> RP39R<5:0> RP41R<5:0> RP43R<5:0> RP43R<5:0	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 R0 0680 RP35R<5:0> RP35R<5:0> RP35R<5:0> RP35R<5:0>	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 3 Bit 7 Bit 6 R0 0680 RP35R<5:0>	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 R0 0680 RP35R<5:0> R1 0682 RP37R<5:0> R2 0684 RP39R<5:0> R3 0686 RP41R<5:0> R4 0688 R5 068A	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 R0 0680 </td <td>Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 R0 0680 - - - - - - - RP20F R1 0682 - - - RP37R<5:0> - - - - RP36F RP36F RP37R<5:0> - - - - RP36F - - - RP36F RP36F RP36F RP36F RP36F RP36F RP36F RP36F RP36F - - - RP36F RP3</td>	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 R0 0680 - - - - - - - RP20F R1 0682 - - - RP37R<5:0> - - - - RP36F RP36F RP37R<5:0> - - - - RP36F - - - RP36F RP36F RP36F RP36F RP36F RP36F RP36F RP36F RP36F - - - RP36F RP3			

TABLE 4-27: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGP/MC204/504 AND PIC24E DEVICES ONLY DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
RPOR0	0680	_	—			RP35F	₹<5:0>			_	_			RP20F	R<5:0>
RPOR1	0682	_	_			RP37F	۲<5:0>			_	_			RP36F	R<5:0>
RPOR2	0684	_	_			RP39F	۲<5:0>			_	_			RP38F	R<5:0>
RPOR3	0686					RP41F	R<5:0>			—				RP40F	R<5:0>
RPOR4	0688					RP43F	R<5:0>			—				RP42F	R<5:0>
RPOR5	068A					RP55F	R<5:0>			—				RP54F	R<5:0>
RPOR6	068C		_			RP57F	R<5:0>			_	_			RP56F	R<5:0>

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33EPXXXGP/MC206/506 AND PIC24E DEVICES ONLY DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
RPOR0	0680	_	—			RP35F	R<5:0>			_	_			RP20F	₹<5:0>
RPOR1	0682	_	_			RP37F	२<5:0>			_	_			RP36F	۲<5:0>
RPOR2	0684		_			RP39F	२<5:0>			_	_			RP38F	۲<5:0>
RPOR3	0686		_			RP41F	२<5:0>			_	_			RP40F	۲<5:0>
RPOR4	0688	_	_			RP43F	R<5:0>				_			RP42F	R<5:0>
RPOR5	068A	_				RP55F	R<5:0>			_	—			RP54F	R<5:0>
RPOR6	068C	_				RP57F	R<5:0>			_	—			RP56F	R<5:0>
RPOR7	068E	_	_			RP97F	R<5:0>				_	_		—	
RPOR8	0690	_	_			RP118	R<5:0>				_	_	_	—	_
RPOR9	0692	_	_	_	_	_	_	_	_	_	_			RP120	R<5:0>

TABLE 4-29: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY

-					-		-	-			-				
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
RPINR0	06A0					INT1R<6:0>				—	_	—		_	_
RPINR1	06A2	_	_	_	_	_	_	_		_				INT2R<6:0>	>
RPINR3	06A6	_	_	_	_	_	_	_	_	_				T2CKR<6:0	>
RPINR7	06AE	_				IC2R<6:0>				_				IC1R<6:0>	
RPINR8	06B0	_				IC4R<6:0>								IC3R<6:0>	
RPINR11	06B6	_	_	_	_	_	_	_		_				OCFAR<6:0	>
RPINR12	06B8	_				FLT2R<6:0>				_				FLT1R<6:0	>
RPINR14	06BC	_			(QEB1R<6:0	>							QEA1R<6:0	>
RPINR15	06BE	_			Н	OME1R<6:0)>						I	NDX1R<6:0)>
RPINR18	06C4	_	_	_	_	_	_	_		_				U1RXR<6:0	>
RPINR19	06C6	_	_	_	_	_	_	_	_	_				U2RXR<6:0	>
RPINR22	06CC	_			S	CK2INR<6:0)>			_				SDI2R<6:0>	>
RPINR23	06CE	_	_	_	_	_	_	_		_				SS2R<6:0>	`
RPINR26	06D4	_								_	_	_		_	_
RPINR37	06EA	_			S	YNCI1R<6:0)>			_	_	_	_	_	_
RPINR38	06EC	_			D	CMP1R<6:	0>				_	_		_	_
RPINR39	06EE	_			D	CMP3R<6:	0>			—		•	D'	TCMP2R<6	:0>

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY

															-						
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit						
RPINR0	06A0	—	1			INT1R<6:0>				—	—	—	—	—	_						
RPINR1	06A2	—	—	—	—	—	_	_	_	—				INT2R<6:0>	,						
RPINR3	06A6	—	—	_	—	—	_	_	_	_			٦	T2CKR<6:0>	>						
RPINR7	06AE	—																			
RPINR8	06B0	—	IC4R<6:0> —											IC3R<6:0>							
RPINR11	06B6	—	—	—	—	—	_	_	_				(DCFAR<6:0	>						
RPINR18	06C4	—	—	—	—	—	_	_	_	—			ι	J1RXR<6:0	>						
RPINR19	06C6	—	—	—	—	—	_	_	_	—	U2RXR<6:0>										
RPINR22	06CC	_	- SCK2INR<6:0> — SDI2R<6:0>									>									
RPINR23	06CE	_																			
Legend:	= ur	implement	ed read as	'0' Reset va	lues are sho	wn in hexad	lecimal														

TABLE 4-31: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2		
RPINR0	06A0	_				INT1R<6:0>				—	-	_	-	-	_		
RPINR1	06A2		_	_	_	_	_	_	_	_				INT2R<6:0	>		
RPINR3	06A6		_	_	_	_	_	_	_	_			-	T2CKR<6:0	>		
RPINR7	06AE					IC2R<6:0>				_				IC1R<6:0>			
RPINR8	06B0		- IC4R<6:0> — IC3R<6:0>														
RPINR11	06B6		_	_	_	_	_	_	_	_			(OCFAR<6:0	>		
RPINR18	06C4		_	_	_	_	_	_	_	_			l	J1RXR<6:0	>		
RPINR19	06C6		_	_	_	_	_	_	_	_			l	J2RXR<6:0	>		
RPINR22	06CC	_			S	CK2INR<6:0)>	— SDI2R<6:0>							>		
RPINR23	06CE	_	_	—	_	_	_	_	_	_	SS2R<6:0>						
RPINR26	06D4	_	_	_		_	_	_	_	_	C1RXR<6:0>						
Logondu		mplomont	ad road on '	read as '0'. Peort values as shown is havedesimal													

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-32: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXMC50X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
RPINR0	06A0					INT1R<6:0>	>			_	-			_	_
RPINR1	06A2	_	-	_	_	_	_	_	_	_				INT2R<6:0>	>
RPINR3	06A6	_	-	_	_	_	_	_	_	_				T2CKR<6:0	>
RPINR7	06AE	_				IC2R<6:0>				—				IC1R<6:0>	
RPINR8	06B0	_				IC4R<6:0>				—				IC3R<6:0>	
RPINR11	06B6	_	-	_	_	_	_	_	_	_				OCFAR<6:0	>
RPINR12	06B8	_				FLT2R<6:0>	>			—				FLT1R<6:0	>
RPINR14	06BC	_			(QEB1R<6:0	>			—				QEA1R<6:0	>
RPINR15	06BE	_			Н	OME1R<6:0)>			—			I	NDX1R<6:0)>
RPINR18	06C4	_	_	_	_	—	_	_	—	—				U1RXR<6:0	>
RPINR19	06C6	_	_	_	_	—	_	_	—	—				U2RXR<6:0	>
RPINR22	06CC	_			S	CK2INR<6:(0>			—				SDI2R<6:03	>
RPINR23	06CE	_	_	_	_	—	_	_	—	—				SS2R<6:0>	•
RPINR26	06D4	_	_	_	_	—	_	_	—	—				C1RXR<6:0	>
RPINR37	06EA	_			S	YNCI1R<6:0	0>		•	—	—	_	_		_
RPINR38	06EC	_			D	TCMP1R<6:	:0>			_	—	—	_	_	_
RPINR39	06EE	_			D	TCMP3R<6:	:0>			_			D'	TCMP2R<6	:0>
Leaend:	— = uni	mplemente	ed read as '	DTCMP3R<6:0> DT ad as '0'. Reset values are shown in hexadecimal.											

egend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal

© 2011-2013 Microchip Technology Inc.

TABLE 4-33: PERIPHERAL PIN SELECT INPUT REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
RPINR0	06A0	_				INT1R<6:0>				_	_	_	_	—	_
RPINR1	06A2		_	_	_	_	_	_	_	_				INT2R<6:0>	>
RPINR3	06A6	-	_	_	_	_	_	_	_	—			-	T2CKR<6:0	>
RPINR7	06AE	_				IC2R<6:0>				—				IC1R<6:0>	
RPINR8	06B0	_				IC4R<6:0>				_				IC3R<6:0>	
RPINR11	06B6	_	_	_	_	_	—	_	_	_			(OCFAR<6:0	>
RPINR12	06B8	_		•	•	FLT2R<6:0>	•	•	•	_				FLT1R<6:0	>
RPINR14	06BC	_			(QEB1R<6:0	>			_			(QEA1R<6:0	>
RPINR15	06BE	_			Н	OME1R<6:0)>			—			1	NDX1R<6:0	>
RPINR18	06C4	_	_	_	_	_	_	_	_	—			l	U1RXR<6:0	>
RPINR19	06C6	_	_	_	_	_	_	_	—	—			l	U2RXR<6:0	>
RPINR22	06CC	_			S	CK2INR<6:0)>			_				SDI2R<6:0>	>
RPINR23	06CE	_	_	_	_	_	—	_	_	_				SS2R<6:0>	
RPINR37	06EA	_		•	S	YNCI1R<6:0)>			—	—			_	_
RPINR38	06EC	_			D	CMP1R<6:	0>			_	_	_	_	_	_
RPINR39	06EE	_			D	CMP3R<6:	0>			_		•	D	TCMP2R<6	:0>

TABLE 4-34: NVM REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
NVMCON	0728	WR	WREN	WRERR	NVMSIDL	—	—	—	—	—	—	—	—		NVN
NVMADRL	072A								NVMAE)R<15:0>					
NVMADRH	072C	_	_	_	_	_	_	_	_				NVMADF	R<23:16>	
NVMKEY	072E	-	-	—	—		_	-	_				NVMKE	Y<7:0>	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-35: SYSTEM CONTROL REGISTER MAP

Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit	
0740	TRAPR	IOPUWR	_	_	VREGSF	-	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDL	
0742		COSC<2:0>			_		NOSC<2:0>		CLKLOCK	IOLOCK	LOCK	—	CF		
0744	ROI	DOZE<2:0>			DOZEN	F	RCDIV<2:0	>	PLLPOS	T<1:0>	_		F	PLLPF	
0746		_	_	_	_	_	_				PLLD	IV<8:0>			
0748	_	_	_	_	_	_	_	_	_	—	- 1				
	0740 0742 0744 0746	0740 TRAPR 0742 — 0744 ROI 0746 —	O740 TRAPR IOPUWR 0742 — — 0744 ROI — 0746 — —	0740 TRAPR IOPUWR — 0742 — — COSC<2:0> 0744 ROI DOZE<2:0> 0746 — —	O740 TRAPR IOPUWR — — 0742 — — COSC<2:0> 0744 ROI DOZE<2:0> 0746 — — —	O740 TRAPR IOPUWR — — VREGSF 0742 — — — — — 0744 ROI — — — DOZEN — 0746 — — — — — —	O740 TRAPR IOPUWR — — VREGSF — 0742 — — COSC<2:0> — — …	O740 TRAPR IOPUWR — — VREGSF — CM 0742 — — COSC<2:0> — — NOSC<2:0> 0744 ROI — — DOZEN — — CM 0746 — — — — — — — —	O740 TRAPR IOPUWR — — VREGSF — CM VREGS 0742 — COSC<2:0> — — NOSC<2:0> — NOSC<2:0> — 1000000000000000000000000000000000000	OT40 TRAPR IOPUWR — — VREGSF — CM VREGS EXTR 0742 — COSC<2:0> — — CLKLOCK 0744 ROI — — DOZEN — — CLKLOCK 0746 — — — — — — PLLPOS	Order Image: Constraint of the state of the	Order IOPUWR — — VREGSF — CM VREGS EXTR SWR SWDTEN 0740 TRAPR IOPUWR — — VREGSF — CM VREGS EXTR SWR SWDTEN 0742 — COSC<2:0> — — CLKLOCK IOLOCK LOCK 0744 ROI — OZE DOZEN DOZEN PLICOV PLLPOST<1:0> — 0746 — — — — — — PLLDOST PLLDOST	OrderIndex <th< td=""><td>Order Order <t< td=""></t<></td></th<>	Order Order <t< td=""></t<>	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the Configuration Fuses.

TABLE 4-36: REFERENCE CLOCK REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
REFOCON	074E	ROON	_	ROSSLP	ROSEL		RODI	V<3:0>		_	_	_	_	_	_

TABLE 4-37: PMD REGISTER MAP FOR PIC24EPXXXGP20X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	_	—	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_
PMD2	0762	_	_	_	—	IC4MD	IC3MD	IC2MD	IC1MD	_	_	—	_	OC4MD	OC3N
PMD3	0764	_	_	_	—	_	CMPMD	_	—	CRCMD	_	—	_	_	_
PMD4	0766	_	_		_	_	_	_	_	_	_	_	_	REFOMD	CTMU
PMD6	076A	_	_		_	_	_	_	_	_	_	_	_	_	_
													DMA0MD		
PMD7	076C												DMA1MD	PTGMD	
PIVID7	0760	_	_	_	_	_	_	_	_	_	_	_	DMA2MD	PIGMD	
													DMA3MD		

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-38: PMD REGISTER MAP FOR PIC24EPXXXMC20X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD		I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_
PMD2	0762	_	—		-	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	-	OC4MD	OC3N
PMD3	0764	_	—		-	_	CMPMD	_	_	CRCMD	_	_	-	_	-
PMD4	0766	_	—		-	_	_	_	_	_	_	_	-	REFOMD	CTMU
PMD6	076A	_	—		-	_	PWM3MD	PWM2MD	PWM1MD	_	_	_	-	_	-
													DMA0MD		
PMD7	076C												DMA1MD	PTGMD	
PIVID7	0760	_	_	_	_	_	_	_	_	_	_	_	DMA2MD	PIGND	_
													DMA3MD		

TABLE 4-39: PMD REGISTER MAP FOR dsPIC33EPXXXGP50X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	—	—	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_
PMD2	0762	_	—	—	_	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	_	OC4MD	OC3N
PMD3	0764	_	—	_	_	_	CMPMD	_	_	CRCMD	_	_	_	_	_
PMD4	0766	—	—	—	—	—	—	—	—	—	_	_	—	REFOMD	CTMU
PMD6	076A	—	—	—	—	—	_	—	—	—	_	—	—	_	_
													DMA0MD		
PMD7	076C												DMA1MD	PTGMD	
	0/00	_	_	_	_	_	_	_	_	_	_	_	DMA2MD		_
													DMA3MD]	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-40: PMD REGISTER MAP FOR dsPIC33EPXXXMC50X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_
PMD2	0762	_	_	_	_	IC4MD	IC3MD	IC2MD	IC1MD	—	_	—	_	OC4MD	OC3N
PMD3	0764	_			_	_	CMPMD	_	_	CRCMD	_	_	_	_	-
PMD4	0766	_			_	_	_	_	_	_	_	_	_	REFOMD	CTMU
PMD6	076A	_			_	_	PWM3MD	PWM2MD	PWM1MD	_	_	_	_	_	-
													DMA0MD		
PMD7	076C												DMA1MD	PTGMD	
PIVID7	0760	_	_	_	_	_	_	_	_	_	_	_	DMA2MD	PIGMD	_
													DMA3MD		

TABLE 4-41: PMD REGISTER MAP FOR dsPIC33EPXXXMC20X DEVICES ONLY

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
PMD1	0760	T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD	PWMMD	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	_
PMD2	0762			-		IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	-	OC4MD	OC3N
PMD3	0764			-		_	CMPMD	_	_	CRCMD	_	_	-	-	_
PMD4	0766			-		_	_	_	_	_	_	_	-	REFOMD	CTMU
PMD6	076A			-		_	PWM3MD	PWM2MD	PWM1MD	_	_	_	-	-	_
													DMA0MD		
PMD7	076C												DMA1MD	PTGMD	
	0/00	_	_			_	_			_	_		DMA2MD	FIGMD	_
													DMA3MD		

TABLE 4-42: OP AMP/COMPARATOR REGISTER MAP

				-	-	_	1		1	1	1	1			
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	B
CMSTAT	0A80	PSIDL	_		_	C4EVT	C3EVT	C2EVT	C1EVT	_	_		_	C4OUT	C3
CVRCON	0A82	_	CVR2OE				VREFSEL		_	CVREN	CVR10E	CVRR	CVRSS		
CM1CON	0A84	CON	COE	CPOL			OPMODE	CEVT	COUT	EVPO	L<1:0>	_	CREF	—	
CM1MSKSRC	0A86	_	—				SELSR	CC<3:0>			SELSRC	CB<3:0>			SE
CM1MSKCON	0A88	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	AB
CM1FLTR	0A8A		_	_	_	_	_	_	_	_	0	CFSEL<2:0)>	CFLTREN	
CM2CON	0A8C	CON	COE	CPOL	_	_	OPMODE	CEVT	COUT	EVPO	L<1:0>	—	CREF	-	
CM2MSKSRC	0A8E	_	—	_	_		SELSR	CC<3:0>			SELSRCB<3:0>				SE
CM2MSKCON	0A90	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	AB
CM2FLTR	0A92	_	_	_	_	_	—		_	_	0	FSEL<2:0)>	CFLTREN	
CM3CON ⁽¹⁾	0A94	CON	COE	CPOL	_	_	OPMODE	CEVT	COUT	EVPO	L<1:0>	_	CREF	_	
CM3MSKSRC(1)	0A96	_	—	_	_		SELSR	CC<3:0>			SELSRC	B<3:0>			SE
CM3MSKCON(1)	0A98	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	AB
CM3FLTR ⁽¹⁾	0A9A	_	_	_	_	_	—		_	_	0	FSEL<2:0)>	CFLTREN	
CM4CON	0A9C	CON	COE	CPOL	_	_	—	CEVT	COUT	EVPO	L<1:0>	_	CREF	_	
CM4MSKSRC	0A9E	_	_	_	_		SELSR	CC<3:0>			SELSRC	CB<3:0>			SE
CM4MSKCON	0AA0	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	AB
CM4FLTR	0AA2	_	_	_	_	—	_	_	_	_	0)>	CFLTREN		
	nimplom	nonted rec	nd as 'o' Ro	sot values :	aro chown ir	hovodocin									

 Legend:
 — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

 Note 1:
 These registers are unavailable on dsPIC33EPXXXGP502/MC502/MC202 and PIC24EP256GP/MC202 (28-pin) devices.

TABLE 4-43: CTMU REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3
CTMUCON1	033A	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	_	_	—	—	—
CTMUCON2	033C	EDG1MOD	EDG1POL		EDG1SEL<3:0>				EDG1STAT	EDG2MOD	EDG2POL		EDG2S	EL<3:0>
CTMUICON	033E			ITRIM<5	ITRIM<5:0>				<1:0>			_	_	_

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-44: JTAG INTERFACE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2			
JDATAH	0FF0	_		_	_	JDATAH<27:16>												
JDATAL	0FF2								JDATAL	<15:0>								
Logond:		wn value o	n Posot	– unimplon	antad roa	d as 'o' Po	sot values a	ro chown i	a bayadacir	nal								

TABLE 4-45: DMAC REGISTER MAP

						-									
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
DMA0CON	0B00	CHEN	SIZE	DIR	HALF	NULLW			_		_	AMOD	E<1:0>	_	-
DMA0REQ	0B02	FORCE		_					—			•	IRQSE	L<7:0>	
DMA0STAL	0B04								STA<1	5:0>					
DMA0STAH	0B06	-	—	—		_	—	_	—				STA<2	3:16>	
DMA0STBL	0B08								STB<1	5:0>					
DMA0STBH	0B0A	-	—	—		_	—	_	—				STB<2	3:16>	
DMA0PAD	0B0C								PAD<1	5:0>					
DMA0CNT	0B0E									CNT<1	3:0>				
DMA1CON	0B10	CHEN	SIZE	DIR	HALF	NULLW	—	_	—	_	—	AMOD	E<1:0>	—	
DMA1REQ	0B12	FORCE	_	_	_	_	_	_	<u> </u>				IRQSE	_<7:0>	
DMA1STAL	0B14								STA<1	5:0>					
DMA1STAH	0B16	_	—			_	—	—					STA<2	3:16>	
DMA1STBL	0B18								STB<1	5:0>					
DMA1STBH	0B1A			_					—				STB<2	3:16>	
DMA1PAD	0B1C								PAD<1	5:0>					
DMA1CNT	0B1E	_	_							CNT<1	3:0>				
DMA2CON	0B20	CHEN	SIZE	DIR	HALF	NULLW	—	_	—	_	—	AMOD	E<1:0>	—	_
DMA2REQ	0B22	FORCE	—	_		_	_	_	1 —				IRQSE	_<7:0>	
DMA2STAL	0B24								STA<1	5:0>					
DMA2STAH	0B26			_					—				STA<2	3:16>	
DMA2STBL	0B28								STB<1	5:0>					
DMA2STBH	0B2A			_					—				STB<2	3:16>	
DMA2PAD	0B2C								PAD<1	5:0>					
DMA2CNT	0B2E	_	—							CNT<1	3:0>				
DMA3CON	0B30	CHEN	SIZE	DIR	HALF	NULLW			—	_		AMOD	E<1:0>	_	_
DMA3REQ	0B32	FORCE		_					—			•	IRQSE	L<7:0>	
DMA3STAL	0B34								STA<1	5:0>					
DMA3STAH	0B36			_					—				STA<2	3:16>	
DMA3STBL	0B38								STB<1	5:0>					
DMA3STBH	0B3A	_	—	_		_	—	_	—				STB<2	3:16>	
DMA3PAD	0B3C								PAD<1	5:0>					
DMA3CNT	0B3E	_	_							CNT<1	3:0>				
DMAPWC	0BF0	_	_	_		_	—	—					_	PWCOL3	PWC
DMARQC	0BF2	_	_	_		_	_	_	—	_	_	_	_	RQCOL3	RQC
DMAPPS	0BF4	_	_	_		_	_	_	_	_	_	_	_	PPST3	PPS
DMALCA	0BF6	_	—	_		_	—	—	—	_	—	_	_		LS
DSADRL	0BF8								DSADR<	:15:0>					
DSADRH	0BFA	_				_		_					DSADR	<23:16>	
Legend: -	= unim	nlemented	read as '0'	Reset value	s are show	n in hexader	imal								

TABLE 4-46: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES O

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
TRISA	0E00	—	_	_	TRISA12	TRISA11	TRISA10	TRISA9	TRISA8	TRISA7	—	—	TRISA4	—	_
PORTA	0E02	—	—	—	RA12	RA11	RA10	RA9	RA8	RA7	—	_	RA4	_	_
LATA	0E04	_	—	_	LATA12	LATA11	LATA10	LATA9	LATA8	LATA7	_	_	LATA4	_	
ODCA	0E06	_	_	—	ODCA12	ODCA11	ODCA10	ODCA9	ODCA8	ODCA7	_	_	ODCA4	_	_
CNENA	0E08	—	_	—	CNIEA12	CNIEA11	CNIEA10	CNIEA9	CNIEA8	CNIEA7	_	_	CNIEA4	_	_
CNPUA	0E0A	_	—	_	CNPUA12	CNPUA11	CNPUA10	CNPUA9	CNPUA8	CNPUA7	_	_	CNPUA4	_	
CNPDA	0E0C	_	—	_	CNPDA12	CNPDA11	CNPDA10	CNPDA9	CNPDA8	CNPDA7	_	_	CNPDA4	_	
ANSELA	0E0E	—	—	—	ANSA12	ANSA11	—	_	—	—	_	_	ANSA4	_	_
Lonondi		vimplomente	.d. rood oo '(o' Desetur	aluaa ara aha	sum in house	lacimal								

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-47: PORTB REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES O

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
TRISB	0E10	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRIS
PORTB	0E12	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB
LATB	0E14	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LAT
ODCB	0E16	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODC
CNENB	0E18	CNIEB15	CNIEB14	CNIEB13	CNIEB12	CNIEB11	CNIEB10	CNIEB9	CNIEB8	CNIEB7	CNIEB6	CNIEB5	CNIEB4	CNIEB3	CNIE
CNPUB	0E1A	CNPUB15	CNPUB14	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB7	CNPUB6	CNPUB5	CNPUB4	CNPUB3	CNPU
CNPDB	0E1C	CNPDB15	CNPDB14	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB7	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNP
ANSELB	0E1E	—	_	_	_	_	_	_	ANSB8	—	_	—	—	ANSB3	ANS

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-48: PORTC REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES O

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
TRISC	0E20	TRISC15	_	TRISC13	TRISC12	TRISC11	TRISC10	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC
PORTC	0E22	RC15	—	RC13	RC12	RC11	RC10	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2
LATC	0E24	LATC15	—	LATC13	LATC12	LATC11	LATC10	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC
ODCC	0E26	ODCC15	_	ODCC13	ODCC12	ODCC11	ODCC10	ODCC9	ODCC8	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC
CNENC	0E28	CNIEC15	_	CNIEC13	CNIEC12	CNIEC11	CNIEC10	CNIEC9	CNIEC8	CNIEC7	CNIEC6	CNIEC5	CNIEC4	CNIEC3	CNIEC
CNPUC	0E2A	CNPUC15	—	CNPUC13	CNPUC12	CNPUC11	CNPUC10	CNPUC9	CNPUC8	CNPUC7	CNPUC6	CNPUC5	CNPUC4	CNPUC3	CNPU
CNPDC	0E2C	CNPDC15	—	CNPDC13	CNPDC12	CNPDC11	CNPDC10	CNPDC9	CNPDC8	CNPDC7	CNPDC6	CNPDC5	CNPDC4	CNPDC3	CNPD
ANSELC	0E2E	_	—	_	_	ANSC11	—	—	_	_	—	_	_	—	ANSC
			-												

TABLE 4-49: PORTD REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES O

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
TRISD	0E30			_	_	_	_	_	TRISD8		TRISD6	TRISD5	_	_	_
PORTD	0E32	_	_	_	_	_	_	_	RD8	_	RD6	RD5	_	_	-
LATD	0E34	_	_	_	_	_	_	_	LATD8	_	LATD6	LATD5	_	_	-
ODCD	0E36	_	_	_	_	_	_	_	ODCD8	_	ODCD6	ODCD5	_	_	-
CNEND	0E38	_	_	_	_	_	_	_	CNIED8	_	CNIED6	CNIED5	_	_	-
CNPUD	0E3A	_	_	_			_	_	CNPUD8		CNPUD6	CNPUD5	_	_	_
CNPDD	0E3C	_	_	_	_	_	_	_	CNPDD8	_	CNPDD6	CNPDD5	_	_	

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-50: PORTE REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES O

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
TRISE	0E40	TRISE15	TRISE14	TRISE13	TRISE12	_		—	—	—	—	—	—	—	-
PORTE	0E42	RE15	RE14	RE13	RE12	—	—	—	—	—	—	—	—	—	_
LATE	0E44	LATE15	LATE14	LATE13	LATE12	_	_	_	_	_	_	_	_	_	_
ODCE	0E46	ODCE15	ODCE14	ODCE13	ODCE12	—	—	—	_	_	—	_	—	—	_
CNENE	0E48	CNIEE15	CNIEE14	CNIEE13	CNIEE12	—	—	_		_	_		—	—	—
CNPUE	0E4A	CNPUE15	CNPUE14	CNPUE13	CNPUE12	_		—	_	_	—	_	_	—	_
CNPDE	0E4C	CNPDE15	CNPDE14	CNPDE13	CNPDE12	—	—	—	_	_	—	_	—	—	_
ANSELE	0E4E	ANSE15	ANSE14	ANSE13	ANSE12	_	-	_	_	_	_	_	_	—	—

Legend: x = unknown value on Reset, --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-51: PORTF REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES OF

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
TRISF	0E50	_	_	-	-	—	—	—	—	—	—		—	—	_
PORTF	0E52		_	_	_	_	_	_	_	_	—	_	—	_	_
ATF	0E54	—	—	_	_	—	—	—	—	—	—	—	—	—	—
ODCF	0E56		_	_	_	_	_	_	_	_	—	_	_	_	_
CNENF	0E58	-	_	_	_	—	—	_	—	—	—	_	_	—	—
CNPUF	0E5A	_	_	-	-	—	—	_	—	_	_	-	_	_	—
CNPDF	0E5C	_		_	_	_	_	_	_	_	_	_	_		_

TABLE 4-52: PORTG REGISTER MAP FOR PIC24EPXXXGP/MC206 AND dsPIC33EPXXXGP/MC206/506 DEVICES O

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
TRISG	0E60	_	-	_	_	_	—	TRISG9	TRISG8	TRISG7	TRISG6	—	-	_	_
PORTG	0E62	_			_	_	_	RG9	RG8	RG7	RG6	_	_	_	_
LATG	0E64	_			_	_	_	LATG9	LATG8	LATG7	LATG6	_	_	_	_
ODCG	0E66	—	_	_	_	_	_	ODCG9	ODCG8	ODCG7	ODCG6	—	_	_	_
CNENG	0E68	—	_	_	_	_	_	CNIEG9	CNIEG8	CNIEG7	CNIEG6	—	_	_	_
CNPUG	0E6A	_			_	_	_	CNPUG9	CNPUG8	CNPUG7	CNPUG6	_	_	_	_
CNPDG	0E6C	—	-	_	—			CNPDG9	CNPDG8	CNPDG7	CNPDG6	—	_	_	_

TABLE 4-53: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC204 AND dsPIC33EPXXXGP/MC204/504 DEVICES O

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
TRISA	0E00		<u> </u>	<u> </u>		_	TRISA10	TRISA9	TRISA8	TRISA7	<u> </u>	-	TRISA4	TRISA3	TRISA
PORTA	0E02		<u> </u>	\square			RA10	RA9	RA8	RA7	<u> </u>		RA4	RA3	RA2
LATA	0E04		<u> </u>	\square			LATA10	LATA9	LATA8	LATA7	<u> </u>		LATA4	LATA3	LATA2
ODCA	0E06			$\Box = \Box'$		—	ODCA10	ODCA9	ODCA8	ODCA7			ODCA4	ODCA3	ODCA
CNENA	0E08			$\Box = \Box$			CNIEA10	CNIEA9	CNIEA8	CNIEA7			CNIEA4	CNIEA3	CNIEA
CNPUA	0E0A	<u> </u>	<u> </u>	$\overline{}$		—	CNPUA10	CNPUA9	CNPUA8	CNPUA7	☐ − 7	-	CNPUA4	CNPUA3	CNPUA
CNPDA	0E0C	<u> </u>	<u> </u>	<u> </u>	/	—	CNPDA10	CNPDA9	CNPDA8	CNPDA7	— 7	-	CNPDA4	CNPDA3	CNPDA
ANSELA	0E0E		<u> </u>			_	<u> </u>			<u> </u>		-	ANSA4	_	-

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-54: PORTB REGISTER MAP FOR PIC24EPXXXGP/MC204 AND dsPIC33EPXXXGP/MC204/504 DEVICES O

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
TRISB	0E10	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISE
PORTB	0E12	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2
LATB	0E14	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB
ODCB	0E16	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCE
CNENB	0E18	CNIEB15	CNIEB14	CNIEB13	CNIEB12	CNIEB11	CNIEB10	CNIEB9	CNIEB8	CNIEB7	CNIEB6	CNIEB5	CNIEB4	CNIEB3	CNIE
CNPUB	0E1A	CNPUB15	CNPUB14	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB7	CNPUB6	CNPUB5	CNPUB4	CNPUB3	CNPU
CNPDB	0E1C	CNPDB15	CNPDB14	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB7	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNPD
ANSELB	0E1E	—	_	_	_	_	—	-	ANSB8	—	—	—	—	ANSB3	ANSE

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-55: PORTC REGISTER MAP FOR PIC24EPXXXGP/MC204 AND dsPIC33EPXXXGP/MC204/504 DEVICES O

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
TRISC	0E20	_	_	_		—	—	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC
PORTC	0E22	-	_	_	_	_	_	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2
LATC	0E24	-	_	_	_	_	_	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC
ODCC	0E26	-	_	_	_	_	_	ODCC9	ODCC8	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC
CNENC	0E28	-	_	_		_	—	CNIEC9	CNIEC8	CNIEC7	CNIEC6	CNIEC5	CNIEC4	CNIEC3	CNIEC
CNPUC	0E2A	-	_	_	_	_	_	CNPUC9	CNPUC8	CNPUC7	CNPUC6	CNPUC5	CNPUC4	CNPUC3	CNPUC
CNPDC	0E2C	-	_	_	_	_	_	CNPDC9	CNPDC8	CNPDC7	CNPDC6	CNPDC5	CNPDC4	CNPDC3	CNPDC
ANSELC	0E2E	_	_	_	_	_	_	_	_	_	_	_	_	—	ANSC

TABLE 4-56: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES O

							<u> </u>	<u> </u>	1	<u> </u>	1	Γ			
File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
TRISA	0E00	—	_	_	_	—	-	—	TRISA8	—	-	-	TRISA4	TRISA3	TRISA
PORTA	0E02	_	-	_	_	_	_	_	RA8	_	_	_	RA4	RA3	RA2
LATA	0E04	—	_	_	_	_	—	_	LATA8	_	—	—	LATA4	LATA3	LATA
ODCA	0E06	_	-	_	_	_	_	_	ODCA8	_	_	_	ODCA4	ODCA3	ODCA
CNENA	0E08	_	-	_	_	_	_	_	CNIEA8	_	_	_	CNIEA4	CNIEA3	CNIE
CNPUA	0E0A	—	_	_	_	_	—	_	CNPUA8	_	—	—	CNPUA4	CNPUA3	CNPU
CNPDA	0E0C	—	_	_	_	_	—	_	CNPDA8	_	—	—	CNPDA4	CNPDA3	CNPD
ANSELA	0E0E	—	_	_	_	_	—	_	_	_	_	—	ANSA4	—	_
ANSELA				o' Booot w					_		_	_	ANSA4	_	

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-57: PORTB REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES O

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
TRISB	0E10	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISE
PORTB	0E12	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2
LATB	0E14	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB
ODCB	0E16	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCE
CNENB	0E18	CNIEB15	CNIEB14	CNIEB13	CNIEB12	CNIEB11	CNIEB10	CNIEB9	CNIEB8	CNIEB7	CNIEB6	CNIEB5	CNIEB4	CNIEB3	CNIE
CNPUB	0E1A	CNPUB15	CNPUB14	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB7	CNPUB6	CNPUB5	CNPUB4	CNPUB3	CNPU
CNPDB	0E1C	CNPDB15	CNPDB14	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB7	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNPD
ANSELB	0E1E	_	_	_	_	_	_	_	ANSB8	_	_	_	_	ANSB3	ANSE

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-58: PORTC REGISTER MAP FOR PIC24EPXXXGP/MC203 AND dsPIC33EPXXXGP/MC203/503 DEVICES O

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit
TRISC	0E20	_	—	—	—	—	_	_	TRISC8	—	_	_	_	_	_
PORTC	0E22	_	_	_	_	_	—	_	RC8	—	—	—	—	_	_
LATC	0E24	-	—	_	_	_	_	_	LATC8	—	—	_	_	_	_
ODCC	0E26	_	—	_	_	_	_	_	ODCC8	—	—	_	_	_	_
CNENC	0E28	_	—	—	—	—	_	_	CNIEC8	_	—	_	_	_	_
CNPUC	0E2A	_	—	_	_	_	_	_	CNPUC8	—	—	_	_	_	_
CNPDC	0E2C	_	_	_	_	_	_	—	CNPDC8	—	—	_	—	_	_
ANSELC	0E2E	—	—	—	—	—	_	_	_	_	_	_	_	_	_
· · ·	·										•	•	•	•	

TABLE 4-59: PORTA REGISTER MAP FOR PIC24EPXXXGP/MC202 AND dsPIC33EPXXXGP/MC202/502 DEVICES O

File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
TRISA	0E00	-	—	—	_	—	-	—	-	-	-	—	TRISA4	TRISA3	TRISA
PORTA	0E02	_	_	_	_	_	_	_	_	_	—	—	RA4	RA3	RA2
LATA	0E04		_	_	_	_	_	_	_	_	_	_	LATA4	LATA3	LATA
ODCA	0E06		_	_	_	_	_	_	_	_	_	_	ODCA4	ODCA3	ODCA
CNENA	0E08		_	_	_	_	_	_	_	_	_	_	CNIEA4	CNIEA3	CNIEA
CNPUA	0E0A		_	_	_	_	_	_	_	_	_	_	CNPUA4	CNPUA3	CNPU
CNPDA	0E0C		_	_	_	_	_	_	_	_	_	_	CNPDA4	CNPDA3	CNPD
ANSELA	0E0E	_	_	_	_	-	—	-	_	—	—	_	ANSA4	_	—

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-60: PORTB REGISTER MAP FOR PIC24EPXXXGP/MC202 AND dsPIC33EPXXXGP/MC202/502 DEVICES O


File Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2
TRISB	0E10	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRIS
PORTB	0E12	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2
LATB	0E14	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATE
ODCB	0E16	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCE
CNENB	0E18	CNIEB15	CNIEB14	CNIEB13	CNIEB12	CNIEB11	CNIEB10	CNIEB9	CNIEB8	CNIEB7	CNIEB6	CNIEB5	CNIEB4	CNIEB3	CNIE
CNPUB	0E1A	CNPUB15	CNPUB14	CNPUB13	CNPUB12	CNPUB11	CNPUB10	CNPUB9	CNPUB8	CNPUB7	CNPUB6	CNPUB5	CNPUB4	CNPUB3	CNPU
CNPDB	0E1C	CNPDB15	CNPDB14	CNPDB13	CNPDB12	CNPDB11	CNPDB10	CNPDB9	CNPDB8	CNPDB7	CNPDB6	CNPDB5	CNPDB4	CNPDB3	CNPD
ANSELB	0E1E	_	_	_	_	_	_	_	ANSB8	_	_		_	ANSB3	ANSE


4.4.1 PAGED MEMORY SCHEME

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X architecture extends the available Data Space through a paging scheme, which allows the available Data Space to be accessed using MOV instructions in a linear fashion for pre-modified and post-modified Effective Addresses (EA). The upper half of the base Data Space address is used in conjunction with the Data Space Page registers, the 10-bit Read Page register (DSRPAG) or the 9-bit Write Page register (DSWPAG), to form an Extended Data Space (EDS) address or Program Space Visibility (PSV) address. The Data Space Page registers are located in the SFR space.

Construction of the EDS address is shown in Example 4-1. When DSRPAG<9> = 0 and the base address bit, EA<15> = 1, the DSRPAG<8:0> bits are concatenated onto EA<14:0> to form the 24-bit EDS read address. Similarly, when base address bit, EA<15> = 1, DSWPAG<8:0> are concatenated onto EA<14:0> to form the 24-bit EDS write address.








EXAMPLE 4-2: EXTENDED DATA SPACE (EDS) WRITE ADDRESS GENERATION

The paged memory scheme provides access to multiple 32-Kbyte windows in the EDS and PSV memory. The Data Space Page registers, DSxPAG, in combination with the upper half of the Data Space address, can provide up to 16 Mbytes of additional address space in the EDS and 8 Mbytes (DSRPAG only) of PSV address space. The paged data memory space is shown in Example 4-3.

The Program Space (PS) can be accessed with a DSRPAG of 0x200 or greater. Only reads from PS are supported using the DSRPAG. Writes to PS are not supported, so DSWPAG is dedicated to DS, including EDS only. The Data Space and EDS can be read from, and written to, using DSRPAG and DSWPAG, respectively.



Allocating different Page registers for read and write access allows the architecture to support data movement between different pages in data memory. This is accomplished by setting the DSRPAG register value to the page from which you want to read, and configuring the DSWPAG register to the page to which it needs to be written. Data can also be moved from different PSV to EDS pages, by configuring the DSRPAG and DSWPAG registers to address PSV and EDS space, respectively. The data can be moved between pages by a single instruction.

When an EDS or PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the EDS or PSV pages can occur at the page boundaries when:

- The initial address prior to modification addresses an EDS or PSV page
- The EA calculation uses Pre-Modified or Post-Modified Register Indirect Addressing; however, this does not include Register Offset Addressing

In general, when an overflow is detected, the DSxPAG register is incremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. When an underflow is detected, the DSxPAG register is decremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. This creates a linear EDS and PSV address space, but only when using Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0, EDS and PSV spaces. Table 4-61 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when overflow or underflow occurs, the EA<15> bit is set and the DSxPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- · Register Indirect with Register Offset Addressing
- Modulo Addressing
- · Bit-Reversed Addressing

		SV SI ACE DOON					
0/11			Before			After	
0/U, R/W	Operation	DSxPAG	DS EA<15>	Page Description	DSxPAG	DS EA<15>	Page Description
O, Read		DSRPAG = 0x1FF	1	EDS: Last page	DSRPAG = 0x1FF	0	See Note 1
O, Read	[++Wn]	DSRPAG = 0x2FF	1	PSV: Last lsw page	DSRPAG = 0x300	1	PSV: First MSB page
O, Read	Or [Wn++]	DSRPAG = 0x3FF	1	PSV: Last MSB page	DSRPAG = 0x3FF	0	See Note 1
O, Write		DSWPAG = 0x1FF	1	EDS: Last page	DSWPAG = 0x1FF	0	See Note 1
U, Read		DSRPAG = 0x001	1	PSV page	DSRPAG = 0x001	0	See Note 1
U, Read	[Wn] Or [Wn]	DSRPAG = 0x200	1	PSV: First Isw page	DSRPAG = 0x200	0	See Note 1
U, Read	[₩11 —]	DSRPAG = 0x300	1	PSV: First MSB page	DSRPAG = 0x2FF	1	PSV: Last Isw page

TABLE 4-61:OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0, EDS and
PSV SPACE BOUNDARIES^(2,3,4)

Legend: O = Overflow, U = Underflow, R = Read, W = Write

Note 1: The Register Indirect Addressing now addresses a location in the base Data Space (0x0000-0x8000).

2: An EDS access with DSxPAG = 0x000 will generate an address error trap.

- **3:** Only reads from PS are supported using DSRPAG. An attempt to write to PS using DSWPAG will generate an address error trap.
- 4: Pseudo-Linear Addressing is not supported for large offsets.

4.4.2 EXTENDED X DATA SPACE

The lower portion of the base address space range, between 0x0000 and 0x7FFF, is always accessible regardless of the contents of the Data Space Page registers. It is indirectly addressable through the register indirect instructions. It can be regarded as being located in the default EDS Page 0 (i.e., EDS address range of 0x000000 to 0x007FFF with the base address bit, EA<15> = 0, for this address range). However, Page 0 cannot be accessed through the upper 32 Kbytes, 0x8000 to 0xFFFF, of base Data Space, in combination with DSRPAG = 0x000 or DSWPAG = 0x000. Consequently, DSRPAG and DSWPAG are initialized to 0x001 at Reset.

- Note 1: DSxPAG should not be used to access Page 0. An EDS access with DSxPAG set to 0x000 will generate an address error trap.
 - **2:** Clearing the DSxPAG in software has no effect.

The remaining pages, including both EDS and PSV pages, are only accessible using the DSRPAG or DSWPAG registers in combination with the upper 32 Kbytes, 0x8000 to 0xFFFF, of the base address, where base address bit, EA<15> = 1.

For example, when DSRPAG = 0x001 or DSWPAG = 0x001, accesses to the upper 32 Kbytes, 0x8000 to 0xFFFF, of the Data Space will map to the EDS address range of 0x008000 to 0x00FFFF. When DSRPAG = 0x002 or DSWPAG = 0x002, accesses to the upper 32 Kbytes of the Data Space will map to the EDS address range of 0x010000 to 0x017FFF and so on, as shown in the EDS memory map in Figure 4-17.

For more information on the PSV page access using Data Space Page registers, refer to the "**Program Space Visibility from Data Space**" section in "**Program Memory**" (DS70613) of the "*dsPIC33/ PIC24 Family Reference Manual*".




FIGURE 4-17: EDS MEMORY MAP

4.4.3 DATA MEMORY ARBITRATION AND BUS MASTER PRIORITY

EDS accesses from bus masters in the system are arbitrated.

The arbiter for data memory (including EDS) arbitrates between the CPU, the DMA and the ICD module. In the event of coincidental access to a bus by the bus masters, the arbiter determines which bus master access has the highest priority. The other bus masters are suspended and processed after the access of the bus by the bus master with the highest priority.

By default, the CPU is Bus Master 0 (M0) with the highest priority and the ICD is Bus Master 4 (M4) with the lowest priority. The remaining bus master (DMA Controller) is allocated to M3 (M1 and M2 are reserved and cannot be used). The user application may raise or lower the priority of the DMA Controller to be above that of the CPU by setting the appropriate bits in the EDS Bus Master Priority Control (MSTRPR) register. All bus masters with raised priorities will maintain the same priority relationship relative to each other (i.e., M1 being highest and M3 being lowest, with M2 in between). Also, all the bus masters with priorities below

FIGURE 4-18: ARBITER ARCHITECTURE


that of the CPU maintain the same priority relationship relative to each other. The priority schemes for bus masters with different MSTRPR values are tabulated in Table 4-62.

This bus master priority control allows the user application to manipulate the real-time response of the system, either statically during initialization or dynamically in response to real-time events.

TABLE 4-62:	DATA MEMORY BUS
	ARBITER PRIORITY

Drierity	MSTRPR<15:0> Bit Setting ⁽¹⁾				
Priority	0x0000	0x0020			
M0 (highest)	CPU	DMA			
M1	Reserved	CPU			
M2	Reserved	Reserved			
M3	DMA	Reserved			
M4 (lowest)	ICD	ICD			

Note 1: All other values of MSTRPR<15:0> are reserved.



4.4.4 SOFTWARE STACK

The W15 register serves as a dedicated Software Stack Pointer (SSP) and is automatically modified by exception processing, subroutine calls and returns; however, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating of the Stack Pointer (for example, creating stack frames).

Note:	To protect against misaligned stack
	accesses, W15<0> is fixed to '0' by the hardware.


W15 is initialized to 0x1000 during all Resets. This address ensures that the SSP points to valid RAM in all dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices, and permits stack availability for non-maskable trap exceptions. These can occur before the SSP is initialized by the user software. You can reprogram the SSP during initialization to any location within Data Space.

The Software Stack Pointer always points to the first available free word and fills the software stack working from lower toward higher addresses. Figure 4-19 illustrates how it pre-decrements for a stack pop (read) and post-increments for a stack push (writes).

When the PC is pushed onto the stack, PC<15:0> are pushed onto the first available stack word, then PC<22:16> are pushed into the second available stack location. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, as shown in Figure 4-19. During exception processing, the MSB of the PC is concatenated with the lower 8 bits of the CPU STATUS Register, SR. This allows the contents of SRL to be preserved automatically during interrupt processing.

- **Note 1:** To maintain system Stack Pointer (W15) coherency, W15 is never subject to (EDS) paging, and is therefore restricted to an address range of 0x0000 to 0xFFFF. The same applies to the W14 when used as a Stack Frame Pointer (SFA = 1).
 - 2: As the stack can be placed in, and can access X and Y spaces, care must be taken regarding its use, particularly with regard to local automatic variables in a C development environment

FIGURE 4-19: CALL STACK FRAME



4.5 Instruction Addressing Modes

The addressing modes shown in Table 4-63 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

4.5.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

4.5.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where Operand 1 is always a working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can either be a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- · Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal
- Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

TABLE 4-63: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

4.5.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions. which apply to dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices, and the DSP accumulator class of instructions, which apply to the dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices, provide a greater degree of addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.5.4 MAC INSTRUCTIONS (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X DEVICES ONLY)

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through register indirect tables.

The Two-Source Operand Prefetch registers must be members of the set: {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must therefore, be valid addresses within X Data Space for W8 and W9, and Y Data Space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- · Register Indirect
- Register Indirect Post-Modified by 2
- · Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.5.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as a NOP, do not have any operands.

4.6 Modulo Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

Modulo Addressing mode is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either Data or Program Space (since the Data Pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into Program Space) and Y Data Spaces. Modulo Addressing can operate on any W Register Pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

4.6.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified, and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note:	Y space Modulo Addressing EA calcula							
	tions assume word-sized data (LSb of							
	every EA is always clear).							

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

4.6.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that operate with Modulo Addressing:

- If XWM = 1111, X RAGU and X WAGU Modulo Addressing is disabled
- If YWM = 1111, Y AGU Modulo Addressing is disabled

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X Data Space when XWM is set to any value other than '1111' and the XMODEN bit is set (MODCON<15>).

The Y Address Space Pointer W register (YWM), to which Modulo Addressing is to be applied, is stored in MODCON<7:4>. Modulo Addressing is enabled for Y Data Space when YWM is set to any value other than '1111' and the YMODEN bit is set at MODCON<14>.

Byte MOV #0x1100, W0 Address W0, XMODSRT MOV ;set modulo start address MOV #0x1163, W0 0x1100 MOV W0, MODEND ;set modulo end address MOV #0x8001, W0 W0, MODCON ;enable W1, X AGU for modulo MOV MOV #0x0000, W0 ;W0 holds buffer fill value MOV #0x1110, W1 ;point W1 to buffer 0x1163 DO AGAIN, #0x31 ;fill the 50 buffer locations MOV WO, [W1++] ;fill the next location AGAIN: INC W0, W0 ; increment the fill value Start Addr = 0x1100 End Addr = 0x1163 Length = 50 words

FIGURE 4-20: MODULO ADDRESSING OPERATION EXAMPLE

4.6.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

It is important to realize that the address boundaries check for addresses less than, or greater than, the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected Effective Address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (such as [W7 + W2]) is used, Modulo Addressing correction is performed but the contents of the register remain unchanged.

4.7 Bit-Reversed Addressing (dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X Devices Only)

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.7.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when all these conditions are met:

- BWMx bits (W register selection) in the MODCON register are any value other than '1111' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XBREV<14:0> is the Bit-Reversed Addressing modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word-sized data (LSb of every EA is always
	clear). The XBREVx value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XBREVx) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo Addressing and Bit-Reversed Addressing can be enabled simultaneously using the same W register, but Bit-Reversed Addressing operation will always take precedence for data writes when enabled.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.




TABLE 4-64: BIT-REVERSED ADDRESSING SEQUENCE (16-ENTRY)

	Normal Address						Bit-Rev	ersed Ac	ldress
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

4.8 Interfacing Program and Data Memory Spaces

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X architecture uses a 24-bit-wide Program Space (PS) and a 16-bit-wide Data Space (DS). The architecture is also a modified Harvard scheme, meaning that data can also be present in the Program Space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the architecture of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices provides two methods by which Program Space can be accessed during operation:


- Using table instructions to access individual bytes or words anywhere in the Program Space
- Remapping a portion of the Program Space into the Data Space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

TABLE 4-65: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access	Program Space Address							
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>			
Instruction Access	User	0	0 PC<22:1> 0						
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxx0							
TBLRD/TBLWT	User	TBLPAG<7:0> Data EA<15:0>							
(Byte/Word Read/Write)		0xxx xxxx xxxx xxxx xxxx							
	Configuration	TB	LPAG<7:0>						
		1	xxx xxxx	XXXX XX	***				

FIGURE 4-22: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



4.8.1 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the Program Space without going through Data Space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a Program Space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two 16-bit-wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from Program Space. Both function as either byte or word operations.


- TBLRDL (Table Read Low):
 - In Word mode, this instruction maps the lower word of the Program Space location (P<15:0>) to a data address (D<15:0>)

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
 - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. The 'phantom' byte (D<15:8>) is always '0'.
 - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a Program Space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

FIGURE 4-23: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS



5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Flash Programming" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming™ (ICSP™) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows for a dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx), and three other lines for power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user application can write program memory data a single program memory word, and erase program memory in blocks or 'pages' of 1024 instructions (3072 bytes) at a time.


5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



5.2 RTSP Operation

RTSP allows the user application to erase a single page of memory and to program two instruction words at a time. See the General Purpose and Motor Control Family tables (Table 1 and Table 2, respectively) for the page sizes of each device.

For more information on erasing and programming Flash memory, refer to "Flash Programming" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual".

5.3 **Programming Operations**

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

For erase and program times, refer to Parameters D137a and D137b (Page Erase Time), and D138a and D138b (Word Write Cycle Time) in Table 30-14 in Section 30.0 "Electrical Characteristics".

Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

5.3.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

Programmers can program two adjacent words (24 bits x 2) of program Flash memory at a time on every other word address boundary (0x000002, 0x000006, 0x00000A, etc.). To do this, it is necessary to erase the page that contains the desired address of the location the user wants to change.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS.

Refer to **Flash Programming**" (DS70609) in the "*dsPIC33/PIC24 Family Reference Manual*" for details and codes examples on programming using RTSP.

5.4 Flash Memory Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

5.4.1 KEY RESOURCES

- "Flash Programming" (DS70609) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

5.5 Control Registers

Four SFRs are used to erase and write the program Flash memory: NVMCON, NVMKEY, NVMADRH and NVMADRL.

The NVMCON register (Register 5-1) enables and initiates Flash memory erase and write operations.

NVMKEY (Register 5-4) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register.

There are two NVM Address registers: NVMADRH and NVMADRL. These two registers, when concatenated, form the 24-bit Effective Address (EA) of the selected word for programming operations or the selected page for erase operations.

The NVMADRH register is used to hold the upper 8 bits of the EA, while the NVMADRL register is used to hold the lower 16 bits of the EA.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

	¹⁾ R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	NVMSIDL ⁽²⁾	—	—	_	—
bit 15			<u> </u>		L		bit
U-0	U-0	U-0	U-0	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾
	—			NVMOP3 ^(3,4)	NVMOP2 ^(3,4)	NVMOP1 ^(3,4)	NVMOP0 ^{(3,4}
bit 7							bit (
Legend:		SO = Settab	le Only hit				
R = Reada	ıble bit	W = Writable	-	U = Unimplem	ented bit, read	as '0'	
-n = Value		'1' = Bit is se		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	WR: Write Co	ontrol bit ⁽¹⁾					
					on; the operatio	n is self-timed	and the bit is
			nce the operati ation is comple				
bit 14	WREN: Write		ation is comple				
bit 14			n/erase operati	ons			
	0 = Inhibits F	lash program	/erase operatio	ns			
bit 13			Error Flag bit ⁽¹⁾				
				ce attempt or te	rmination has oc	curred (bit is se	t automaticall
		et attempt of th aram or erase	operation comp	pleted normally			
bit 12			e Control bit ⁽²⁾	, ,			
		-	r goes into Star	ndby mode duri	ing Idle mode		
			r is active durin	g Idle mode			
bit 11-4	-	ted: Read as		(4.0.0)			
bit 3-0			tion Select bits	(1,3,4)			
	1111 = Rese 1110 = Rese						
	1101 = Rese						
	1100 = Rese						
	1011 = Rese 1010 = Rese						
		ory page eras	e operation				
	0010 = Rese			(5)			
	0001 = Mem 0000 = Rese		rd program ope	eration			
Note 1:	These bits can onl	lv be reset on	a POR.				
2:	If this bit is set, the	ere will be min	imal power sav		d upon exiting lo	dle mode, there	is a delay
э.	(TVREG) before Fla All other combinat	-	-				
				implemented.			
3: 4:	Execution of the P	WRSAV instruc	tion is ignored	while any of th	e NVM oneratio	ns are in progr	ess

REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER

-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
Legend:							
bit 7							bit C
			NVMAD)R<23:16>			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
bit 15							bit 8
_	—	—	—	—	_	—	—
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMADR<23:16>:** Nonvolatile Memory Write Address High bits Selects the upper 8 bits of the location to program or erase in program Flash memory. This register may be read or written by the user application.

REGISTER 5-3: NVMADRL: NONVOLATILE MEMORY ADDRESS REGISTER LOW

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMA	DR<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			NVMA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			it	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown

bit 15-0 NVMADR<15:0>: Nonvolatile Memory Write Address Low bits

Selects the lower 16 bits of the location to program or erase in program Flash memory. This register may be read or written by the user application.

REGISTER 5-4: NVMKEY: NONVOLATILE MEMORY KEY

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0	
			NVMK	EY<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register (write-only) bits

6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- · BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Time-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this manual for register Reset states.


All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR and BOR bits (RCON<1:0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.

For all Resets, the default clock source is determined by the FNOSC<2:0> bits in the FOSCSEL Configuration register. The value of the FNOSC<2:0> bits is loaded into NOSC<2:0> (OSCCON<10:8>) on Reset, which in turn, initializes the system clock.



6.1 Reset Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

6.1.1 KEY RESOURCES

- "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- Development Tools

R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0				
TRAPR	IOPUWR	—	_	VREGSF	_	СМ	VREGS				
bit 15	•						bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1				
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR				
bit 7	owik	OWDIEN	WBIO	OLLLI	IDEE	BOIX	bit				
Legend:											
R = Readable	o hit	W = Writable	hit	II – Unimpler	mented bit, read	d as 'O'					
-n = Value at		'1' = Bit is set	UIL	'0' = Bit is cle		x = Bit is unki					
	FUR	I - DILIS SEL				X - DILISUIKI	IOWII				
bit 15	TRAPR: Trap	Reset Flag bit									
		onflict Reset ha onflict Reset ha		d							
bit 14	IOPUWR: Ille	gal Opcode or	Uninitialized	W Access Rese	et Flag bit						
	1 = An illega	IOPUWR: Illegal Opcode or Uninitialized W Access Reset Flag bit 1 = An illegal opcode detection, an illegal address mode or Uninitialized W register used as ar									
		Pointer caused									
	-	l opcode or Uni		egister Reset h	las not occurred	3					
bit 13-12	-	ted: Read as '									
bit 11	VREGSF: Flash Voltage Regulator Standby During Sleep bit 1 = Flash voltage regulator is active during Sleep										
		Itage regulator		•	ing Sleen						
bit 10		ited: Read as '	-	naby mode dui							
bit 9	-	CM: Configuration Mismatch Flag bit									
	1 = A Configu	uration Mismato uration Mismato	h Reset has								
bit 8	VREGS: Volta	age Regulator S	Standby Durii	ng Sleep bit							
	1 = Voltage regulator is active during Sleep										
	•	egulator goes i		mode during Sl	еер						
bit 7		nal Reset (MCL	,								
		Clear (pin) Res Clear (pin) Res									
bit 6	SWR: Softwa	re RESET (Insti	ruction) Flag	bit							
		instruction has instruction has									
bit 5	SWDTEN: Software Enable/Disable of WDT bit ⁽²⁾										
	1 = WDT is e 0 = WDT is d										
bit 4		hdog Timer Tin	ne-out Flag b	it							
		e-out has occur	•	-							
		e-out has not or									
	l of the Reset sta use a device Re		set or cleare	d in software. S	Setting one of th	ese bits in soft	ware does no				
2: If	the FWDTEN Co	onfiguration bit i	s '1' (unprog	rammed), the V	VDT is always e	enabled, regard	lless of the				

RCON: RESET CONTROL REGISTER⁽¹⁾ **REGISTER 6-1:**

SWDTEN bit setting.

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 3	SLEEP: Wake-up from Sleep Flag bit 1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode
bit 2	IDLE: Wake-up from Idle Flag bit
	 1 = Device was in Idle mode 0 = Device was not in Idle mode
bit 1	BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred 0 = A Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit 1 = A Power-on Reset has occurred 0 = A Power-on Reset has not occurred

- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Interrupts" (DS70600) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X CPU.

The interrupt controller has the following features:

- Up to eight processor exceptions and software traps
- Eight user-selectable priority levels
- Interrupt Vector Table (IVT) with a unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory starting at location, 000004h. The IVT contains seven non-maskable trap vectors and up to 246 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).


Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with Vector 0 takes priority over interrupts at any other vector address.

7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices clear their registers in response to a Reset, which forces the PC to zero. The device then begins program execution at location, 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 7-1: dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X INTERRUPT VECTOR TABLE



	Vector	IRQ		Interrupt Bit Location		
Interrupt Source	# #		IVT Address	Flag	Enable	Priority
	Highest Natural Order Priority					
INT0 – External Interrupt 0	8	0	0x000014	IFS0<0>	IEC0<0>	IPC0<2:0>
IC1 – Input Capture 1	9	1	0x000016	IFS0<1>	IEC0<1>	IPC0<6:4>
OC1 – Output Compare 1	10	2	0x000018	IFS0<2>	IEC0<2>	IPC0<10:8>
T1 – Timer1	11	3	0x00001A	IFS0<3>	IEC0<3>	IPC0<14:12>
DMA0 – DMA Channel 0	12	4	0x00001C	IFS0<4>	IEC0<4>	IPC1<2:0>
IC2 – Input Capture 2	13	5	0x00001E	IFS0<5>	IEC0<5>	IPC1<6:4>
OC2 – Output Compare 2	14	6	0x000020	IFS0<6>	IEC0<6>	IPC1<10:8>
T2 – Timer2	15	7	0x000022	IFS0<7>	IEC0<7>	IPC1<14:12>
T3 – Timer3	16	8	0x000024	IFS0<8>	IEC0<8>	IPC2<2:0>
SPI1E – SPI1 Error	17	9	0x000026	IFS0<9>	IEC0<9>	IPC2<6:4>
SPI1 – SPI1 Transfer Done	18	10	0x000028	IFS0<10>	IEC0<10>	IPC2<10:8>
U1RX – UART1 Receiver	19	11	0x00002A	IFS0<11>	IEC0<11>	IPC2<14:12>
U1TX – UART1 Transmitter	20	12	0x00002C	IFS0<12>	IEC0<12>	IPC3<2:0>
AD1 – ADC1 Convert Done	21	13	0x00002E	IFS0<13>	IEC0<13>	IPC3<6:4>
DMA1 – DMA Channel 1	22	14	0x000030	IFS0<14>	IEC0<14>	IPC3<10:8>
Reserved	23	15	0x000032			_
SI2C1 – I2C1 Slave Event	24	16	0x000034	IFS1<0>	IEC1<0>	IPC4<2:0>
MI2C1 – I2C1 Master Event	25	17	0x000036	IFS1<1>	IEC1<1>	IPC4<6:4>
CM – Comparator Combined Event	26	18	0x000038	IFS1<2>	IEC1<2>	IPC4<10:8>
CN – Input Change Interrupt	27	19	0x00003A	IFS1<3>	IEC1<3>	IPC4<14:12>
INT1 – External Interrupt 1	28	20	0x00003C	IFS1<4>	IEC1<4>	IPC5<2:0>
Reserved	29-31	21-23	0x00003E-0x000042			_
DMA2 – DMA Channel 2	32	24	0x000044	IFS1<8>	IEC1<8>	IPC6<2:0>
OC3 – Output Compare 3	33	25	0x000046	IFS1<9>	IEC1<9>	IPC6<6:4>
OC4 – Output Compare 4	34	26	0x000048	IFS1<10>	IEC1<10>	IPC6<10:8>
T4 – Timer4	35	27	0x00004A	IFS1<11>	IEC1<11>	IPC6<14:12>
T5 – Timer5	36	28	0x00004C	IFS1<12>	IEC1<12>	IPC7<2:0>
INT2 – External Interrupt 2	37	29	0x00004E	IFS1<13>	IEC1<13>	IPC7<6:4>
U2RX – UART2 Receiver	38	30	0x000050	IFS1<14>	IEC1<14>	IPC7<10:8>
U2TX – UART2 Transmitter	39	31	0x000052	IFS1<15>	IEC1<15>	IPC7<14:12>
SPI2E – SPI2 Error	40	32	0x000054	IFS2<0>	IEC2<0>	IPC8<2:0>
SPI2 – SPI2 Transfer Done	41	33	0x000056	IFS2<1>	IEC2<1>	IPC8<6:4>
C1RX – CAN1 RX Data Ready ⁽¹⁾	42	34	0x000058	IFS2<2>	IEC2<2>	IPC8<10:8>
C1 – CAN1 Event ⁽¹⁾	43	35	0x00005A	IFS2<3>	IEC2<3>	IPC8<14:12>
DMA3 – DMA Channel 3	44	36	0x00005C	IFS2<4>	IEC2<4>	IPC9<2:0>
IC3 – Input Capture 3	45	37	0x00005E	IFS2<5>	IEC2<5>	IPC9<6:4>
IC4 – Input Capture 4	46	38	0x000060	IFS2<6>	IEC2<6>	IPC9<10:8>
Reserved	47-56	39-48	0x000062-0x000074	_	—	
SI2C2 – I2C2 Slave Event	57	49	0x000076	IFS3<1>	IEC3<1>	IPC12<6:4>
MI2C2 – I2C2 Master Event	58	50	0x000078	IFS3<2>	IEC3<2>	IPC12<10:8>
Reserved	59-64	51-56	0x00007A-0x000084	_	_	

TABLE 7-1: INTERRUPT VECTOR DETAILS

Note 1: This interrupt source is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

2: This interrupt source is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

	Vector	IRQ		Interrupt Bit Location			
Interrupt Source	# #		IVT Address	Flag	Enable	Priority	
QEI1 – QEI1 Position Counter Compare ⁽²⁾	66	58	0x000088	IFS3<10>	IEC3<10>	IPC14<10:8>	
Reserved	67-72	59-64	0x00008A-0x000094	_	_	_	
U1E – UART1 Error Interrupt	73	65	0x000096	IFS4<1>	IEC4<1>	IPC16<6:4>	
U2E – UART2 Error Interrupt	74	66	0x000098	IFS4<2>	IEC4<2>	IPC16<10:8>	
CRC – CRC Generator Interrupt	75	67	0x00009A	IFS4<3>	IEC4<3>	IPC16<14:12>	
Reserved	76-77	68-69	0x00009C-0x00009E	—	_	—	
C1TX – CAN1 TX Data Request ⁽¹⁾	78	70	0x000A0	IFS4<6>	IEC4<6>	IPC17<10:8>	
Reserved	79-84	71-76	0x0000A2-0x0000AC	—	_	—	
CTMU – CTMU Interrupt	85	77	0x0000AE	IFS4<13>	IEC4<13>	IPC19<6:4>	
Reserved	86-101	78-93	0x0000B0-0x0000CE	—	-	—	
PWM1 – PWM Generator 1 ⁽²⁾	102	94	0x0000D0	IFS5<14>	IEC5<14>	IPC23<10:8>	
PWM2 – PWM Generator 2 ⁽²⁾	103	95	0x0000D2	IFS5<15>	IEC5<15>	IPC23<14:12>	
PWM3 – PWM Generator 3 ⁽²⁾	104	96	0x0000D4	IFS6<0>	IEC6<0>	IPC24<2:0>	
Reserved	105-149	97-141	0x0001D6-0x00012E	—	_	—	
ICD – ICD Application	150	142	0x000142	IFS8<14>	IEC8<14>	IPC35<10:8>	
JTAG – JTAG Programming	151	143	0x000130	IFS8<15>	IEC8<15>	IPC35<14:12>	
Reserved	152	144	0x000134	—	_	_	
PTGSTEP – PTG Step	153	145	0x000136	IFS9<1>	IEC9<1>	IPC36<6:4>	
PTGWDT – PTG Watchdog Time-out	154	146	0x000138	IFS9<2>	IEC9<2>	IPC36<10:8>	
PTG0 – PTG Interrupt 0	155	147	0x00013A	IFS9<3>	IEC9<3>	IPC36<14:12>	
PTG1 – PTG Interrupt 1	156	148	0x00013C	IFS9<4>	IEC9<4>	IPC37<2:0>	
PTG2 – PTG Interrupt 2	nterrupt 2 157 149 C		0x00013E	IFS9<5>	IEC9<5>	IPC37<6:4>	
PTG3 – PTG Interrupt 3	158	150	0x000140	IFS9<6>	IEC9<6>	IPC37<10:8>	
Reserved	159-245	151-245	0x000142-0x0001FE	—	_		
	Lowe	est Natura	I Order Priority				

TABLE 7-1: INTERRUPT VECTOR DETAILS (CONTINUED)

Note 1: This interrupt source is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

2: This interrupt source is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

7.3 Interrupt Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

7.3.1 KEY RESOURCES

- "Interrupts" (DS70600) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

7.4 Interrupt Control and Status Registers

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices implement the following registers for the interrupt controller:

- INTCON1
- INTCON2
- INTCON3
- INTCON4
- INTTREG

7.4.1 INTCON1 THROUGH INTCON4

Global interrupt control functions are controlled from INTCON1, INTCON2, INTCON3 and INTCON4.

INTCON1 contains the Interrupt Nesting Disable bit (NSTDIS), as well as the control and status flags for the processor trap sources.

The INTCON2 register controls external interrupt request signal behavior and also contains the Global Interrupt Enable bit (GIE).

INTCON3 contains the status flags for the DMA and DO stack overflow status trap sources.

The INTCON4 register contains the software generated hard trap status bit (SGHT).

7.4.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

7.4.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

7.4.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level (IPL) for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

7.4.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number bits (VECNUM<7:0>) and Interrupt Priority Level bits (ILR<3:0>) fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence as they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having Vector Number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit in IEC0<0> and the INT0IP bits in the first position of IPC0 (IPC0<2:0>).

7.4.6 STATUS/CONTROL REGISTERS

Although these registers are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality. For more information on these registers refer to "**CPU**" (DS70359) in the "dsPIC33/PIC24 Family Reference Manual".

- The CPU STATUS Register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU Interrupt Priority Level. The user software can change the current CPU Interrupt Priority Level by writing to the IPLx bits.
- The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-3 through Register 7-7 in the following pages.

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> ⁽²⁾		RA	Ν	OV	Z	С
bit 7					-	-	bit 0

REGISTER 7-1: SR: CPU STATUS REGISTER⁽¹⁾

Legend:	C = Clearable bit				
R = Readable bit W = Writable bit		U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(2,3)
	111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled
	110 = CPU Interrupt Priority Level is 6 (14)
	101 = CPU Interrupt Priority Level is 5 (13)
	100 = CPU Interrupt Priority Level is 4 (12)
	011 = CPU Interrupt Priority Level is 3 (11)
	010 = CPU Interrupt Priority Level is 2 (10)
	001 = CPU Interrupt Priority Level is 1 (9)
	000 = CPU Interrupt Priority Level is 0 (8)

- **Note 1:** For complete register details, see Register 3-1.
 - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL, if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
 - **3:** The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
VAR	—	US1	US0	EDT	DL2	DL1	DL0
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 ⁽²⁾	SFA	RND	IF
bit 7							bit 0

REGISTER 7-2: CORCON: CORE CONTROL REGISTER⁽¹⁾

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1'= Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit

bit 15	VAR: Variable Exception Processing Latency Control
	 I = Variable exception processing is enabled
	0 = Fixed exception processing is enabled
bit 3	IPL3: CPU Interrupt Priority Level Status bit 3 ⁽²⁾
	 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less

Note 1: For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NSTDIS	OVAERR ⁽¹⁾	OVBERR ⁽¹⁾	COVAERR ⁽¹⁾	COVBERR ⁽¹⁾	OVATE ⁽¹⁾	OVBTE ⁽¹⁾	COVTE ⁽¹⁾
oit 15							bit 8
D111	D /// 0	D /// 0	D /// 0	D 444.0	D 444 0	D 444 0	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
SFTACERR ⁽¹	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—
oit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpleme	nted bit, read	as '0'	
n = Value at I	POR	'1' = Bit is set		'0' = Bit is clear		x = Bit is unk	nown
oit 15	NSTDIS: Inte	errupt Nesting	Disable bit				
	1 = Interrupt	nesting is disa	bled				
	•	nesting is ena					
oit 14			Overflow Trap F				
			erflow of Accur				
	-		y overflow of A				
oit 13			Overflow Trap F	•			
			erflow of Accur y overflow of Ac				
pit 12	-			Overflow Trap Fla	ag bit ⁽¹⁾		
	1 = Trap was	s caused by ca	tastrophic over	flow of Accumula	ator A		
				overflow of Accur			
oit 11			•	Overflow Trap Fla	•		
				flow of Accumula overflow of Accur			
oit 10			erflow Trap Ena				
		rflow of Accum					
	0 = Trap is d						
oit 9			erflow Trap En	able bit ⁽¹⁾			
		rflow of Accum	nulator B				
oit 8	 0 = Trap is disabled COVTE: Catastrophic Overflow Trap Enable bit⁽¹⁾ 						
	1 = Trap on catastrophic overflow of Accumulator A or B is enabled						
	0 = Trap is d						
oit 7	SFTACERR:	Shift Accumul	lator Error Statu	us bit ⁽¹⁾			
				alid accumulator invalid accumula			
oit 6		-	Error Status bit				
		-	used by a divide				
			caused by a d				
oit 5	DMACERR:	DMAC Trap F	lag bit				
		ap has occurre ap has not occ					

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 4	MATHERR: Math Error Status bit
	1 = Math error trap has occurred
	0 = Math error trap has not occurred
bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

Note 1: These bits are available on dsPIC33EPXXXMC20X/50X and dsPIC33EPXXXGP50X devices only.

R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
GIE	DISI	SWTRAP				_		
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
	—				INT2EP	INT1EP	INT0EP	
bit 7							bit C	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown	
bit 15	GIE: Global	Interrupt Enable	e bit					
	1 = Interrupt	s and associate	d IE bits are	enabled				
		s are disabled, I	•	still enabled				
bit 14	DISI: DISI	nstruction Statu	s bit					
		struction is active struction is not a	-					
bit 13	SWTRAP: S	Software Trap St	atus bit					
		e trap is enabled e trap is disabled						
bit 12-3	Unimpleme	nted: Read as '	0'					
bit 2	INT2EP: Ext	ternal Interrupt 2	2 Edge Detec	t Polarity Selec	t bit			
		 1 = Interrupt on negative edge 0 = Interrupt on positive edge 						
bit 1	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit							
		on negative edg						
bit 0	INTOEP: Ext	ternal Interrupt C	Edge Detec	t Polarity Selec	t bit			
		on negative edg						

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 7-5:	INTCON3: INTERRUPT CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	_	—	—	—	—	_		
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
—	—	DAE	DOOVR	—	—	—	—		
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'			
-n = Value a	It POR	'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown					
bit 15-6	Unimplemen	ted: Read as	' 0 '						
bit 5	DAE: DMA Address Error Soft Trap Status bit								
	1 = DMA address error soft trap has occurred								
	0 = DMA add	ress error soft	trap has not o	ccurred					
bit 4	DOOVR: DO	DOOVR: DO Stack Overflow Soft Trap Status bit							
	1 = D0 stack overflow soft trap has occurred								

I = D0	Stack Overnow	3011 11 ap 11 a3	occurred
0 = DO	stack overflow	soft trap has	not occurred

bit 3-0	Unimplemented: Read as '0'
---------	----------------------------

REGISTER 7-6: INTCON4: INTERRUPT CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15					•		bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—		—	—	—	SGHT
bit 7					•		bit 0
Legend:							

3			
R = Readable bit	= Readable bit W = Writable bit		read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 0

SGHT: Software Generated Hard Trap Status bit

1 = Software generated hard trap has occurred

0 = Software generated hard trap has not occurred

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
	—			ILR3	ILR2	ILR1	ILR0		
bit 15							bit 8		
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
VECNUM7	VECNUM6	VECNUM5	VECNUM4	VECNUM3	VECNUM2	VECNUM1	VECNUM0		
bit 7							bit C		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-12	Unimplemen	ted: Read as '	0'						
bit 11-8	ILR<3:0>: New CPU Interrupt Priority Level bits								
	1111 = CPU Interrupt Priority Level is 15								
	•								
	•								
	0001 = CPU Interrupt Priority Level is 1 0000 = CPU Interrupt Priority Level is 0								
bit 7-0	VECNUM<7:0>: Vector Number of Pending Interrupt bits								
	11111111 = 255, Reserved; do not use								
	•								
	•								
	00001000 = 8 00000111 = 7 00000110 = 8 00000101 = 8 00000100 = 7 00000011 = 3	9, IC1 – Input (8, INT0 – Exter 7, Reserved; d 6, Generic soft 5, DMAC error 4, Math error tr 3, Stack error t 2, Generic hard 1, Address erro	rnal Interrupt C o not use error trap trap rap d trap or trap)					

REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

8.0 DIRECT MEMORY ACCESS (DMA)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Direct Memory Access (DMA)" (DS70348) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The DMA Controller transfers data between Peripheral Data registers and Data Space SRAM


In addition, DMA can access the entire data memory space. The Data Memory Bus Arbiter is utilized when either the CPU or DMA attempts to access SRAM, resulting in potential DMA or CPU stalls.

The DMA Controller supports 4 independent channels. Each channel can be configured for transfers to or from selected peripherals. Some of the peripherals supported by the DMA Controller include:

- ECAN[™]
- Analog-to-Digital Converter (ADC)
- Serial Peripheral Interface (SPI)
- UART
- Input Capture
- Output Compare

Refer to Table 8-1 for a complete list of supported peripherals.

FIGURE 8-1: DMA CONTROLLER MODULE



In addition, DMA transfers can be triggered by timers as well as external interrupts. Each DMA channel is unidirectional. Two DMA channels must be allocated to read and write to a peripheral. If more than one channel receives a request to transfer data, a simple fixed priority scheme based on channel number, dictates which channel completes the transfer and which channel, or channels, are left pending. Each DMA channel moves a block of data, after which, it generates an interrupt to the CPU to indicate that the block is available for processing.

The DMA Controller provides these functional capabilities:


- Four DMA channels
- Register Indirect with Post-Increment Addressing mode
- Register Indirect without Post-Increment Addressing mode

- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full block transfer complete
- · Byte or word transfers
- · Fixed priority channel arbitration
- Manual (software) or automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat Block Transfer modes
- Ping-Pong mode (automatic switch between two SRAM start addresses after each block transfer is complete)
- DMA request for each channel can be selected from any supported interrupt source
- Debug support features

The peripherals that can utilize DMA are listed in Table 8-1.

Peripheral to DMA Association	DMAxREQ Register IRQSEL<7:0> Bits	DMAxPAD Register (Values to Read from Peripheral)	DMAxPAD Register (Values to Write to Peripheral)	
INT0 – External Interrupt 0	00000000	—	_	
IC1 – Input Capture 1	0000001	0x0144 (IC1BUF)	—	
IC2 – Input Capture 2	00000101	0x014C (IC2BUF)	—	
IC3 – Input Capture 3	00100101	0x0154 (IC3BUF)	—	
IC4 – Input Capture 4	00100110	0x015C (IC4BUF)	—	
OC1 – Output Compare 1	0000010	_	0x0906 (OC1R) 0x0904 (OC1RS)	
OC2 – Output Compare 2	00000110	_	0x0910 (OC2R) 0x090E (OC2RS)	
OC3 – Output Compare 3	00011001	_	0x091A (OC3R) 0x0918 (OC3RS)	
OC4 – Output Compare 4	00011010	—	0x0924 (OC4R) 0x0922 (OC4RS)	
TMR2 – Timer2	00000111	_	_	
TMR3 – Timer3	00001000	_	_	
TMR4 – Timer4	00011011	—	—	
TMR5 – Timer5	00011100	—	—	
SPI1 Transfer Done	00001010	0x0248 (SPI1BUF)	0x0248 (SPI1BUF)	
SPI2 Transfer Done	00100001	0x0268 (SPI2BUF)	0x0268 (SPI2BUF)	
UART1RX – UART1 Receiver	00001011	0x0226 (U1RXREG)	—	
UART1TX – UART1 Transmitter	00001100		0x0224 (U1TXREG)	
UART2RX – UART2 Receiver	00011110	0x0236 (U2RXREG)		
UART2TX – UART2 Transmitter	00011111	—	0x0234 (U2TXREG)	
ECAN1 – RX Data Ready	00100010	0x0440 (C1RXD)	—	
ECAN1 – TX Data Request	01000110	_	0x0442 (C1TXD)	
ADC1 – ADC1 Convert Done	00001101	0x0300 (ADC1BUF0)	_	

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS



8.1 DMA Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

8.1.1 KEY RESOURCES

- Section 22. "Direct Memory Access (DMA)" (DS70348) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

8.2 DMAC Registers

Each DMAC Channel x (where x = 0 through 3) contains the following registers:

- 16-Bit DMA Channel Control register (DMAxCON)
- 16-Bit DMA Channel IRQ Select register (DMAxREQ)
- 32-Bit DMA RAM Primary Start Address register (DMAxSTA)
- 32-Bit DMA RAM Secondary Start Address register (DMAxSTB)
- 16-Bit DMA Peripheral Address register (DMAxPAD)
- 14-Bit DMA Transfer Count register (DMAxCNT)

Additional status registers (DMAPWC, DMARQC, DMAPPS, DMALCA and DSADR) are common to all DMAC channels. These status registers provide information on write and request collisions, as well as on last address and channel access information.

The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0			
CHEN	SIZE	DIR	HALF	NULLW						
bit 15							bit			
U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
0-0	0-0	AMODE1	AMODE0	0-0	0-0	MODE1	MODE0			
bit 7		AWODET	7 WIODE0			MODET	bit			
Logondi										
Legend: R = Readab	lo hit	M - Mritabla	hit.		nantad hit rad	ud aa '0'				
		W = Writable		-	nented bit, rea					
-n = Value a	IT POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	CHEN: DMA	Channel Enabl	e bit							
		1 = Channel is enabled 0 = Channel is disabled								
bit 14			ze hit							
	SIZE: DMA Data Transfer Size bit 1 = Byte									
	0 = Word									
bit 13	DIR: DMA Transfer Direction bit (source/destination bus select)									
	 1 = Reads from RAM address, writes to peripheral address 0 = Reads from peripheral address, writes to RAM address 									
bit 12		HALF: DMA Block Transfer Interrupt Select bit								
	 1 = Initiates interrupt when half of the data has been moved 0 = Initiates interrupt when all of the data has been moved 									
bit 11	NULLW: Null Data Peripheral Write Mode Select bit									
	1 = Null data	 1 = Null data write to peripheral in addition to RAM write (DIR bit must also be clear) 0 = Normal operation 								
bit 10-6	Unimplemented: Read as '0'									
bit 5-4	AMODE<1:0>: DMA Channel Addressing Mode Select bits									
	11 = Reserve 10 = Periphe 01 = Register		ressing mode ut Post-Increm	nent mode						
bit 3-2	Unimplemented: Read as '0'									
bit 1-0	MODE<1:0>: DMA Channel Operating Mode Select bits									
	 11 = One-Shot, Ping-Pong modes are enabled (one block transfer from/to each DMA buffer) 10 = Continuous, Ping-Pong modes are enabled 01 = One-Shot, Ping-Pong modes are disabled 00 = Continuous, Ping-Pong modes are disabled 									

REGISTER 8-1: DMAXCON: DMA CHANNEL X CONTROL REGISTER

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

R/S-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
FORCE ⁽¹⁾		_	_	_		_			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0		
bit 7							bit		
Legend:		S = Settable b	oit						
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15	FORCE: Ford	e DMA Transfe	er bit ⁽¹⁾						
	1 = Forces a single DMA transfer (Manual mode)								
	0 = Automatic DMA transfer initiation by DMA request								
bit 14-8	Unimplemen	ted: Read as '	כי						
bit 7-0	IRQSEL<7:0>: DMA Peripheral IRQ Number Select bits								
	01000110 = ECAN1 – TX Data Request ⁽²⁾								
	00100110 = IC4 – Input Capture 4								
	00100101 = IC3 - Input Capture 3								
	$00100010 = ECAN1 - RX Data Ready^{(2)}$								
	00100001 = SPI2 Transfer Done 00011111 = UART2TX – UART2 Transmitter								
	00011110 = UART2RX – UART2 Receiver								
	00011100 = TMR5 – Timer5								
	00011011 = TMR4 – Timer4								
	00011010 = OC4 – Output Compare 4								
	00011001 = OC3 – Output Compare 3								
	00001101 = ADC1 – ADC1 Convert done								
	00001100 = UART1TX – UART1 Transmitter								
	00001011 = UART1RX – UART1 Receiver 00001010 = SPI1 – Transfer Done								
	00001010 = SPT - Transfer Done00001000 = TMR3 - Timer3								
	00001000 = 1MRS = 1MRS = 000000111 = TMR2 - Timer2								
	00000110 = OC2 - Output Compare 2								
	00000101 = IC2 - Input Capture 2								
		OC1 – Output							
	00000001 = IC1 – Input Capture 1								
	0000000 = INT0 – External Interrupt 0								

REGISTER 8-2: DMAXREQ: DMA CHANNEL X IRQ SELECT REGISTER

- **Note 1:** The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).
 - 2: This selection is available in dsPIC33EPXXXGP/MC50X devices only.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 8-3: DMAXSTAH: DMA CHANNEL X START ADDRESS REGISTER A (HIGH)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA<	23:16>			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable b	it	U = Unimpler	mented bit, read	as '0'	

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 STA<23:16>: Primary Start Address bits (source or destination)

REGISTER 8-4: DMAXSTAL: DMA CHANNEL x START ADDRESS REGISTER A (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STA	A<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 STA<15:0>: Primary Start Address bits (source or destination)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15					•		bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STB<	23:16>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	

REGISTER 8-5: DMAXSTBH: DMA CHANNEL X START ADDRESS REGISTER B (HIGH)

bit 15-8 Unimplemented: Read as '0'

bit 7-0 STB<23:16>: Secondary Start Address bits (source or destination)

REGISTER 8-6: DMAXSTBL: DMA CHANNEL X START ADDRESS REGISTER B (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STB	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			STE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'				ad as '0'			
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is		x = Bit is unkı	nown				

bit 15-0 **STB<15:0>:** Secondary Start Address bits (source or destination)

REGISTER 8-7: DMAXPAD: DMA CHANNEL X PERIPHERAL ADDRESS REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PAD	<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PAD)<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown				

bit 15-0 PAD<15:0>: Peripheral Address Register bits

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-8: DMAXCNT: DMA CHANNEL X TRANSFER COUNT REGISTER⁽¹⁾

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		CNT<13:8> ⁽²⁾						
						bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		CNT<	<7:0> ⁽²⁾					
						bit 0		
it	W = Writable bi	it	U = Unimplemented bit, read as '0'					
OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
		R/W-0 R/W-0	R/W-0 R/W-0 R/W-0 CNT<		CNT<13:8> ⁽²⁾ R/W-0 R/W-0 R/W-0 R/W-0 CNT<7:0> ⁽²⁾ U = Unimplemented bit, real	— CNT<13:8> ⁽²⁾ R/W-0 R/W-0 R/W-0 CNT<7:0> ⁽²⁾ R/W-0 it W = Writable bit U = Unimplemented bit, read as '0'		

bit 15-14 Unimplemented: Read as '0'

bit 13-0 CNT<13:0>: DMA Transfer Count Register bits⁽²⁾

Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

2: The number of DMA transfers = CNT<13:0> + 1.

REGISTER 8-9: DSADRH: DMA MOST RECENT RAM HIGH ADDRESS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	-	—	
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			DSADR	<23:16>				
bit 7							bit 0	
Legend:								
R = Readable b	it	W = Writable bi	U = Unimplemented bit, read as '0'					

R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8 Unimplemented: Read as '0'

bit 7-0 DSADR<23:16>: Most Recent DMA Address Accessed by DMA bits

REGISTER 8-10: DSADRL: DMA MOST RECENT RAM LOW ADDRESS REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSAD	DR<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			DSA	DR<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at PC	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-0 DSADR<15:0>: Most Recent DMA Address Accessed by DMA bits

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0	
		<u> </u>	_	PWCOL3	PWCOL2	PWCOL1	PWCOL0	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-4	Unimplemen	ted: Read as '	0'					
bit 3	PWCOL3: DI	MA Channel 3 F	Peripheral Wi	rite Collision Fla	ag bit			
		lision is detecte						
		collision is dete						
bit 2			•	rite Collision Fla	ag bit			
		lision is detecte collision is dete						
bit 1				rito Collision Els	a hit			
DILI		PWCOL1: DMA Channel 1 Peripheral Write Collision Flag bit 1 = Write collision is detected						
		collision is dete						
bit 0	PWCOL0: DI	PWCOL0: DMA Channel 0 Peripheral Write Collision Flag bit						
		lision is detecte	•	-	č			
	0 = No write	collision is dete	ected					

REGISTER 8-11: DMAPWC: DMA PERIPHERAL WRITE COLLISION STATUS REGISTER

	12. 2007.00						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—		—	—	RQCOL3	RQCOL2	RQCOL1	RQCOL0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-4	Unimplemen	ted: Read as '	כ'				
bit 3	RQCOL3: DN	/IA Channel 3 T	ransfer Requ	est Collision F	ag bit		
		e and interrupt est collision is d		st collision is d	etected		
h # 0	•			est Callisian Fl	aa hit		
bit 2		/IA Channel 2 T ce and interrupt	•		0		
		e and interrupt est collision is d			elecieu		
bit 1	RQCOL1: DMA Channel 1 Transfer Request Collision Flag bit						
	1 = User for	e and interrupt	-based reque	st collision is d	etected		
	0 = No reque	est collision is d	etected				
bit 0	RQCOLO: DN	/IA Channel 0 T	ransfer Requ	est Collision F	lag bit		
	1 = User force	e and interrupt	-based reque	st collision is d	etected		

REGISTER 8-12: DMARQC: DMA REQUEST COLLISION STATUS REGISTER

0 = No request collision is detected

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
-	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R-1	R-1	R-1	R-1
_	_	_	_		LSTC	H<3:0>	
bit 7							bit 0
Legend:							
R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$					1 as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-4	Unimplemen	ted: Read as '	0'				
bit 3-0	LSTCH<3:0>	: Last DMAC C	hannel Active	e Status bits			
	1111 = No DI 1110 = Rese	MA transfer has rved	s occurred sir	nce system Res	set		
	•						
	•						
	•						
		rved data transfer wa data transfer wa					
		data transfer wa					

REGISTER 8-13: DMALCA: DMA LAST CHANNEL ACTIVE STATUS REGISTER

0001 = Last data transfer was handled by Channel 0 0000 = Last data transfer was handled by Channel 0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_				_	—		—
bit 15							bit 8
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
—	—	—	_	PPST3	PPST2	PPST1	PPST0
bit 7							bit 0

REGISTER 8-14: DMAPPS: DMA PING-PONG STATUS REGISTER

Legend:								
R = Readat	ole bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15-4	Unimplo	mented: Read as '0'						
bit 3	•	PST3: DMA Channel 3 Ping-Pong Mode Status Flag bit						
bit 5	1 = DMA	ASTB3 register is selected ASTA3 register is selected	vioue Status Flag bit					
bit 2	PPST2: 1 = DMA 0 = DMA	Mode Status Flag bit						
bit 1	PPST1:	PPST1: DMA Channel 1 Ping-Pong Mode Status Flag bit						
		CTD1 register is calested						

- 1 = DMASTB1 register is selected0 = DMASTA1 register is selected
- bit 0 PPST0: DMA Channel 0 Ping-Pong Mode Status Flag bit
 - 1 = DMASTB0 register is selected
 - 0 = DMASTA0 register is selected

NOTES:

9.0 OSCILLATOR CONFIGURATION


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Oscillator" (DS70580) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X oscillator system provides:

- On-chip Phase-Locked Loop (PLL) to boost internal operating frequency on select internal and external oscillator sources
- On-the-fly clock switching between various clock sources
- · Doze mode for system power savings
- Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- Configuration bits for clock source selection

A simplified diagram of the oscillator system is shown in Figure 9-1.

FIGURE 9-1: OSCILLATOR SYSTEM DIAGRAM



2: The term, FP, refers to the clock source for all peripherals, while FCY refers to the clock source for the CPU. Throughout this document, FCY and FP are used interchangeably, except in the case of Doze mode. FP and FCY will be different when Doze mode is used with a doze ratio of 1:2 or lower.

9.1 CPU Clocking System

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X family of devices provides six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase Locked Loop (PLL)
- FRC Oscillator with Postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- · Low-Power RC (LPRC) Oscillator

Instruction execution speed or device operating frequency, FCY, is given by Equation 9-1.


EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = Fosc/2

Figure 9-2 is a block diagram of the PLL module.

Equation 9-2 provides the relationship between input frequency (FIN) and output frequency (FPLLO). In clock modes S1 and S3, when the PLL output is selected, FOSC = FPLLO.

Equation 9-3 provides the relationship between input frequency (FIN) and VCO frequency (FVCO).



EQUATION 9-2: FPLLO CALCULATION

$$FPLLO = FIN \times \left(\frac{M}{N1 \times N2}\right) = FIN \times \left(\frac{(PLLDIV + 2)}{(PLLPRE + 2) \times 2(PLLPOST + 1)}\right)$$

Where:

N1 = PLLPRE + 2 $N2 = 2 \times (PLLPOST + 1)$

M = PLLDIV + 2

EQUATION 9-3: Fvco CALCULATION

$$Fvco = FIN \times \left(\frac{M}{N1}\right) = FIN \times \left(\frac{(PLLDIV+2)}{(PLLPRE+2)}\right)$$

DS70000657H-page 154

© 2011-2013 Microchip Technology Inc.

TABLE J-1. CONTIGURATION BIT VALU				
Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Notes
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator (FRC) with Divide-by-N and PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1
	•			

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

9.2 Oscillator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

9.2.1 KEY RESOURCES

- "Oscillator" (DS70580) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- · Development Tools

9.3 Oscillator Control Registers

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾

U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
_	COSC2	COSC1	COSC0	—	NOSC2 ⁽²⁾	NOSC1 ⁽²⁾	NOSC0 ⁽²⁾
bit 15							bit 8
R/W-0	R/W-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0
CLKLOC	K IOLOCK	LOCK	—	CF ⁽³⁾	_	_	OSWEN
bit 7		•					bit (
Legend:		y = Value set	from Configur	ation bits on F	POR		
R = Reada	able bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimplomon	tod: Dood oo '	0'				
bit 14-12	-	ted: Read as '		hite (read any	0		
511 14-12		Current Oscill			()		
		C Oscillator (F C Oscillator (F					
		ower RC Oscill					
	100 = Reserv						
	011 = Primar	y Oscillator (X	Г, HS, EC) witl	h PLL			
		y Oscillator (X					
		C Oscillator (F C Oscillator (F		le-by-N and Pl	L (FRCPLL)		
bit 11		ted: Read as					
bit 10-8	NOSC<2:0>:	New Oscillato	r Selection bits	_S (2)			
	111 = Fast R	C Oscillator (F	RC) with Divid	le-by-n			
		C Oscillator (F		le-by-16			
		ower RC Oscil	ator (LPRC)				
	100 = Reserv	/ed y Oscillator (X					
		y Oscillator (X		IPLL			
		C Oscillator (F		le-bv-N and Pl	L (FRCPLL)		
		C Oscillator (F			(
bit 7		Clock Lock Ena					
				configurations	are locked; if (F	CKSM0 = 0), t	hen clock and
		igurations may d PLL selectio		ked, configurat	ions may be mo	dified	
bit 6	IOLOCK: I/O	Lock Enable b	it				
	1 = I/O lock is						
	0 = I/O lock is						
bit 5	LOCK: PLL L	ock Status bit	(read-only)				
		that PLL is in that PLL is ou		•	satisfied progress or PLL	is disabled	
Note 1:	Writes to this regis PIC24 Family Refe						ˈdsPIC33/
2:	Direct clock switch This applies to cloo mode as a transitio	es between an ck switches in	y primary osci either directior	llator mode with n. In these inst	th PLL and FRC ances, the appli	PLL mode are	
0	This bit should only					I have the sam	a offect on a

3: This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and trigger an oscillator failure trap.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER⁽¹⁾ (CONTINUED)

- bit 4 Unimplemented: Read as '0'
- bit 3 **CF:** Clock Fail Detect bit⁽³⁾
 - 1 = FSCM has detected clock failure
 - 0 = FSCM has not detected clock failure
- bit 2-1 Unimplemented: Read as '0'
- bit 0 OSWEN: Oscillator Switch Enable bit
 - 1 = Requests oscillator switch to selection specified by the NOSC<2:0> bits
 - 0 = Oscillator switch is complete
- **Note 1:** Writes to this register require an unlock sequence. Refer to **"Oscillator"** (DS70580) in the *"dsPIC33/ PIC24 Family Reference Manual"* (available from the Microchip web site) for details.
 - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transitional clock source between the two PLL modes.
 - **3:** This bit should only be cleared in software. Setting the bit in software (= 1) will have the same effect as an actual oscillator failure and trigger an oscillator failure trap.

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
ROI	DOZE2 ⁽¹⁾	DOZE1 ⁽¹⁾	DOZE0 ⁽¹⁾	DOZEN ^(2,3)	FRCDIV2	FRCDIV1	FRCDIV0
bit 15	· ·	· · · · · · · · · · · · · · · · · · ·				•	bit 8
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLPOST1	PLLPOST0	—	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0
bit 7							bit C
Legend:	- 1-14		L :4	II II.			
R = Readabl		W = Writable		-	nented bit, read		
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	IOWN
bit 15	ROI: Recover	on Interrupt bi	it				
		will clear the l					
		s have no effec		EN bit			
bit 14-12	DOZE<2:0>:	Processor Clo	ck Reduction S	Select bits ⁽¹⁾			
	111 = FCY div						
	110 = FCY div 101 = FCY div						
	101 = FCY div 100 = FCY div						
		vided by 8 (defa	ault)				
	010 = Fcy div						
	001 = FCY div 000 = FCY div						
bit 11		e Mode Enable	. _{hit} (2,3)				
				tween the peri	oheral clocks a	nd the process	or clocks
				atio is forced to		•	
bit 10-8	FRCDIV<2:0>	Internal Fast	RC Oscillator	Postscaler bit	5		
	111 = FRC di						
	110 = FRC di 101 = FRC di						
	100 = FRC di						
	011 = FRC d i						
	010 = FRC di	•					
	001 = FRC di	vided by 2 vided by 1 (def	fault)				
bit 7-6		• •		Select hits (al	so denoted as '	'N2', PLL posts	caler)
	11 = Output d					112,1 EE poolo	ouldi)
	10 = Reserve	,					
		livided by 4 (de	efault)				
6.4 <i>F</i>	00 = Output d	-	o'				
bit 5	Unimplemen	ted: Read as '	U				
	ne DOZE<2:0> bi OZE<2:0> are igi	•	written to whe	en the DOZEN	bit is clear. If D	OZEN = 1, any	writes to
2: TI	his bit is cleared v	when the ROI I	oit is set and a	in interrupt occ	urs.		

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER

3: The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER (CONTINUED)

- **Note 1:** The DOZE<2:0> bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE<2:0> are ignored.
 - $\label{eq:constraint} \textbf{2:} \quad \text{This bit is cleared when the ROI bit is set and an interrupt occurs.}$
 - **3:** The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	—	—		—	—	—	PLLDIV8
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
PLLDIV7	PLLDIV6	PLLDIV5	PLLDIV4	PLLDIV3	PLLDIV2	PLLDIV1	PLLDIV0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		
bit 15-9	Unimplemen	ted: Read as '	0'				
bit 8-0	PLLDIV<8:0>	: PLL Feedba	ck Divisor bits	(also denoted	as 'M', PLL mul	tiplier)	
	111111111 =	= 513					
	•						
	•						
	•						
	000110000 =	= 50 (default)					
	•						
	000000010 = 000000001 = 000000000 =	= 3					

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0
Logondi							

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **TUN<5:0>:** FRC Oscillator Tuning bits 011111 = Maximum frequency deviation of 1.453% (7.477 MHz) 011110 = Center frequency + 1.406% (7.474 MHz) •••• 000001 = Center frequency + 0.047% (7.373 MHz) 000000 = Center frequency (7.37 MHz nominal) 111111 = Center frequency - 0.047% (7.367 MHz) ••• 100001 = Center frequency - 1.453% (7.263 MHz) 100000 = Minimum frequency deviation of -1.5% (7.259 MHz)

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROON	_	ROSSLP	ROSEL	RODIV3 ⁽¹⁾	RODIV2 ⁽¹⁾	RODIV1 ⁽¹⁾	RODIV0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 7							bit
Logondu							
Legend:	- h:+		L:4		nonted bit mean		
R = Readable		W = Writable		•	nented bit, read		
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN
bit 15	ROON: Refe	rence Oscillato	r Output Enat	ole bit			
		e oscillator out			₋K pin ⁽²⁾		
		e oscillator out		t			
bit 14	Unimplemen	nted: Read as '	0'				
bit 13 ROSSLP: Reference Oscillator Run in Sleep bit							
		e oscillator out					
		e oscillator out		•			
bit 12		erence Oscillato					
		r crystal is used					
L:1 4 4 0	•	lock is used as					
bit 11-8		: Reference Os					
		rence clock divi rence clock divi					
		rence clock divi		T			
		rence clock divi					
		rence clock divi	•				
		rence clock divi	•				
		rence clock divi					
		rence clock divi rence clock divi					
		rence clock divi	•				
		rence clock divi	2				
	0100 = Refei	rence clock divi	ded by 16				
		rence clock divi	•				
		rence clock divi	,				
	0001 = Refei 0000 = Refei	rence clock divi	ued by 2				
bit 7.0			o'				
bit 7-0	Unimplemen	nted: Read as '	U				

REGISTER 9-5: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
 - 2: This pin is remappable. See Section 11.4 "Peripheral Pin Select (PPS)" for more information.

10.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of peripherals being clocked constitutes lower consumed power.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices can manage power consumption in four ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software-Controlled Doze mode
- · Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put	the	device	into	Sleep mode	
PWRSAV	#IDLE_MODE	;	Put	the	device	into	Idle mode	

10.1 Clock Frequency and Clock Switching

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or highprecision oscillators by simply changing the NOSCx bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

10.2.1 SLEEP MODE

The following occurs in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.

The device wakes up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- · Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

For optimal power savings, the internal regulator and the Flash regulator can be configured to go into Standby when Sleep mode is entered by clearing the VREGS (RCON<8>) and VREGSF (RCON<11>) bits (default configuration).

If the application requires a faster wake-up time, and can accept higher current requirements, the VREGS (RCON<8>) and VREGSF (RCON<11>) bits can be set to keep the internal regulator and the Flash regulator active during Sleep mode.

10.2.2 IDLE MODE

The following occurs in Idle mode:

- The CPU stops executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.

The device wakes from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction or the first instruction in the Interrupt Service Routine (ISR).

All peripherals also have the option to discontinue operation when Idle mode is entered to allow for increased power savings. This option is selectable in the control register of each peripheral; for example, the TSIDL bit in the Timer1 Control register (T1CON<13>).

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

10.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the powersaving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the ECAN[™] module has been configured for 500 kbps, based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the ECAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

10.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC[®] DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note:	If a PMD bit is set, the corresponding
	module is disabled after a delay of one
	instruction cycle. Similarly, if a PMD bit is
	cleared, the corresponding module is
	enabled after a delay of one instruction
	cycle (assuming the module control regis-
	ters are already configured to enable
	module operation).

10.5 Power-Saving Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.



10.5.1 KEY RESOURCES

- "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
T5MD	T4MD	T3MD	T2MD	T1MD	QEI1MD ⁽¹⁾	PWMMD ⁽¹⁾	
bit 15							bit a
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	C1MD ⁽²⁾	AD1MD
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15	1 = Timer5 m	5 Module Disal odule is disable odule is enable	ed				
bit 14	1 = Timer4 m	4 Module Disal odule is disable odule is enable	ed				
bit 13	1 = Timer3 m	3 Module Disal odule is disable odule is enable	ed				
bit 12	1 = Timer2 m	2 Module Disal odule is disable odule is enable	ed				
bit 11	1 = Timer1 m	1 Module Disal odule is disable odule is enable	ed				
bit 10	1 = QEI1 mod	1 Module Disa lule is disabled lule is enabled					
bit 9	1 = PWM mod	/M Module Disa dule is disabled dule is enabled	1				
bit 8	Unimplemen	ted: Read as '	כי				
bit 7	1 = I2C1 mod	1 Module Disat ule is disabled ule is enabled	ble bit				
bit 6	1 = UART2 m	2 Module Disa odule is disabl odule is enable	ed				
bit 5	1 = UART1 m	1 Module Disa odule is disabl odule is enable	ed				
bit 4	1 = SPI2 mod	2 Module Disal ule is disabled ule is enabled	ole bit				

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1

Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This bit is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1 (CONTINUED)

- bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled
 - 0 = SPI1 module is enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 C1MD: ECAN1 Module Disable bit⁽²⁾ 1 = ECAN1 module is disabled 0 = ECAN1 module is enabled
- bit 0 AD1MD: ADC1 Module Disable bit 1 = ADC1 module is disabled 0 = ADC1 module is enabled
- Note 1: This bit is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.
 - 2: This bit is available on dsPIC33EPXXXGP50X and dsPIC33EPXXXMC50X devices only.

REGISTER	<u>R 10-2: PMD</u> 2	2: PERIPHER	AL MODULE	DISABLE C	ONTROL RE	GISTER 2	
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_		_		IC4MD	IC3MD	IC2MD	IC1MD
bit 15							bit
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
				OC4MD	OC3MD	OC2MD	OC1MD
bit 7							bit
Legend:	1.1.1						
R = Readab		W = Writable b	Dit	•	nented bit, rea		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-12	Unimplemen	ted: Read as '0	,				
bit 11	-	t Capture 4 Mod					
	•	oture 4 module is					
	0 = Input Cap	oture 4 module is	s enabled				
bit 10	IC3MD: Input	t Capture 3 Mod	ule Disable bit				
		oture 3 module is					
		oture 3 module is					
bit 9		t Capture 2 Mod					
		oture 2 module is oture 2 module is					
bit 8	IC1MD: Input	t Capture 1 Mod	ule Disable bit				
	1 = Input Cap	oture 1 module is oture 1 module is	s disabled				
bit 7-4		ted: Read as '0					
bit 3	OC4MD: Out	put Compare 4	Module Disable	e bit			
		ompare 4 modul					
	-	ompare 4 modu					
bit 2		put Compare 3		e bit			
	•	ompare 3 modul					
L:1 4	-	ompare 3 modul		. h.:4			
bit 1		put Compare 2					
	$\perp - Output Out$	ompare 2 modu					
	0 = Output Co	ompare 2 modul	le is enabled				
bit 0		ompare 2 modul put Compare 1		e bit			
bit 0	OC1MD: Out	ompare 2 modul put Compare 1 l ompare 1 modul	Module Disable	e bit			

~

	CEGISTER 10-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3									
U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0			
—	_	—	—	—	CMPMD	—	—			
bit 15							bit 8			
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0			
CRCMD	—	—	_	—	—	I2C2MD	—			
bit 7							bit C			
Legend:										
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			

REGISTER 10-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3

bit 10	CMPMD: Comparator Module Disable bit
	1 = Comparator module is disabled
	0 = Comparator module is enabled
bit 9-8	Unimplemented: Read as '0'
bit 7	CRCMD: CRC Module Disable bit
	1 = CRC module is disabled
	0 = CRC module is enabled
bit 6-2	Unimplemented: Read as '0'
bit 1	I2C2MD: I2C2 Module Disable bit
	1 = I2C2 module is disabled
	0 = I2C2 module is enabled
bit 0	Unimplemented: Read as '0'

REGISTER 10-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4

	-						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—			—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0
—	—	—	—	REFOMD	CTMUMD	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	REFOMD: Reference Clock Module Disable bit
	 1 = Reference clock module is disabled
	0 = Reference clock module is enabled
bit 2	CTMUMD: CTMU Module Disable bit
	1 = CTMU module is disabled
	0 = CTMU module is enabled
bit 1-0	Unimplemented: Read as '0'

 $\ensuremath{\textcircled{}^\circ}$ 2011-2013 Microchip Technology Inc.

REGISTER	REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6								
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
—	—	—	—	—	PWM3MD ⁽¹⁾	PWM2MD ⁽¹⁾	PWM1MD ⁽¹⁾		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	_	—		—	—	—	—		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable b		bit	U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-11	Unimplement	ed: Read as '	כ'						
bit 10	PWM3MD: PV	VM3 Module D	isable bit ⁽¹⁾						
	1 = PWM3 mc	dule is disable	ed						
		odule is enable	-						
bit 9	PWM2MD: PV	VM2 Module D	isable bit ⁽¹⁾						
1 = PWM2 module is disabled									
	0 = PWM2 mc	odule is enable	d						
bit 8	PWM1MD: PV	VM1 Module D)isable bit ⁽¹⁾						
		odule is disable							
	0 = PWM1 mc	odule is enable	d						
bit 7-0	Unimplement	ted: Read as '	o'						

REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

Note 1: This bit is available on dsPIC33EPXXXMC50X/20X and PIC24EPXXXMC20X devices only.

		U-0 — U-0	U-0 — R/W-0 DMA0MD ⁽¹⁾ DMA1MD ⁽¹⁾ DMA2MD ⁽¹⁾ DMA3MD ⁽¹⁾	U-0 — R/W-0 PTGMD	U-0 — U-0	U-0 — U-0	U-0 — bit 8 — U-0		
U-0 — bit 7 Legend: R = Readable b		_	DMA0MD ⁽¹⁾ DMA1MD ⁽¹⁾ DMA2MD ⁽¹⁾		U-0	U-0	U-0		
U-0 — bit 7 Legend: R = Readable b		_	DMA0MD ⁽¹⁾ DMA1MD ⁽¹⁾ DMA2MD ⁽¹⁾		U-0	U-0			
bit 7 Legend: R = Readable b		_	DMA0MD ⁽¹⁾ DMA1MD ⁽¹⁾ DMA2MD ⁽¹⁾		U-0	U-0	U-0		
L egend: R = Readable b		_	DMA1MD ⁽¹⁾ DMA2MD ⁽¹⁾	PTGMD	_	_	_		
L egend: R = Readable b		_	DMA2MD ⁽¹⁾	PTGMD	—	_	_		
L egend: R = Readable b				PIGMD	_	_			
L egend: R = Readable b			DMA3MD ⁽¹⁾						
L egend: R = Readable b									
R = Readable b							bit 0		
R = Readable b									
		R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'							
n = value at PC	UK	-n = Value at POR (1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				
	15-5 Unimplemented: Read as '0'								
	DMA0MD: DMA0 Module Disable bit ⁽¹⁾								
		dule is disable							
		dule is enabled							
		/A1 Module Di							
		dule is disable dule is enable							
		/A2 Module Di							
		dule is disable							
		dule is enabled							
Γ	DMA3MD: DN	/IA3 Module Di	sable bit ⁽¹⁾						
		dule is disable							
		dule is enabled							
		Module Disab	le bit						
	1 = PTG modi 0 = PTG modi	ule is disabled							
		ted: Read as '	ר,						
	emplement								

REGISTER 10-6: PMD7: PERIPHERAL MODULE DISABLE CONTROL REGISTER 7

NOTES:

11.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "I/O Ports" (DS70598) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Many of the device pins are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

Generally, a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through," in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have eight registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Latch register (LATx) read the latch. Writes to the Latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs other than VDD by using external pull-up resistors. The maximum open-drain voltage allowed on any pin is the same as the maximum VIH specification for that particular pin.

See the **"Pin Diagrams"** section for the available 5V tolerant pins and Table 30-11 for the maximum VIH specification for each pin.

11.2 Configuring Analog and Digital Port Pins

The ANSELx register controls the operation of the analog port pins. The port pins that are to function as analog inputs or outputs must have their corresponding ANSELx and TRISx bits set. In order to use port pins for I/O functionality with digital modules, such as Timers, UARTs, etc., the corresponding ANSELx bit must be cleared.

The ANSELx register has a default value of 0xFFFF; therefore, all pins that share analog functions are analog (not digital) by default.

Pins with analog functions affected by the ANSELx registers are listed with a buffer type of analog in the Pinout I/O Descriptions (see Table 1-1).

If the TRISx bit is cleared (output) while the ANSELx bit is set, the digital output level (VOH or VOL) is converted by an analog peripheral, such as the ADC module or comparator module.

When the PORTx register is read, all pins configured as analog input channels are read as cleared (a low level).

Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

11.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be a NOP, as shown in Example 11-1.

11.3 Input Change Notification (ICN)

The Input Change Notification function of the I/O ports allows devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature can detect input Change-of-States even in Sleep mode, when the clocks are disabled. Every I/O port pin can be selected (enabled) for generating an interrupt request on a Change-of-State.

Three control registers are associated with the Change Notification (CN) functionality of each I/O port. The CNENx registers contain the CN interrupt enable control bits for each of the input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each I/O pin also has a weak pull-up and a weak pull-down connected to it. The pull-ups and pulldowns act as a current source or sink source connected to the pin and eliminate the need for external resistors when push button, or keypad devices are connected. The pull-ups and pull-downs are enabled separately, using the CNPUx and the CNPDx registers, which contain the control bits for each of the pins. Setting any of the control bits enables the weak pull-ups and/or pull-downs for the corresponding pins.

Note:	Pull-ups and pull-downs on Change Noti-
	fication pins should always be disabled
	when the port pin is configured as a digital
	output.

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, WO	; Configure PORTB<15:8>
		; as inputs
MOV	W0, TRISB	; and PORTB<7:0>
		; as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

11.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code, or a complete redesign, may be the only option.

Peripheral Pin Select configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

11.4.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the label, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

11.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital-only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer-related peripherals (input capture and output compare) and interrupt-on-change inputs. In comparison, some digital-only peripheral modules are never included in the Peripheral Pin Select feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I^2C^{TM} and the PWM. A similar requirement excludes all modules with analog inputs, such as the ADC Converter.

A key difference between remappable and nonremappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

11.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of SFRs: one to map peripheral inputs and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.


The association of a peripheral to a peripheralselectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.4.4 INPUT MAPPING

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-17). Each register contains sets of 7-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 7-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selections supported by the device.

For example, Figure 11-2 illustrates remappable pin selection for the U1RX input.

FIGURE 11-2: REMAPPABLE INPUT FOR U1RX



11.4.4.1 Virtual Connections

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices support virtual (internal) connections to the output of the op amp/ comparator module (see Figure 25-1 in Section 25.0 "Op Amp/Comparator Module"), and the PTG module (see Section 24.0 "Peripheral Trigger Generator (PTG) Module").

In addition, dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices support virtual connections to the filtered QEI module inputs: FINDX1, FHOME1, FINDX2 and FHOME2 (see Figure 17-1 in Section 17.0 "Quadrature Encoder Interface (QEI) Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)".

Virtual connections provide a simple way of interperipheral connection without utilizing a physical pin. For example, by setting the FLT1R<6:0> bits of the RPINR12 register to the value of `b0000001, the output of the analog comparator, C1OUT, will be connected to the PWM Fault 1 input, which allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

Virtual connection to the QEI module allows peripherals to be connected to the QEI digital filter input. To utilize this filter, the QEI module must be enabled and its inputs must be connected to a physical RPn pin. Example 11-2 illustrates how the input capture module can be connected to the QEI digital filter.

EXAMPLE 11-2: CONNECTING IC1 TO THE HOME1 QEI1 DIGITAL FILTER INPUT ON PIN 43 OF THE dsPIC33EPXXXMC206 DEVICE

RPINR15 = 0x2500;	/* Connect the QEI1 HOME1 input to RP37 (pin 43) */
RPINR7 = 0x009;	/* Connect the IC1 input to the digital filter on the FHOME1 input */
QEI1IOC = 0x4000;	/* Enable the QEI digital filter */
QEI1CON = 0x8000;	/* Enable the QEI module */

Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<6:0>
External Interrupt 2	INT2	RPINR1	INT2R<6:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<6:0>
Input Capture 1	IC1	RPINR7	IC1R<6:0>
Input Capture 2	IC2	RPINR7	IC2R<6:0>
Input Capture 3	IC3	RPINR8	IC3R<6:0>
Input Capture 4	IC4	RPINR8	IC4R<6:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<6:0>
PWM Fault 1 ⁽³⁾	FLT1	RPINR12	FLT1R<6:0>
PWM Fault 2 ⁽³⁾	FLT2	RPINR12	FLT2R<6:0>
QEI1 Phase A ⁽³⁾	QEA1	RPINR14	QEA1R<6:0>
QEI1 Phase B ⁽³⁾	QEB1	RPINR14	QEB1R<6:0>
QEI1 Index ⁽³⁾	INDX1	RPINR15	INDX1R<6:0>
QEI1 Home ⁽³⁾	HOME1	RPINR15	HOM1R<6:0>
UART1 Receive	U1RX	RPINR18	U1RXR<6:0>
UART2 Receive	U2RX	RPINR19	U2RXR<6:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<6:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<6:0>
SPI2 Slave Select	SS2	RPINR23	SS2R<6:0>
CAN1 Receive ⁽²⁾	C1RX	RPINR26	C1RXR<6:0>
PWM Sync Input 1 ⁽³⁾	SYNCI1	RPINR37	SYNCI1R<6:0>
PWM Dead-Time Compensation 1 ⁽³⁾	DTCMP1	RPINR38	DTCMP1R<6:0>
PWM Dead-Time Compensation 2 ⁽³⁾	DTCMP2	RPINR39	DTCMP2R<6:0>
PWM Dead-Time Compensation 3 ⁽³⁾	DTCMP3	RPINR39	DTCMP3R<6:0>

TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

2: This input source is available on dsPIC33EPXXXGP/MC50X devices only.

3: This input source is available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment	Selec	eral Pin t Input er Value	Input/ Output	Pin Assignment
000 0000	I	Vss	010	1101	I	RPI45
000 0001	I	C10UT ⁽¹⁾	010	1110	I	RPI46
000 0010	I	C2OUT ⁽¹⁾	010	1111	I	RPI47
000 0011	I	C3OUT ⁽¹⁾	011	0000	—	_
000 0100	I	C4OUT ⁽¹⁾	011	0001	—	—
000 0101	—	_	011	0010	—	_
000 0110	I	PTGO30 ⁽¹⁾	011	0011	I	RPI51
000 0111	I	PTGO31 ⁽¹⁾	011	0100	I	RPI52
000 1000	I	FINDX1 ^(1,2)	011	0101	I	RPI53
000 1001	I	FHOME1 ^(1,2)	011	0110	I/O	RP54
000 1010	—	_	011	0111	I/O	RP55
000 1011	—	—	011	1000	I/O	RP56
000 1100	—	—	011	1001	I/O	RP57
000 1101	—	—	011	1010	I	RPI58
000 1110	—	—	011	1011	—	—
000 1111	—	—	011	1100	—	—
001 0000	—	_	011	1101	—	_
001 0001	—	_	011	1110	—	_
001 0010	—	—	011	1111	—	—
001 0011	—	—	100	0000	—	—
001 0100	I/O	RP20	100	0001	—	—
001 0101	—	—	100	0010	—	—
001 0110	—	—	100	0011	—	—
001 0111	—	—	100	0100	—	—
001 1000	I	RPI24	100	0101	—	—
001 1001	I	RPI25	100	0110	—	—
001 1010	—	—	100	0111	—	—
001 1011	I	RPI27	100	1000	—	—
001 1100	I	RPI28	100	1001	—	—
001 1101	—	_	100	1010	—	_
001 1110	—	_	100	1011	—	_
001 1111	—		100	1100	—	
010 0000	I	RPI32	100	1101	—	_
010 0001	I	RPI33	100	1110]	
010 0010	I	RPI34	100	1111	—	<u> </u>
010 0011	I/O	RP35	101	0000	—	_
010 0100	I/O	RP36	101	0001	—	_
010 0101	I/O	RP37	101	0010	—	—
010 0110	I/O	RP38	101	0011	—	—
010 0111	I/O	RP39	101	0100	—	—

TABLE 11-2: INPUT PIN SELECTION FOR SELECTABLE INPUT SOURCES

Legend: Shaded rows indicate PPS Input register values that are unimplemented.

Note 1: See Section 11.4.4.1 "Virtual Connections" for more information on selecting this pin assignment.

2: These inputs are available on dsPIC33EPXXXGP/MC50X devices only.

Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment		Peripheral Pin Select Input Register Value	Input/ Output	Pin Assignment
010 1000	I/O	RP40		101 0101		
010 1001	I/O	RP41		101 0110	—	—
010 1010	I/O	RP42		101 0111	—	—
010 1011	I/O	RP43		101 1000	—	—
010 1100		RPI44		101 1001	—	_
101 1010	_	—		110 1101	_	—
101 1011	_	—		110 1110	—	_
101 1100	_	—		110 1111	—	_
101 1101	_	—		111 0000	_	—
101 1110	I	RPI94		111 0001		_
101 1111		RPI95		111 0010	—	_
110 0000	I	RPI96		111 0011	_	—
110 0001	I/O	RP97		111 0100		_
110 0010	—	_		111 0101	—	_
110 0011	_	—		111 0110	I/O	RP118
110 0100	—	_		111 0111	I	RPI119
110 0101	—	—		111 1000	I/O	RP120
110 0110	—	_		111 1001	I	RPI121
110 0111		_		111 1010		_
110 1000	_	—		111 1011	—	—
110 1001	—	—		111 1100	—	_
110 1010	_	—		111 1101	—	_
110 1011	—	_		111 1110		
110 1100	_	—		111 1111	—	_

TABLE 11-2: INPUT PIN SELECTION FOR SELECTABLE INPUT SOURCES (CONTINUED)

Legend: Shaded rows indicate PPS Input register values that are unimplemented.

Note 1: See Section 11.4.4.1 "Virtual Connections" for more information on selecting this pin assignment.


2: These inputs are available on dsPIC33EPXXXGP/MC50X devices only.

11.4.4.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 11-18 through Register 11-27). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 11-3 and Figure 11-3).

A null output is associated with the output register Reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 11-3: MULTIPLEXING REMAPPABLE OUTPUT FOR RPn



11.4.4.3 Mapping Limitations

The control schema of the peripheral select pins is not limited to a small range of fixed peripheral configurations. There are no mutual or hardware-enforced lockouts between any of the peripheral mapping SFRs. Literally any combination of peripheral mappings across any or all of the RPn pins is possible. This includes both many-toone and one-to-many mappings of peripheral inputs and outputs to pins. While such mappings may be technically possible from a configuration point of view, they may not be supportable from an electrical point of view.

TABLE 11-3: OUTPUT SELECTION FOR REMAPPABLE PINS (RPn)

Function	RPxR<5:0>	Output Name
Default PORT	000000	RPn tied to Default Pin
U1TX	000001	RPn tied to UART1 Transmit
U2TX	000011	RPn tied to UART2 Transmit
SDO2	001000	RPn tied to SPI2 Data Output
SCK2	001001	RPn tied to SPI2 Clock Output
SS2	001010	RPn tied to SPI2 Slave Select
C1TX ⁽²⁾	001110	RPn tied to CAN1 Transmit
OC1	010000	RPn tied to Output Compare 1 Output
OC2	010001	RPn tied to Output Compare 2 Output
OC3	010010	RPn tied to Output Compare 3 Output
OC4	010011	RPn tied to Output Compare 4 Output
C1OUT	011000	RPn tied to Comparator Output 1
C2OUT	011001	RPn tied to Comparator Output 2
C3OUT	011010	RPn tied to Comparator Output 3
SYNCO1 ⁽¹⁾	101101	RPn tied to PWM Primary Time Base Sync Output
QEI1CCMP ⁽¹⁾	101111	RPn tied to QEI 1 Counter Comparator Output
REFCLKO	110001	RPn tied to Reference Clock Output
C4OUT	110010	RPn tied to Comparator Output 4

Note 1: This function is available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

2: This function is available in dsPIC33EPXXXGP/MC50X devices only.

11.5 I/O Helpful Tips

- In some cases, certain pins, as defined in Table 30-11, under "Injection Current", have internal protection diodes to VDD and Vss. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins, with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings, with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device, that is clamped internally by the VDD and Vss power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin (i.e., ANx) are always analog pins by default after any Reset. Consequently, configuring a pin as an analog input pin automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a '0', regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Pin Configuration registers in the I/O ports module (i.e., ANSELx) by setting the appropriate bit that corresponds to that I/O port pin to a '0'.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = 0x0, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.
- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in this data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.
- 4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUx and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to ~(VDD 0.8), not VDD. This value is still above the minimum VIH of CMOS and TTL devices.

5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specification. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH, and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of this data sheet. For example:

VOH = $2.4V \otimes IOH = -8 \text{ mA}$ and VDD = 3.3VThe maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current < 12 mA is technically permitted. Refer to the VOH/IOH graphs in Section 30.0 "Electrical Characteristics" for additional information.

- 6. The Peripheral Pin Select (PPS) pin mapping rules are as follows:
 - a) Only one "output" function can be active on a given pin at any time, regardless if it is a dedicated or remappable function (one pin, one output).
 - b) It is possible to assign a "remappable output" function to multiple pins and externally short or tie them together for increased current drive.
 - c) If any "dedicated output" function is enabled on a pin, it will take precedence over any remappable "output" function.
 - d) If any "dedicated digital" (input or output) function is enabled on a pin, any number of "input" remappable functions can be mapped to the same pin.
 - e) If any "dedicated analog" function(s) are enabled on a given pin, "digital input(s)" of any kind will all be disabled, although a single "digital output", at the user's cautionary discretion, can be enabled and active as long as there is no signal contention with an external analog input signal. For example, it is possible for the ADC to convert the digital output logic level, or to toggle a digital output on a comparator or ADC input provided there is no external analog input, such as for a built-in self-test.
 - f) Any number of "input" remappable functions can be mapped to the same pin(s) at the same time, including to any pin with a single output from either a dedicated or remappable "output".

- g) The TRISx registers control only the digital I/O output buffer. Any other dedicated or remappable active "output" will automatically override the TRIS setting. The TRISx register does not control the digital logic "input" buffer. Remappable digital "inputs" do not automatically override TRIS settings, which means that the TRISx bit must be set to input for pins with only remappable input function(s) assigned
- h) All analog pins are enabled by default after any Reset and the corresponding digital input buffer on the pin has been disabled. Only the Analog Pin Select registers control the digital input buffer, *not* the TRISx register. The user must disable the analog function on a pin using the Analog Pin Select registers in order to use any "digital input(s)" on a corresponding pin, no exceptions.

11.6 I/O Ports Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

11.6.1 KEY RESOURCES

- "I/O Ports" (DS70598) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

11.7 Peripheral Pin Select Registers

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				INT1R<6:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	_	—	—
bit 7		•		•		·	bit 0

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
--------	----------------------------

bit 14-8	INT1R<6:0>: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121
	· ·
bit 7-0	0000001 = Input tied to CMP1 0000000 = Input tied to Vss Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				INT2R<6:0>			
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value a	at POR	'1' = Bit is set	is set '0' = Bit is cleared x = Bit is unknown			nown	
bit 15-7	Unimplemen	ted: Read as '	כ'				
bit 6-0		Assign Externa -2 for input pin			orresponding RI	Pn Pin bits	
	1111001 = I r	put tied to RPI	121				
	•						
	•						
	0000001 = Ir	put tied to CMI	D1				
		put tied to Vss					

REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

REGISTER 11-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				T2CKR<6:0>			
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable I	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-7	Unimplemen	ted: Read as 'o)'				
bit 6-0					ne Correspondii	ng RPn pin bits	;
	(see Table 11	-2 for input pin	selection num	nbers)			
	1111001 = Ir	put tied to RPI	121				
	•	and the CMI					
	0000001 = lr	put tied to CMF					

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
				IC2R<6:0>						
pit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
				IC1R<6:0>						
bit 7							bit C			
Legend:										
R = Readable bit		W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
		nput tied to RPI								
		0000001 = Input tied to CMP1 0000000 = Input tied to Vss								
bit 7	Unimpleme	nted: Read as '	כ'							
bit 6-0	(see Table 1	Assign Input Ca 1-2 for input pin nput tied to RPI	selection nun		onding RPn Pi	in bits				
		nput tied to CM nput tied to Vss								

REGISTER 11-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				IC4R<6:0>			
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				IC3R<6:0>			
bit 7	I						bit C
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	
		nput tied to RPI	P1				
bit 7		•					
bit 6-0	0000000 = Input tied to Vss Unimplemented: Read as '0' IC3R<6:0>: Assign Input Capture 3 (IC3 (see Table 11-2 for input pin selection not 1111001 = Input tied to RPI121				onding RPn Pi	n bits	

REGISTER 11-5: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	_	_	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				OCFAR<6:0>			
bit 7							bit C

REGISTER 11-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

bit 6-0 OCFAR<6:0>: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

> . 0000001 = Input tied to CMP1 0000000 = Input tied to Vss

REGISTER 11-7: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12 (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—				FLT2R<6:0>							
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_				FLT1R<6:0>							
bit 7							bit (
Legend:											
R = Readabl	le bit	W = Writable	bit	t U = Unimplemented bit, read as '0'							
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	0' = Bit is cleared		nown				
	1111001 =	nput tied to RPI	121								
		FLT2R<6:0>: Assign PWM Fault 2 (FLT2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)									
		•									
	0000001 = Input tied to CMP1										
	0000000 = Input tied to Vss										
bit 7		nted: Read as '									
bit 7 bit 6-0	Unimpleme FLT1R<6:0> (see Table 1	nted: Read as ' : Assign PWM I 1-2 for input pin	^{0'} Fault 1 (FLT1) selection nun		onding RPn F	Pin bits					
	Unimpleme FLT1R<6:0> (see Table 1	n ted: Read as ' Assign PWM I:	^{0'} Fault 1 (FLT1) selection nun		onding RPn F	Pin bits					
	Unimpleme FLT1R<6:0> (see Table 1	nted: Read as ' : Assign PWM I 1-2 for input pin	^{0'} Fault 1 (FLT1) selection nun		onding RPn F	Pin bits					

REGISTER 11-8: RPINR14: PERIPHERAL PIN SELECT INPUT REGISTER 14 (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				QEB1R<6:0>	•		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				QEA1R<6:0>	•		
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
	0000001 =	Input tied to RPI Input tied to CM Input tied to Vss	P1				
bit 7		nted: Read as '					
bit 6-0	(see Table 1	>: Assign A (QE 1-2 for input pin Input tied to RPI	selection nun		n Pin bits		

REGISTER 11-9: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15 (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				HOME1R<6:0	>		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				INDX1R<6:0			
bit 7							bit C
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
	1111001 =	Input tied to RPI	121				
bit 14-8		::0>: Assign QEI 1-2 for input pin			Corresponding	RPn Pin bits	
	1111001 =	Input fied to RPI	121				
		Input tied to CM					
1.11.7		Input tied to Vss					
bit 7	-	ented: Read as '					
bit 6-0		0>: Assign QEI1			responding R	Pn Pin bits	
		1-2 for input pin		nbers)			
	1111001 =	Input tied to RP	121				
	•						
		Input tied to CM Input tied to Vss					
	0000000 -	input tieu to VSS	,				

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15		•					bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				U1RXR<6:0	>		
bit 7	·						bit 0
							,

REGISTER 11-10: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0' bit 6-0 U1RXR<6:0>: Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 1111001 = Input tied to RPI121

```
0000000 = Input tied to Vss
```

REGISTER 11-11: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				U2RXR<6:0>	>		
bit 7							bit 0
Legend:							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 Unimplemented: Read as '0'

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0	F\/ V V-U	FX/VV-U	N/VV-U	SCK2INR<6:0		F\/ V V-U	
 bit 15							bit 8
							Site
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				SDI2R<6:0>			
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
		nput tied to RPI nput tied to CM nput tied to Vss	P1				
bit 7		nted: Read as '					
bit 6-0	-	: Assign SPI2 D					

REGISTER 11-12: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15		•			•		bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				SS2R<6:0>			
bit 7							bit 0
Legend:							

REGISTER 11-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-0	SS2R<6:0>: Assign SPI2 Slave Select ($\overline{SS2}$) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)
	1111001 = Input tied to RPI121
	•
	0000001 = Input tied to CMP1 0000000 = Input tied to Vss

REGISTER 11-14: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26 (dsPIC33EPXXXGP/MC50X DEVICES ONLY)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				C1RXR<6:0>	>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-0	C1RXR<6:0>: Assign CAN1 RX Input (CRX1) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)
	1111001 = Input tied to RPI121
	•
	0000001 = Input tied to CMP1 0000000 = Input tied to Vss

REGISTER 11-15: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37 (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				SYNCI1R<6:03	>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_				—			_
bit 7							bit C
Legend:							
R = Readal	ble bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15	Unimpleme	nted: Read as '	0'				
	SYNCI1R<6		M Synchroniz	zation Input 1 to nbers)	the Correspor	iding RPn Pin b	its
bit 15 bit 14-8	SYNCI1R<6 (see Table 1	: 0>: Assign PW	M Synchroniz selection nur		the Correspor	iding RPn Pin b	its
	SYNCI1R<6 (see Table 1	: 0>: Assign PW 1-2 for input pin	M Synchroniz selection nur		the Correspor	iding RPn Pin b	its
bit 15 bit 14-8	SYNCI1R<6 (see Table 1 1111001 = 1	: 0>: Assign PW 1-2 for input pin	M Synchroniz selection nur		the Correspor	iding RPn Pin b	its
	SYNCI1R<6 (see Table 1 1111001 = I	:0>: Assign PW I-2 for input pin nput tied to RPI	M Synchroniz selection nur 121		the Correspor	iding RPn Pin b	its
	SYNCI1R<6 (see Table 1 1111001 = I 0000001 = I	: 0>: Assign PW 1-2 for input pin	M Synchroniz selection nur 121 P1		the Correspor	iding RPn Pin b	its

REGISTER 11-16: RPINR38: PERIPHERAL PIN SELECT INPUT REGISTER 38 (dsPIC33EPXXXMC20X AND PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_				DTCMP1R<6:0)>			
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—		—		-		
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	x = Bit is unknown	
bit 15	Unimpleme	nted: Read as '	0'					
bit 14-8								
	1111001 =	Input tied to RPI	121					

0000001 = Input tied to CMP1 0000000 = Input tied to Vss

bit 7-0 Unimplemented: Read as '0'

REGISTER 11-17: RPINR39: PERIPHERAL PIN SELECT INPUT REGISTER 39 (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—				DTCMP3R<6:0)>		
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				DTCMP2R<6:0)>		
bit 7							bit 0
Logondi							
Legend: R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
	0000001 = h	nput tied to CMI	21				
		nput tied to Vss					
bit 7	Unimplemer	nted: Read as 'o)'				
bit 6-0	(see Table 11	5:0>: Assign PW I-2 for input pin nput tied to RPI	selection num		on Input 2 to th	ne Corresponding	g RPn Pin bits

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP35	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP20	R<5:0>		
hit 7							h:+ 0

REGISTER 11-18: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

bit	7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP35R<5:0>: Peripheral Output Function is Assigned to RP35 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP20R<5:0>: Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-19: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP37	′R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP36R<5:0>					
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP37R<5:0>: Peripheral Output Function is Assigned to RP37 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP36R<5:0>: Peripheral Output Function is Assigned to RP36 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—			RP39	R<5:0>			
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—			RP38	R<5:0>			
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value at POR '1' = Bit is set			:	'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-14	Unimplemer	ted: Read as '	0'					
bit 13-8		RP39R<5:0>: Peripheral Output Function is Assigned to RP39 Output Pin bits (see Table 11-3 for peripheral function numbers)						

REGISTER 11-20: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP38R<5:0>: Peripheral Output Function is Assigned to RP38 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-21: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP41R<5:0>					
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP40	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 RP41R<5:0>: Peripheral Output Function is Assigned to RP41 Output Pin bits (see Table 11-3 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 RP40R<5:0>: Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 11-3 for peripheral function numbers)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP43	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP42R<5:0>					
h:+ 7							h:+ 0

REGISTER 11-22: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

bit	7

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP43R<5:0>: Peripheral Output Function is Assigned to RP43 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP42R<5:0>: Peripheral Output Function is Assigned to RP42 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-23: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP55	5R<5:0>		
bit 15	•						bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP54R<5:0>					
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP55R<5:0>: Peripheral Output Function is Assigned to RP55 Output Pin bits (see Table 11-3 for peripheral function numbers)

- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP54R<5:0>:** Peripheral Output Function is Assigned to RP54 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			RP57	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP56	R<5:0>		
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8	8-8 RP57R<5:0>: Peripheral Output Function is Assigned to RP57 Output Pin bits (see Table 11-3 for peripheral function numbers)						
bit 7-6	Unimplemented: Read as '0'						

REGISTER 11-24: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

bit 5-0	RP56R<5:0>: Peripheral Output Function is Assigned to RP56 Output Pin bits
	(see Table 11-3 for peripheral function numbers)

REGISTER 11-25: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—		RP97R<5:0>				
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—			—
bit 7 bit 0							

Legend:			
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP97R<5:0>:** Peripheral Output Function is Assigned to RP97 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-0 Unimplemented: Read as '0'

REGISTER 11-26: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP118	8R<5:0>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP118R<5:0>: Peripheral Output Function is Assigned to RP118 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-0	Unimplemented: Read as '0'

REGISTER 11-27: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP120R<5:0>					
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **RP120R<5:0>:** Peripheral Output Function is Assigned to RP120 Output Pin bits (see Table 11-3 for peripheral function numbers)

NOTES:

12.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer that can operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated in Asynchronous Counter mode from an external clock source
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler
- A block diagram of Timer1 is shown in Figure 12-1.

The Timer1 module can operate in one of the following modes:

• Timer mode

TABLE 12-1:

- · Gated Timer mode
- Synchronous Counter mode
- · Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

TIMER MODE SETTINGS

Mode	TCS	TGATE	TSYNC		
Timer	0	0	х		
Gated Timer	0	1	х		
Synchronous Counter	1	x	1		
Asynchronous Counter	1	x	0		

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



12.1 Timer1 Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

12.1.1 KEY RESOURCES

- "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

12.2 Timer1 Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
TON ⁽¹⁾	_	TSIDL	_		_	_					
bit 15							bit 8				
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0				
_	TGATE	TCKPS1	TCKPS0		TSYNC ⁽¹⁾	TCS ⁽¹⁾					
bit 7							bit (
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	1 as '0'					
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own				
bit 15	TON: Timer1	On hit(1)									
	1 = Starts 16- 0 = Stops 16-	bit Timer1									
bit 14	Unimplemen	ted: Read as '	0'								
bit 13	TSIDL: Timer	1 Stop in Idle N	/lode bit								
		ues module op s module opera			ldle mode						
bit 12-7	Unimplemen	ted: Read as '	0'								
bit 6	TGATE: Time	r1 Gated Time	Accumulation	Enable bit							
	When TCS = This bit is igno										
	When TCS = 0: 1 = Gated time accumulation is enabled										
	0 = Gated tim	e accumulation	n is disabled								
bit 5-4		: Timer1 Input	Clock Prescal	e Select bits							
	11 = 1:256										
	10 = 1:64 01 = 1:8										
	00 = 1:1										
bit 3	Unimplemen	ted: Read as '	0'								
bit 2		er1 External Clo	ock Input Synd	chronization Se	elect bit ⁽¹⁾						
	When TCS =										
		 Synchronizes external clock input Does not synchronize external clock input 									
	0 = Does not synchronize external clock inputWhen TCS = 0:										
	This bit is igno										
bit 1	TCS: Timer1	Clock Source S	Select bit ⁽¹⁾								
	1 = External c 0 = Internal cl	clock is from pii lock (FP)	n, T1CK (on th	ne rising edge))						
bit 0	Unimplemen	ted: Read as '	0'								
	nen Timer1 is er empts by user s					SYNC = 1, TON	l = 1), any				

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

© 2011-2013 Microchip Technology Inc.

NOTES:

13.0 TIMER2/3 AND TIMER4/5

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS70362) of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 operate in three modes:

- Two Independent 16-Bit Timers (e.g., Timer2 and Timer3) with all 16-Bit Operating modes (except Asynchronous Counter mode)
- Single 32-Bit Timer
- Single 32-Bit Synchronous Counter
- They also support these features:
- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- Interrupt on a 32-Bit Period Register Match
- Time Base for Input Capture and Output Compare Modules (Timer2 and Timer3 only)
- ADC1 Event Trigger (32-bit timer pairs, and Timer3 and Timer5 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed previously, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, and T4CON, T5CON registers. T2CON and T4CON are shown in generic form in Register 13-1. T3CON and T5CON are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word (lsw); Timer3 and Timer5 are the most significant word (msw) of the 32-bit timers.

Note: For 32-bit operation, T3CON and T5CON control bits are ignored. Only T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 and Timer5 interrupt flags.

A block diagram for an example 32-bit timer pair (Timer2/3 and Timer4/5) is shown in Figure 13-3.

Note: Only Timer2, 3, 4 and 5 can trigger a DMA data transfer.




FIGURE 13-2: TYPE C TIMER BLOCK DIAGRAM (x = 3 AND 5)




FIGURE 13-1:TYPE B TIMER BLOCK DIAGRAM (x = 2 AND 4)




FIGURE 13-3: TYPE B/TYPE C TIMER PAIR BLOCK DIAGRAM (32-BIT TIMER)

3: Timery is a Type C timer (y = 3 and 5).

Timerx/y Resources 13.1

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/
	wwwproducts/Devices.aspx?d
	DocName=en555464

KEY RESOURCES 13.1.1

- "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- · Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

13.2 Timer Control Registers

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL	—	_			_			
bit 15							bit 8			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0			
_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_			
bit 7							bit (
<u> </u>										
Legend:	- 1-:4			II II.						
R = Readable		W = Writable		-	nented bit, rea					
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	areo	x = Bit is unkn	own			
bit 15	TON: Timerx	On hit								
	When T32 = 2									
	1 = Starts 32-	bit Timerx/y								
	0 = Stops 32-									
	<u>When T32 = 0</u> 1 = Starts 16-									
	0 = Stops 16-									
bit 14	Unimplemen	ted: Read as ')'							
bit 13	TSIDL: Timer	IDL: Timerx Stop in Idle Mode bit								
	1 = Discontinues module operation when device enters Idle mode									
		s module opera		ode						
bit 12-7	-	ted: Read as '								
bit 6	TGATE: Timerx Gated Time Accumulation Enable bit									
	<u>When TCS = 1:</u> This bit is ignored.									
	When TCS = 0:									
	1 = Gated time accumulation is enabled									
		e accumulation								
bit 5-4		: Timerx Input	Clock Prescal	e Select bits						
	11 = 1:256 10 = 1:64									
	01 = 1:8									
	00 = 1:1									
bit 3	T32: 32-Bit Ti	T32: 32-Bit Timer Mode Select bit								
		nd Timery form nd Timery act as								
bit 2	Unimplemen	ted: Read as ')'							
bit 1	TCS: Timerx	Clock Source S	elect bit							
	1 = External c 0 = Internal cl	clock is from pir lock (FP)	n, TxCK (on th	ne rising edge)						
bit 0	Unimplomon	ted: Read as '	ı'							

REGISTER 13-1: TxCON: (TIMER2 AND TIMER4) CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON ⁽¹⁾		TSIDL ⁽²⁾	—	—	—	—	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾			TCS ^(1,3)	
bit 7							bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a	nt POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 14 bit 13	TSIDL: Timer 1 = Discontin	bit Timery ted: Read as ' ry Stop in Idle N ues module op s module opera	/lode bit ⁽²⁾ eration when o		dle mode		
bit 12-7	Unimplemen	ted: Read as '	0'				
bit 6	When TCS = This bit is ign When TCS = 1 = Gated tim	TGATE: Timery Gated Time Accumulation Enable bit ⁽¹⁾ <u>When TCS = 1:</u> This bit is ignored. <u>When TCS = 0:</u> 1 = Gated time accumulation is enabled 0 = Gated time accumulation is disabled					
bit 5-4	TCKPS<1:0>: Timery Input Clock Prescale Select bits ⁽¹⁾ 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1						
bit 3-2	Unimplemen	ted: Read as '	0'				
bit 1	TCS: Timery	Clock Source S	Select bit ^(1,3)				
			TOUL				

REGISTER 13-2: TyCON: (TIMER3 AND TIMER5) CONTROL REGISTER

bit 0 Unimplemented: Read as '0'

0 = Internal clock (FP)

Note 1: When 32-bit operation is enabled (T2CON<3> = 1), these bits have no effect on Timery operation; all timer functions are set through TxCON.

1 = External clock is from pin, TyCK (on the rising edge)

- 2: When 32-bit timer operation is enabled (T32 = 1) in the Timerx Control register (TxCON<3>), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.
- 3: The TyCK pin is not available on all timers. See the "Pin Diagrams" section for the available pins.

NOTES:

14.0 INPUT CAPTURE


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data "Input Capture" sheet, refer to (DS70352) in the "dsPIC33/dsPIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices support four input capture channels.

Key features of the input capture module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 19 user-selectable Trigger/Sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to six clock sources available for each module, driving a separate internal 16-bit counter





14.1 Input Capture Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the
	product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

14.1.1 KEY RESOURCES

- "Input Capture" (DS70352) in the "dsPIC33/ PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

14.2 Input Capture Registers

REGISTER 14-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
_	—	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0		—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/HC/HS-0	R/HC/HS-0	R/W-0	R/W-0	R/W-0
—	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0
bit 7							bit 0

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable b	bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Stop in Idle Control bit
	1 = Input capture will Halt in CPU Idle mode
	0 = Input capture will continue to operate in CPU Idle mode
bit 12-10	ICTSEL<2:0>: Input Capture Timer Select bits
	111 = Peripheral clock (FP) is the clock source of the ICx
	110 = Reserved
	101 = Reserved
	100 = T1CLK is the clock source of the ICx (only the synchronous clock is supported) 011 = T5CLK is the clock source of the ICx
	010 = T4CLK is the clock source of the ICx
	001 = T2CLK is the clock source of the ICx
	000 = T3CLK is the clock source of the ICx
bit 9-7	Unimplemented: Read as '0'
bit 6-5	ICI<1:0>: Number of Captures per Interrupt Select bits (this field is not used if ICM<2:0> = 001 or 111)
	11 = Interrupt on every fourth capture event
	10 = Interrupt on every third capture event
	01 = Interrupt on every second capture event 00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
bit 4	1 = Input capture buffer overflow occurred
	0 = No input capture buffer overflow occurred
bit 3	ICBNE: Input Capture Buffer Not Empty Status bit (read-only)
	1 = Input capture buffer is not empty, at least one more capture value can be read
	0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	111 = Input capture functions as interrupt pin only in CPU Sleep and Idle modes (rising edge detect only, all other control bits are not applicable)
	110 = Unused (module is disabled)
	101 = Capture mode, every 16th rising edge (Prescaler Capture mode)
	 100 = Capture mode, every 4th rising edge (Prescaler Capture mode) 011 = Capture mode, every rising edge (Simple Capture mode)
	010 = Capture mode, every falling edge (Simple Capture mode)
	001 = Capture mode, every edge rising and falling (Edge Detect mode (ICI<1:0>) is not used in this mode)
	000 = Input capture module is turned off

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—			—	_	_	IC32
bit 15							bit 8
R/W-0	R/W/HS-0	U-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
ICTRIG ⁽²⁾	TRIGSTAT ⁽³⁾	—	SYNCSEL4(4)	SYNCSEL3(4)	SYNCSEL2(4)	SYNCSEL1(4)	SYNCSEL0(4)
bit 7							bit 0

	REGISTER 14-2:	ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2
--	----------------	---

Legend:	HS = Hardware Settable bit	t	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8

- **IC32:** Input Capture 32-Bit Timer Mode Select bit (Cascade mode)
 - 1 = Odd IC and Even IC form a single 32-bit input capture module⁽¹⁾
 - 0 = Cascade module operation is disabled

bit 7 ICTRIG: Input Capture Trigger Operation Select bit⁽²⁾

- 1 = Input source used to trigger the input capture timer (Trigger mode)
- 0 = Input source used to synchronize the input capture timer to a timer of another module (Synchronization mode)

bit 6 **TRIGSTAT:** Timer Trigger Status bit⁽³⁾

- 1 = ICxTMR has been triggered and is running
- 0 = ICxTMR has not been triggered and is being held clear

bit 5 Unimplemented: Read as '0'

- **Note 1:** The IC32 bit in both the Odd and Even IC must be set to enable Cascade mode.
 - 2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
 - **3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits). It can be read, set and cleared in software.
 - 4: Do not use the ICx module as its own Sync or Trigger source.
 - 5: This option should only be selected as a trigger source and not as a synchronization source.
 - Each Input Capture x (ICx) module has one PTG input source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information. PTGO8 = IC1

PTGO9 = IC2 PTGO10 = IC3 PTGO11 = IC4

REGISTER 14-2: ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Input Source Select for Synchronization and Trigger Operation bits⁽⁴⁾
 - 11111 = No Sync or Trigger source for ICx
 - 11110 = Reserved
 - 11101 = Reserved
 - 11100 = CTMU module synchronizes or triggers ICx
 - 11011 = ADC1 module synchronizes or triggers $ICx^{(5)}$
 - 11010 = CMP3 module synchronizes or triggers $ICx^{(5)}$
 - $11001 = CMP2 \text{ module synchronizes or triggers ICx}^{(5)}$
 - 11000 = CMP1 module synchronizes or triggers $ICx^{(5)}$
 - 10111 = Reserved
 - 10110 = Reserved
 - 10101 = Reserved
 - 10100 = Reserved
 - 10011 = IC4 module synchronizes or triggers ICx
 - 10010 = IC3 module synchronizes or triggers ICx
 - 10001 = IC2 module synchronizes or triggers ICx
 - 10000 = IC1 module synchronizes or triggers ICx
 - 01111 = Timer5 synchronizes or triggers ICx
 - 01110 = Timer4 synchronizes or triggers ICx
 - 01101 = Timer3 synchronizes or triggers ICx (default)
 - 01100 = Timer2 synchronizes or triggers ICx
 - 01011 = Timer1 synchronizes or triggers ICx
 - 01010 = PTGOx module synchronizes or triggers $ICx^{(6)}$
 - 01001 = Reserved
 - 01000 = Reserved
 - 00111 = Reserved
 - 00110 = Reserved
 - 00101 = Reserved
 - 00100 = OC4 module synchronizes or triggers ICx
 - 00011 = OC3 module synchronizes or triggers ICx
 - 00010 = OC2 module synchronizes or triggers ICx
 - 00001 = OC1 module synchronizes or triggers ICx
 - 00000 = No Sync or Trigger source for ICx
- **Note 1:** The IC32 bit in both the Odd and Even IC must be set to enable Cascade mode.
 - 2: The input source is selected by the SYNCSEL<4:0> bits of the ICxCON2 register.
 - **3:** This bit is set by the selected input source (selected by SYNCSEL<4:0> bits). It can be read, set and cleared in software.
 - 4: Do not use the ICx module as its own Sync or Trigger source.
 - 5: This option should only be selected as a trigger source and not as a synchronization source.
 - Each Input Capture x (ICx) module has one PTG input source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information. PTGO8 = IC1 PTGO9 = IC2 PTGO10 = IC3 PTGO11 = IC4

NOTES:


15.0 OUTPUT COMPARE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Output Compare" (DS70358) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select one of seven available clock sources for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The output compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events and trigger DMA data transfers.

Note: See "Output Compare" (DS70358) in the "dsPIC33/PIC24 Family Reference Manual" for OCxR and OCxRS register restrictions.





15.1 Output Compare Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

15.1.1 KEY RESOURCES

- "Output Compare" (DS70358) in the "dsPIC33/ PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

15.2 Output Compare Control Registers

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
	0-0	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0		ENFLTB
 bit 15		COOIDE		OUTOLLI	OUTOLLU		bit 8
bit to							bit 0
R/W-0	U-0	R/W-0, HSC	R/W-0, HSC	R/W-0	R/W-0	R/W-0	R/W-0
ENFLTA	A —	OCFLTB	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0
bit 7							bit 0
<u> </u>							
Legend:		HSC = Hardw	are Settable/Cl	earable bit			
R = Read	able bit	W = Writable I	oit	U = Unimplem	nented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-14	Unimplemen	ted: Read as '0)'				
bit 13	OCSIDL: Out	tput Compare x	Stop in Idle Mo	de Control bit			
		compare x Halts					
	•	compare x contir	•		ode		
bit 12-10)>: Output Com	pare x Clock S	elect bits			
	111 = Periph 110 = Reserv	eral clock (FP)					
	101 = PTGO						
		is the clock so	urce of the OC	k (only the sync	hronous clock	is supported)	
		is the clock sou					
		(is the clock sou (is the clock sou					
		is the clock so					
bit 9		ted: Read as '0					
bit 8	-	ult B Input Enab					
		Compare Fault B					
L:1 7	-	Compare Fault B		is disabled			
bit 7		ult A Input Enabl Compare Fault A					
			· · · /				
bit 6	 0 = Output Compare Fault A input (OCFA) is disabled 6 Unimplemented: Read as '0' 						
bit 5	-	VM Fault B Cond		:			
	 1 = PWM Fault B condition on OCFB pin has occurred 0 = No PWM Fault B condition on OCFB pin has occurred 						
bit 4		/M Fault A Cond	•				
1 = PWM Fault A condition on OCFA pin has occurred							
		I Fault A condition	•				
Note 1:	OCxR and OCxF	RS are double-b	uffered in PWA	/ mode only			
2:	Each Output Cor			-	urce. See <mark>Secti</mark>	on 24.0 "Perip	heral Trigger
	Generator (PTG						
	PTGO4 = OC1						
	PTGO5 = OC2						
	PTGO6 = OC3 PTGO7 = OC4						

REGISTER 15-1: OCxCON1: OUTPUT COMPARE x CONTROL REGISTER 1 (CONTINUED)

- bit 3 TRIGMODE: Trigger Status Mode Select bit
 - 1 = TRIGSTAT (OCxCON2<6>) is cleared when OCxRS = OCxTMR or in software
 - 0 = TRIGSTAT is cleared only by software
- bit 2-0 OCM<2:0>: Output Compare x Mode Select bits
 - 111 = Center-Aligned PWM mode: Output set high when OCxTMR = OCxR and set low when $OCxTMR = OCxRS^{(1)}$
 - 110 = Edge-Aligned PWM mode: Output set high when OCxTMR = 0 and set low when OCxTMR = OCxR⁽¹⁾
 - 101 = Double Compare Continuous Pulse mode: Initializes OCx pin low, toggles OCx state continuously on alternate matches of OCxR and OCxRS
 - 100 = Double Compare Single-Shot mode: Initializes OCx pin low, toggles OCx state on matches of OCxR and OCxRS for one cycle
 - 011 = Single Compare mode: Compare event with OCxR, continuously toggles OCx pin
 - 010 = Single Compare Single-Shot mode: Initializes OCx pin high, compare event with OCxR, forces OCx pin low
 - 001 = Single Compare Single-Shot mode: Initializes OCx pin low, compare event with OCxR, forces OCx pin high
 - 000 = Output compare channel is disabled
- Note 1: OCxR and OCxRS are double-buffered in PWM mode only.
 - 2: Each Output Compare x module (OCx) has one PTG clock source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information.
 - PTGO4 = OC1PTGO5 = OC2
 - PTGO5 = 0C2PTGO6 = 0C3
 - PTGO6 = OC3PTGO7 = OC4

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	_		_	OC32
bit 15							bit
R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
OCTRIC	G TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL
bit 7							bit
Legend:		HS = Hardwa	re Settable bit				
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown
bit 15	1 = Fault mo cleared ir	n software and	bit ed until the Fa a new PWM pe d until the Faul	eriod starts			
bit 14		tput is driven hi					
		put is driven lo					
bit 13		ault Output Sta	te Select bit a Fault conditio	n			
	•		ned by the FLT		ault condition		
bit 12	-	ut Compare x li	-				
	1 = OCx outp 0 = OCx outp	out is inverted out is not inverte	ed				
bit 11-9	Unimplemen	ted: Read as '	כי				
bit 8			odules Enable	bit (32-bit oper	ation)		
		module operat					
bit 7		-	Trigger/Sync S	Select hit			
	1 = Triggers	OCx from the s	ource designat	ed by the SYN		S	
bit 6	-	imer Trigger St		<u> </u>			
			triggered and is en triggered ar		l clear		
bit 5	1 = OCx is tri	i-stated	Output Pin Dir ule drives the C		it		
Note 1:	Do not use the O	Cx module as it	ts own Synchro	nization or Trig	ger source.		
2:	When the OCy module as a Trigg						
3:	Each Output Com "Peripheral Trigg PTGO0 = OC1 PTGO1 = OC2	npare x module	(OCx) has one	e PTG Trigger/S	Synchronization	-	-
	PTGO2 = OC3						

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

© 2011-2013 Microchip Technology Inc.

REGISTER 15-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

bit 4-0	SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits	
	11111 = OCxRS compare event is used for synchronization	
	11110 = INT2 pin synchronizes or triggers OCx	
	11101 = INT1 pin synchronizes or triggers OCx	
	11100 = CTMU module synchronizes or triggers OCx	
	11011 = ADC1 module synchronizes or triggers OCx	
	11010 = CMP3 module synchronizes or triggers OCx	
	11001 = CMP2 module synchronizes or triggers OCx	
	11000 = CMP1 module synchronizes or triggers OCx	
	10111 = Reserved	
	10110 = Reserved	
	10101 = Reserved	
	10100 = Reserved	
	10011 = IC4 input capture event synchronizes or triggers OCx	
	10010 = IC3 input capture event synchronizes or triggers OCx	
	10001 = IC2 input capture event synchronizes or triggers OCx	
	10000 = IC1 input capture event synchronizes or triggers OCx	
	01111 = Timer5 synchronizes or triggers OCx	
	01110 = Timer4 synchronizes or triggers OCx	
	01101 = Timer3 synchronizes or triggers OCx	
	01100 = Timer2 synchronizes or triggers OCx (default)	
	01011 = Timer1 synchronizes or triggers OCx	
	01010 = PTGOx synchronizes or triggers OCx ⁽³⁾	
	01001 = Reserved	
	01000 = Reserved	
	00111 = Reserved	
	00110 = Reserved	
	00101 = Reserved	
	00100 = OC4 module synchronizes or triggers $OCx^{(1,2)}$	
	00011 = OC3 module synchronizes or triggers $OCx^{(1,2)}$	
	00010 = OC2 module synchronizes or triggers $OCx^{(1,2)}$	
	00001 = OC1 module synchronizes or triggers $OCx^{(1,2)}$	
	A = A = A = A = A = A = A = A = A = A =	

- 00000 = No Sync or Trigger source for OCx
- Note 1: Do not use the OCx module as its own Synchronization or Trigger source.
 - 2: When the OCy module is turned OFF, it sends a trigger out signal. If the OCx module uses the OCy module as a Trigger source, the OCy module must be unselected as a Trigger source prior to disabling it.
 - 3: Each Output Compare x module (OCx) has one PTG Trigger/Synchronization source. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information. PTGO0 = OC1
 - PTGO1 = OC2PTGO2 = OC3PTGO3 = OC4

16.0 HIGH-SPEED PWM MODULE (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Speed PWM" (DS70645) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices support a dedicated Pulse-Width Modulation (PWM) module with up to 6 outputs.

The high-speed PWMx module consists of the following major features:

- Three PWM generators
- Two PWM outputs per PWM generator
- Individual period and duty cycle for each PWM pair
- Duty cycle, dead time, phase shift and frequency resolution of Tcy/2 (7.14 ns at Fcy = 70MHz)
- Independent Fault and current-limit inputs for six PWM outputs
- · Redundant output
- Center-Aligned PWM mode
- Output override control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Prescaler for input clock
- PWMxL and PWMxH output pin swapping
- Independent PWM frequency, duty cycle and phase-shift changes for each PWM generator
- Dead-time compensation
- Enhanced Leading-Edge Blanking (LEB) functionality
- Frequency resolution enhancement
- PWM capture functionality

Note: In Edge-Aligned PWM mode, the duty cycle, dead time, phase shift and frequency resolution are 8.32 ns.

The high-speed PWMx module contains up to three PWM generators. Each PWM generator provides two PWM outputs: PWMxH and PWMxL. The master time base generator provides a synchronous signal as a common time base to synchronize the various PWM outputs. The individual PWM outputs are available on the output pins of the device. The input Fault signals and current-limit signals, when enabled, can monitor and protect the system by placing the PWM outputs into a known "safe" state.

Each PWMx can generate a trigger to the ADC module to sample the analog signal at a specific instance during the PWM period. In addition, the high-speed PWMx module also generates a Special Event Trigger to the ADC module based on either of the two master time bases.

The high-speed PWMx module can synchronize itself with an external signal or can act as a synchronizing source to any external device. The SYNCI1 input pin that utilizes PPS, can synchronize the high-speed PWMx module with an external signal. The SYNC01 pin is an output pin that provides a synchronous signal to an external device.

Figure 16-1 illustrates an architectural overview of the high-speed PWMx module and its interconnection with the CPU and other peripherals.

16.1 PWM Faults

The PWMx module incorporates multiple external Fault inputs to include FLT1 and FLT2 which are remappable using the PPS feature, FLT3 and FLT4 which are available only on the larger 44-pin and 64-pin packages, and FLT32 which has been implemented with Class B safety features, and is available on a fixed pin on all dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

These Faults provide a safe and reliable way to safely shut down the PWM outputs when the Fault input is asserted.

16.1.1 PWM FAULTS AT RESET

During any Reset event, the PWMx module maintains ownership of the Class B Fault, FLT32. At Reset, this Fault is enabled in Latched mode to ensure the fail-safe power-up of the application. The application software must clear the PWM Fault before enabling the highspeed motor control PWMx module. To clear the Fault condition, the FLT32 pin must first be pulled low externally or the internal pull-down resistor in the CNPDx register can be enabled.

Note: The Fault mode may be changed using the FLTMOD<1:0> bits (FCLCON<1:0>), regardless of the state of FLT32.


16.1.2 WRITE-PROTECTED REGISTERS

On dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices, write protection is implemented for the IOCONx and FCLCONx registers. The write protection feature prevents any inadvertent writes to these registers. This protection feature can be controlled by the PWMLOCK Configuration bit (FOSCSEL<6>). The default state of the write protection feature is enabled (PWMLOCK = 1). The write protection feature can be disabled by configuring, PWMLOCK = 0. To gain write access to these locked registers, the user application must write two consecutive values of (0xABCD and 0x4321) to the PWMKEY register to perform the unlock operation. The write access to the IOCONx or FCLCONx registers must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. To write to both the IOCONx and FCLCONx registers requires two unlock operations.

The correct unlocking sequence is described in Example 16-1.

EXAMPLE 16-1: PWMx WRITE-PROTECTED REGISTER UNLOCK SEQUENCE

; FLT32 pin must be pulled low ; Writing to FCLCON1 register	v externally in order to clear and disable the fault requires unlock sequence
mov #0x4321,w11; Loadmov #0x0000,w0; Loadmov w10, PWMKEY; Writemov w11, PWMKEY; Write	first unlock key to w10 register second unlock key to w11 register desired value of FCLCON1 register in w0 first unlock key to PWMKEY register second unlock key to PWMKEY register desired value to FCLCON1 register
; Set PWM ownership and polar: ; Writing to IOCON1 register n	
mov #0x4321,w11; Loadmov #0xF000,w0; Loadmov w10, PWMKEY; Writemov w11, PWMKEY; Write	first unlock key to wl0 register second unlock key to wl1 register desired value of IOCON1 register in w0 first unlock key to PWMKEY register second unlock key to PWMKEY register desired value to IOCON1 register






FIGURE 16-2: HIGH-SPEED PWMx MODULE REGISTER INTERCONNECTION DIAGRAM

16.2 PWM Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

16.2.1 KEY RESOURCES

- "High-Speed PWM" (DS70645) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

16.3 PWMx Control Registers

REGISTER 16-1: PTCON: PWMx TIME BASE CONTROL REGISTER

R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU ⁽¹⁾	SYNCPOL ⁽¹⁾	SYNCOEN ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SYNCEN ⁽¹⁾	SYNCSRC2 ⁽¹⁾	SYNCSRC1 ⁽¹⁾	SYNCSRC0 ⁽¹⁾	SEVTPS3 ⁽¹⁾	SEVTPS2 ⁽¹⁾	SEVTPS1 ⁽¹⁾	SEVTPS0 ⁽¹⁾
bit 7	•						bit 0

Legend:	HC = Hardware Clearable bit	HS = Hardware Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

bit 15	PTEN: PWMx Module Enable bit
	1 = PWMx module is enabled
	0 = PWMx module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	PTSIDL: PWMx Time Base Stop in Idle Mode bit
	1 = PWMx time base halts in CPU Idle mode
	0 = PWMx time base runs in CPU Idle mode
bit 12	SESTAT: Special Event Interrupt Status bit
	1 = Special event interrupt is pending
	0 = Special event interrupt is not pending
bit 11	SEIEN: Special Event Interrupt Enable bit
	1 = Special event interrupt is enabled
	0 = Special event interrupt is disabled
bit 10	EIPU: Enable Immediate Period Updates bit ⁽¹⁾
	1 = Active Period register is updated immediately
	0 = Active Period register updates occur on PWMx cycle boundaries
bit 9	SYNCPOL: Synchronize Input and Output Polarity bit ⁽¹⁾
	1 = SYNCI1/SYNCO1 polarity is inverted (active-low)
	0 = SYNCI1/SYNCO1 is active-high
bit 8	SYNCOEN: Primary Time Base Sync Enable bit ⁽¹⁾
	1 = SYNCO1 output is enabled
	0 = SYNCO1 output is disabled
bit 7	SYNCEN: External Time Base Synchronization Enable bit ⁽¹⁾
	 External synchronization of primary time base is enabled
	0 = External synchronization of primary time base is disabled
Note 1:	These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user
	application must program the period register with a value that is slightly larger than the expected period of

the external synchronization input signal.

2: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

REGISTER 16-1: PTCON: PWMx TIME BASE CONTROL REGISTER (CONTINUED)

bit 6-4	SYNCSRC<2:0>: Synchronous Source Selection bits ⁽¹⁾ 111 = Reserved 100 = Reserved
bit 3-0	011 = PTGO17 ⁽²⁾ 010 = PTGO16 ⁽²⁾ 001 = Reserved 000 = SYNCI1 input from PPS SEVTPS<3:0>: PWMx Special Event Trigger Output Postscaler Select bits ⁽¹⁾
	 1111 = 1:16 Postscaler generates Special Event Trigger on every sixteenth compare match event . <l< td=""></l<>

- **Note 1:** These bits should be changed only when PTEN = 0. In addition, when using the SYNCI1 feature, the user application must program the period register with a value that is slightly larger than the expected period of the external synchronization input signal.
 - 2: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.

REGISTER 16-2:	PTCON2: PWMx PRIMARY MASTER CLOCK DIVIDER SELECT REGISTER 2
----------------	---

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	_	—	—	_	PCLKDIV2 ⁽¹⁾	PCLKDIV1 ⁽¹⁾	PCLKDIV0 ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unknown		
bit 15-3	Unimplemen	ted: Read as ')'					

bit 2-0 PCLKDIV<2:0>: PWMx Input Clock Prescaler (Divider) Select bits⁽¹⁾

- 111 = Reserved
 - 110 = Divide-by-64
 - 101 = Divide-by-32
 - 100 = Divide-by-16
 - 011 = Divide-by-8
 - 010 = Divide-by-4
 - 001 = Divide-by-2
 - 000 = Divide-by-1, maximum PWMx timing resolution (power-on default)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			PTPE	R<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			PTPE	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit	t	U = Unimpler	mented bit, read	l as '0'	

'0' = Bit is cleared

x = Bit is unknown

REGISTER 16-3: PTPER: PWMx PRIMARY MASTER TIME BASE PERIOD REGISTER

bit 15-0 **PTPER<15:0>:** Primary Master Time Base (PMTMR) Period Value bits

'1' = Bit is set

REGISTER 16-4: SEVTCMP: PWMx PRIMARY SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVT	CMP<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	= Bit is cleared x = Bit is unknown		

bit 15-0 SEVTCMP<15:0>: Special Event Compare Count Value bits

-n = Value at POR

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
CHPCLKEN	—	—	—	—	—	CHOPC	LK<9:8>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CHOPC	LK<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15 bit 14-10 bit 9-0	1 = Chop clos 0 = Chop clos Unimplemen CHOPCLK<9 The frequence	Enable Chop ck generator is ck generator is ted: Read as ' 9:0>: Chop Clo y of the chop c ncy = (FP/PCL)	enabled disabled 0' ck Divider bits lock signal is g	given by the fo	ollowing expressi + 1)	on:	

REGISTER 16-5: CHOP: PWMx CHOP CLOCK GENERATOR REGISTER

REGISTER 16-6: MDC: PWMx MASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDC	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MD	C<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	

bit 15-0 MDC<15:0>: PWMx Master Duty Cycle Value bits

REGISTER	16-7: PWMC	CONX: PWMX (CONTROL R	EGISTER			
HS/HC-0	HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT ⁽) CLSTAT ⁽¹⁾	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB ⁽²⁾	MDCS ⁽²⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
DTC1	DTC0	DTCP ⁽³⁾	0-0	MTBS	CAM ^(2,4)	XPRES ⁽⁵⁾	IUE ⁽²⁾
bit 7	DICO	DICI	_	MIDS	CAINE	ALINE 0.	bit
							Dit
Legend:		HC = Hardware	Clearable bit	HS = Hardwa	are Settable bit		
R = Readab	le bit	W = Writable b	it	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15		ult Interrupt State rrupt is pending	us dit."				
		interrupt is pending	ina				
		ared by setting F					
bit 14	CLSTAT: Cur	rent-Limit Interru	ıpt Status bit ⁽¹⁾				
		mit interrupt is p					
		nt-limit interrupt is					
h:+ 40	This bit is cleared by setting CLIEN = 0. TRGSTAT: Trigger Interrupt Status bit						
bit 13		terrupt is pendin					
		r interrupt is pendin					
		ared by setting T					
bit 12	FLTIEN: Faul	t Interrupt Enabl	e bit				
		rrupt is enabled					
		rrupt is disabled		TAT bit is clear	ed		
bit 11		ent-Limit Interrup					
		mit interrupt is er mit interrupt is di		≏ CLSTAT bit is	scleared		
bit 10		ger Interrupt En					
	-	event generates		auest			
	0 = Trigger ev	vent interrupts ar	e disabled and		Γ bit is cleared		
bit 9	ITB: Indepen	dent Time Base	Mode bit ⁽²⁾				
	1 = PHASEx	register provides	s time base pe		0		
bit 8		er Duty Cycle Re			и		
		ister provides du	0		WM generator		
		jister provides du				-	
Note 1: S	Software must clea	ar the interrupt s	tatus here and	in the corresp	onding IFSx bit	in the interrup	t controller.
	hese bits should	-		-	-		
3: [DTC<1:0> = 11 fo	r DTCP to be eff	ective; otherwi	ise, DTCP is ig	nored.		
	The Independent T CAM bit is ignored		= 1) mode mus	t be enabled to	o use Center-Al	igned mode. If	ITB = 0, the
	o operate in Exte		et mode, the IT	B bit must be '	1' and the CLM	10D bit in the I	-CLCONx

REGISTER 16-7: PWMCONx: PWMx CONTROL REGISTER

5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

REGISTER 16-7: PWMCONx: PWMx CONTROL REGISTER (CONTINUED)

bit 7-	6	DTC<1:0>: Dead-Time Control bits
		11 = Dead-Time Compensation mode
		10 = Dead-time function is disabled
		01 = Negative dead time is actively applied for Complementary Output mode
		00 = Positive dead time is actively applied for all output modes
bit 5		DTCP: Dead-Time Compensation Polarity bit ⁽³⁾
		<u>When Set to '1':</u> If DTCMPx = 0, PWMxL is shortened and PWMxH is lengthened. If DTCMPx = 1, PWMxH is shortened and PWMxL is lengthened.
		<u>When Set to '0':</u> If DTCMPx = 0, PWMxH is shortened and PWMxL is lengthened. If DTCMPx = 1, PWMxL is shortened and PWMxH is lengthened.
bit 4		Unimplemented: Read as '0'
bit 3		MTBS: Master Time Base Select bit
		 1 = PWM generator uses the secondary master time base for synchronization and as the clock source for the PWM generation logic (if secondary time base is available) 0 = PWM generator uses the primary master time base for synchronization and as the clock source for the PWM generation logic
bit 2		CAM: Center-Aligned Mode Enable bit ^(2,4)
		 1 = Center-Aligned mode is enabled 0 = Edge-Aligned mode is enabled
bit 1		XPRES: External PWMx Reset Control bit ⁽⁵⁾
		 1 = Current-limit source resets the time base for this PWM generator if it is in Independent Time Base mode
		0 = External pins do not affect PWMx time base
bit 0		IUE: Immediate Update Enable bit ⁽²⁾
		 1 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are immediate 0 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are synchronized to the PWMx period boundary
Note	1:	Software must clear the interrupt status here and in the corresponding IFSx bit in the interrupt controller.
	2:	These bits should not be changed after the PWMx is enabled (PTEN = 1).
	3:	DTC<1:0> = 11 for DTCP to be effective; otherwise, DTCP is ignored.
	4:	The Independent Time Base (ITB = 1) mode must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.

5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

REGISTER 16-8: PDCx: PWMx GENERATOR DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PDC	x<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, rea	d as '0'		
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		

bit 15-0 **PDCx<15:0>:** PWMx Generator # Duty Cycle Value bits

REGISTER 16-9: PHASEx: PWMx PRIMARY PHASE-SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	Ex<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	SEx<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	pit	U = Unimplen	nented bit, rea	ad as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	

bit 15-0 PHASEx<15:0>: PWMx Phase-Shift Value or Independent Time Base Period for the PWM Generator bits

Note 1: If ITB (PWMCONx<9>) = 0, the following applies based on the mode of operation: Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCON<11:10>) = 00, 01 or 10), PHASEx<15:0> = Phase-shift value for PWMxH and PWMxL outputs

 If ITB (PWMCONx<9>) = 1, the following applies based on the mode of operation: Complementary, Redundant and Push-Pull Output mode (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10), PHASEx<15:0> = Independent time base period value for PWMxH and PWMxL

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			DTR)	<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DTR	x<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	R '1' = Bit is set '0' = Bit is cleared x = Bit is unknowr				nown	

REGISTER 16-10: DTRx: PWMx DEAD-TIME REGISTER

bit 15-14 Unimplemented: Read as '0'

bit 13-0 DTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

REGISTER 16-11: ALTDTRx: PWMx ALTERNATE DEAD-TIME REGISTER


U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			ALTDTR	x<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ALTDT	Rx<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable t	oit	U = Unimplem	ented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-Bit Dead-Time Value for PWMx Dead-Time Unit bits

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0							
	TRGDI	√<3:0>		—	—	—	_							
bit 15							bit 8							
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0							
—	—			TRGSTF	RT<5:0> ⁽¹⁾									
bit 7							bit							
<u> </u>														
Legend:			1.11			(0)								
R = Readabl		W = Writable		-	nented bit, read									
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own							
bit 15-12		>: Trigger # Ou	-											
	1111 = Trigger output for every 16th trigger event 1110 = Trigger output for every 15th trigger event													
		er output for ev er output for ev												
	1011 = Trigger output for every 12th trigger event 1010 = Trigger output for every 11th trigger event													
	1001 = Trigger output for every 10th trigger event													
		er output for ev												
		er output for ev												
		er output for ev												
	0101 = Trigger output for every 6th trigger event													
	0100 = Trigg	0100 = Trigger output for every 5th trigger event												
	0011 = Trigg	er output for ev	ery 4th trigge	r event										
		er output for ev												
		er output for ev												
	0000 = Trigg	er output for ev	ery trigger ev	ent										
bit 11-6	-	ted: Read as '												
bit 5-0	TRGSTRT<5	:0>: Trigger Po	stscaler Start	Enable Select I	oits ⁽¹⁾									
	111111 = W a	aits 63 PWM cy	cles before g	enerating the fir	st trigger event	after the modu	le is enable							
	•			1111111 = Waits 63 PWM cycles before generating the first trigger event after the module is enabled .										
	•													
	•													
	• • 000010 = \W	aits 2 PWM over	les before de	perating the fire	t trigger event a	after the module	s is enabled							
				nerating the firs erating the first										

REGISTER 16-12: TRGCONx: PWMx TRIGGER CONTROL REGISTER



R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PENH	PENL	POLH	POLL	PMOD1 ⁽¹⁾	PMOD0 ⁽¹⁾	OVRENH	OVRENL		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
-	-	-		-	-	-			
OVRDAT1 bit 7	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown		
bit 15	PENH: PWM	xH Output Pin	Ownership bit						
		odule controls dule controls P							
bit 14	PENL: PWM	kL Output Pin (Ownership bit						
		odule controls dule controls P							
bit 13	POLH: PWM	xH Output Pin	Polarity bit						
		oin is active-lov							
bit 12	POLL: PWM	kL Output Pin F	Polarity bit						
		oin is active-low oin is active-hig							
bit 11-10	PMOD<1:0>:	PWMx # I/O F	in Mode bits ⁽¹)					
	01 = PWMx I	d; do not use /O pin pair is in /O pin pair is in /O pin pair is in	the Redunda	nt Output mod	е				
bit 9	OVRENH: O	DVRENH: Override Enable for PWMxH Pin bit							
		<1> controls ou enerator contro	•						
bit 8	OVRENL: Ov	erride Enable	for PWMxL Pir	n bit					
		<0> controls ou enerator contro	•	xL pin					
bit 7-6	OVRDAT<1:0>: Data for PWMxH, PWMxL Pins if Override is Enabled bits								
					d by OVRDAT< by OVRDAT<0				
bit 5-4	FLTDAT<1:0>: Data for PWMxH and PWMxL Pins if FLTMOD is Enabled bits								
					by FLTDAT<1> by FLTDAT<0>.				
bit 3-2	CLDAT<1:0>	: Data for PWN	/IxH and PWM	IxL Pins if CLM	IOD is Enabled	bits			
				•	ecified by CLDA				
	ese bits should he PWMLOCK (-				-	written offe		

REGISTER 16-13: IOCONx: PWMx I/O CONTROL REGISTER⁽²⁾

2: If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

REGISTER 16-13: IOCONX: PWMx I/O CONTROL REGISTER⁽²⁾ (CONTINUED)

- bit 1 SWAP: SWAP PWMxH and PWMxL Pins bit
 1 = PWMxH output signal is connected to PWMxL pins; PWMxL output signal is connected to PWMxH pins
 0 = PWMxH and PWMxL pins are mapped to their respective pins
 bit 0 OSYNC: Output Override Synchronization bit
 1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWMx period boundary
 - 0 = Output overrides via the OVDDAT<1:0> bits occur on the next CPU clock boundary
- **Note 1:** These bits should not be changed after the PWMx module is enabled (PTEN = 1).
 - **2:** If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TRGC	MP<7:0>			
bit 7	bit 7						bit 0
Legend:							
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

REGISTER 16-14: TRIGX: PWMx PRIMARY TRIGGER COMPARE VALUE REGISTER

bit 15-0 TRGCMP<15:0>: Trigger Control Value bits

When the primary PWMx functions in local time base, this register contains the compare values that can trigger the ADC module.

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	CLSRC4	CLSRC3	CLSRC2	CLSRC1	CLSRC0	CLPOL ⁽²⁾	CLMOD			
bit 15							bit 8			
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0			
FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL ⁽²⁾	FLTMOD1	FLTMOD0			
bit 7	1 LTOINGG	TETOILOE	1 LTOIKOT	TETOKOU			bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'				
-n = Value at I		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 15	Unimplemen	ted: Read as '	0'							
bit 14-10	CLSRC<4:0>	Current-Limit	Control Signa	al Source Selec	ct for PWM Ger	nerator # bits				
	11111 = Fau	lt 32								
	11110 = Reserved									
	•									
	•									
	01100 = Reserved									
	01011 = Comparator 4									
	01010 = Op Amp/Comparator 3									
	01001 = Op Amp/Comparator 2									
	01000 = Op Amp/Comparator 1									
	00111 = Reserved 00110 = Reserved									
	00101 = Reserved									
	00100 = Reserved									
	00011 = Fault 4									
	00010 = Fault 3									
	00001 = Fault 2									
	00000 = Fault 1 (default)									
bit 9	CLPOL: Current-Limit Polarity for PWM Generator # bit ⁽²⁾									
		cted current-lim								
bit 8		rent-Limit Mod		•	r # bit					
		imit mode is er imit mode is di								
Note 1: If the	he PWMLOCK			<6>) is a '1' th		ster can only be	a written after			
	e unlock sequen			νο-γisa⊥, lii						

REGISTER 16-15: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER⁽¹⁾

2: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

REGISTER 16-15: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER⁽¹⁾

- bit 7-3 FLTSRC<4:0>: Fault Control Signal Source Select for PWM Generator # bits 11111 = Fault 32 (default) 11110 = Reserved . . 01100 = Reserved 01011 = Comparator 4 01010 = Op Amp/Comparator 3 01001 = Op Amp/Comparator 2 01000 = Op Amp/Comparator 1 00111 = Reserved 00110 = Reserved 00110 = Reserved 00101 = Reserved 00101 = Reserved 00101 = Fault 4 00010 = Fault 3
- bit 2 **FLTPOL:** Fault Polarity for PWM Generator # bit⁽²⁾
 - 1 = The selected Fault source is active-low
 - 0 = The selected Fault source is active-high
- bit 1-0 FLTMOD<1:0>: Fault Mode for PWM Generator # bits
 - 11 = Fault input is disabled
 - 10 = Reserved

00001 = Fault 2 00000 = Fault 1

- 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle)
- 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition)
- **Note 1:** If the PWMLOCK Configuration bit (FOSCSEL<6>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.
 - **2:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN		
pit 15							bit
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		BCH ⁽¹⁾	BCL ⁽¹⁾	BPHH	BPHL	BPLH	BPLL
oit 7		Don	DOL	Birnin	DITIL	Bren	bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
oit 15	1 = Rising ed		will trigger Le	le bit ading-Edge Bla I edge of PWM			
oit 14	1 = Falling ed		will trigger Le	le bit ading-Edge Bla g edge of PWM			
oit 13	1 = Rising ed		will trigger Lea	e bit ading-Edge Bla i edge of PWM>			
oit 12	1 = Falling ed		will trigger Le	e bit ading-Edge Bla g edge of PWM			
pit 11	FLTLEBEN: I 1 = Leading-E	Fault Input Lea Edge Blanking	ding-Edge Bl is applied to s	anking Enable I selected Fault ir to selected Fa	bit nput		
oit 10	CLLEBEN: C 1 = Leading-E	Current-Limit Le Edge Blanking	ading-Edge E	Blanking Enable selected current to selected cur	e bit t-limit input		
oit 9-6	Unimplemen	ted: Read as '	0'				
oit 5	1 = State blar		t-limit and/or		bit ⁽¹⁾ nals) when seled	cted blanking s	ignal is high
oit 4	1 = State blar		t-limit and/or		bit ⁽¹⁾ nals) when seled	cted blanking s	ignal is low
oit 3	1 = State blar	ing in PWMxH nking (of currer ng when PWM	nt-limit and/or	Fault input sigr	nals) when PWN	/IxH output is h	igh
oit 2	BPHL: Blanki 1 = State blar	ing in PWMxH	Low Enable t it-limit and/or	pit Fault input sigr	nals) when PWN	/IxH output is lo	w
oit 1	BPLH: Blanki 1 = State blar	ing in PWMxL hking (of currer	High Enable I it-limit and/or	oit Fault input sigr	nals) when PWN	/IxL output is hi	igh
		ng when PWM	xL output is h	ligh			

REGISTER 16-16: LEBCONX: PWMx LEADING-EDGE BLANKING CONTROL REGISTER

Note 1: The blanking signal is selected via the BLANKSELx bits in the AUXCONx register.

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	-	—	—				
bit 15						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			LEE	3<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplen	U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

REGISTER 16-17: LEBDLYx: PWMx LEADING-EDGE BLANKING DELAY REGISTER

bit 15-12 Unimplemented: Read as '0'

bit 11-0 LEB<11:0>: Leading-Edge Blanking Delay for Current-Limit and Fault Inputs bits

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_			_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL
bit 15							bit
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN
bit 7						onornen	bit
Legend:			L:4		onted bit read	(0)	
R = Readab		W = Writable		-	ented bit, read		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	rea	x = Bit is unkr	IOWI
bit 15-12	Unimplemen	ted: Read as '	o'				
bit 11-8	BLANKSEL<	3:0>: PWMx S	tate Blank Sou	urce Select bits			
	BCH and BCI	L bits in the LEI			and/or Fault inp	out signals (if e	nabled via th
	1001 = Rese	rved					
	•						
	• •						
	0010 = PWM 0001 = PWM	I3H selected as I2H selected as I1H selected as	state blank so	ource			
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st	I3H selected as I2H selected as I1H selected as ate blanking	state blank so state blank so	ource			
bit 7-6	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '	state blank so state blank so o'	burce burce			
bit 7-6 bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '(I:0>: PWMx Ch	state blank so state blank so o' op Clock Sour	burce burce rce Select bits			
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	outputs.	
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	putputs.	
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3:0>: PWMx Ch signal will enab	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	outputs.	
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3:0>: PWMx Ch signal will enab rved	state blank so state blank so o' op Clock Sour	burce burce rce Select bits	elected PWMx o	putputs.	
	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese • • • • 0100 = Rese 0011 = PWM 0010 = PWM	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as I2H selected as	state blank so state blank so op Clock Sour ole and disable CHOP clock s CHOP clock s CHOP clock s	source source		putputs.	
bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese • • • 0100 = Rese 0011 = PWM 0010 = PWM 0001 = PWM	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as I2H selected as I1H selected as I2H selected as	state blank so state blank so op Clock Sour- ole and disable cHOP clock so cHOP clock so cHOP clock so cHOP clock so	ource ource rce Select bits e (CHOP) the se source source source CHOP clock so		outputs.	
bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as I3H selected as	 state blank so state blank so op Clock Sour chOP clock so chopping Encontrol on is enabled 	ource ource rce Select bits e (CHOP) the se source source source CHOP clock so		outputs.	
bit 5-2 bit 1	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese • • • • • • • • • • • • • • • • • •	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as	CHOP clock so CHOP clock so Chopping En	source source source source source source CHOP clock so able bit		putputs.	
bit 5-2	0011 = PWM 0010 = PWM 0001 = PWM 0000 = No st Unimplemen CHOPSEL<3 The selected 1001 = Rese	I3H selected as I2H selected as I1H selected as ate blanking Ited: Read as '0 I3H selected as I2H selected as I3H selected as	CHOP clock so CHOP clock so Chopping Ena	source source source source source source CHOP clock so able bit		outputs.	

REGISTER 16-18: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

NOTES:

17.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Quadrature Encoder Interface (QEI)" (DS70601) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining mechanical position data.

The operational features of the QEI module include:

- 32-Bit Position Counter
- 32-Bit Index Pulse Counter
- 32-Bit Interval Timer
- 16-Bit Velocity Counter
- 32-Bit Position Initialization/Capture/Compare High register
- 32-Bit Position Compare Low register
- x4 Quadrature Count mode
- External Up/Down Count mode
- External Gated Count mode
- · External Gated Timer mode
- Internal Timer mode

Figure 17-1 illustrates the QEI block diagram.



17.1 QEI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

17.1.1 KEY RESOURCES

- "Quadrature Encoder Interface" (DS70601) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

17.2 QEI Control Registers

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
QEIEN		QEISIDL	PIMOD2 ⁽¹⁾	PIMOD1 ⁽¹⁾	PIMOD0 ⁽¹⁾	IMV1 ⁽²⁾	IMV0 ⁽²⁾	
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	INTDIV2 ⁽³⁾	INTDIV1 ⁽³⁾	INTDIV0 ⁽³⁾	CNTPOL	GATEN	CCM1	CCM0	
bit 7							bit 0	
Legend:								
R = Readabl	e hit	W = Writable	hit	II = I Inimpler	nented bit, read	as '0'		
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr		
	FUR	I – DILIS SEL			aleu		IOWIT	
bit 15	1 = Module co	drature Encode ounters are ena ounters are dis	abled					
bit 14	Unimplemen	ted: Read as '	0'					
bit 13	QEISIDL: QE	I Stop in Idle M	lode bit					
		ues module op s module opera			dle mode			
bit 12-10	PIMOD<2:0>	: Position Cour	nter Initializatio	on Mode Selec	t bits ⁽¹⁾			
	101 = Resets 100 = Second 011 = First in 010 = Next in 001 = Every i	b Count mode f the position co d index event a dex event after idex input even index input even	bunter when the fter home event home event in t initializes the nt resets the p	e position cou at initializes posi- nitializes positi position counte position counte	nter equals QEI sition counter wit ion counter with ter with contents r	h contents of C contents of Q	EI1IC register	
bit 9	 000 = Index input event does not affect position counter IMV1: Index Match Value for Phase B bit⁽²⁾ 1 = Phase B match occurs when QEB = 1 0 = Phase B match occurs when QEB = 0 							
bit 8	1 = Phase A	Match Value for match occurs v match occurs v	when QEA = 1)				
bit 7	Unimplemen	ted: Read as '	0'					
Note 1: W	/hen CCM<1.0> :	= 10 or 11 all	of the OEL cou	nters operate	as timers and th		> hits are	

Note 1: When CCM<1:0> = 10 or 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.

2: When CCM<1:0> = 00, and QEA and QEB values match the Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset. QEA/QEB signals used for the index match have swap and polarity values applied, as determined by the SWPAB and QEAPOL/QEBPOL bits.

3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

REGISTER 17-1: QEI1CON: QEI1 CONTROL REGISTER (CONTINUED)

bit 6-4	INTDIV<2:0>: Timer Input Clock Prescale Select bits (interval timer, main timer (position counter), velocity counter and index counter internal clock divider select) ⁽³⁾
	111 = 1:128 prescale value 110 = 1:64 prescale value
	101 = 1:32 prescale value
	100 = 1:16 prescale value
	011 = 1:8 prescale value 010 = 1:4 prescale value
	010 = 1.4 prescale value
	000 = 1.1 prescale value
bit 3	CNTPOL: Position and Index Counter/Timer Direction Select bit
	 1 = Counter direction is negative unless modified by external up/down signal 0 = Counter direction is positive unless modified by external up/down signal
bit 2	GATEN: External Count Gate Enable bit
	 1 = External gate signal controls position counter operation 0 = External gate signal does not affect position counter/timer operation
bit 1-0	CCM<1:0>: Counter Control Mode Selection bits
	 11 = Internal Timer mode with optional external count is selected 10 = External clock count with optional external count is selected 01 = External clock count with external up/down direction is selected
	00 = Quadrature Encoder Interface (x4 mode) Count mode is selected
Note 1:	When CCM<1:0> = 10 or 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.

- 2: When CCM<1:0> = 00, and QEA and QEB values match the Index Match Value (IMV), the POSCNTH and POSCNTL registers are reset. QEA/QEB signals used for the index match have swap and polarity values applied, as determined by the SWPAB and QEAPOL/QEBPOL bits.
- 3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
QCAPEN	FLTREN	QFDIV2	QFDIV1	QFDIV0	OUTFNC1	OUTFNC0	SWPAB
bit 15	·	·					bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R-x	R-x	R-x	R-x
HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA
bit 7				TIOME	INDEX	QLD	bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own
bit 15	QCAPEN: Q	EI Position Cou	nter Input Cap	ture Enable bit			
		tch event trigge					
		tch event does		-			
bit 14		Ax/QEBx/INDX	•	tal Filter Enable	e dit		
		digital filter is e digital filter is d		sed)			
bit 13-11		: QEAx/QEBx/II			Iter Clock Divid	le Select bits	
	111 = 1:128			9			
	110 = 1:64 cl	lock divide					
	101 = 1:32 cl						
	100 = 1:16 cl						
	011 = 1:8 clo 010 = 1:4 clo						
	001 = 1:4 Clo						
	000 = 1:1 clo						
bit 10-9	OUTFNC<1:	0>: QEI Module	Output Functi	on Mode Selec	ct bits		
		NCMPx pin goe	-			GEC	
		NCMPx pin goe					
		NCMPx pin goe	s high when P	$OS1CNT \ge QE$	IIGEC		
L:1 0	00 = Output i						
bit 8		ap QEA and QE	•				
		d QEBx are sw d QEBx are not		quadrature dec	coder logic		
bit 7	HOMPOL: H	OMEx Input Po	larity Select bit				
	1 = Input is in						
bit 6	0 = Input is n		ty Soloot hit				
	1 = Input is in	OXx Input Polari	ly Select bit				
	0 = Input is n						
bit 5	-	EBx Input Polar	itv Select bit				
	1 = Input is i	•	.,				
	0 = Input is r						
bit 4	QEAPOL: Q	EAx Input Polar	ity Select bit				
	1 = Input is i						
	0 = Input is r	not inverted					
bit 3	HOME: Statu						
DIL 3	HOME . Statu		out Pin Alter Po	olarity Control			
DIL 3	1 = Pin is at 0 = Pin is at	logic '1'	out Pin Aiter Po	bianty Control			

REGISTER 17-2: QEI1IOC: QEI1 I/O CONTROL REGISTER

REGISTER 17-2: QEI1IOC: QEI1 I/O CONTROL REGISTER (CONTINUED)

- bit 2 INDEX: Status of INDXx Input Pin After Polarity Control
 - 1 = Pin is at logic '1'
 - 0 = Pin is at logic '0'
- bit 1 QEB: Status of QEBx Input Pin After Polarity Control And SWPAB Pin Swapping 1 = Pin is at logic '1' 0 = Pin is at logic '0'
- bit 0 **QEA:** Status of QEAx Input Pin After Polarity Control And SWPAB Pin Swapping 1 = Pin is at logic '1'
 - 0 = Pin is at logic '0'

	11.0							
U-0	U-0	HS, R/C-0 PCHEQIRQ	R/W-0	HS, R/C-0 PCLEQIRQ	R/W-0 PCLEQIEN	HS, R/C-0 POSOVIRQ	R/W-0 POSOVIEN	
		PCHEQIRQ	PCHEQIEN	PULEQIRQ	PULEQIEN	PUSUVIRQ		
bit 15							bit 8	
HS, R/C-0	R/W-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0	
PCIIRQ ⁽¹⁾	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN	
bit 7	l onzit	TEEOTING	TELOTIEN		Home		bit 0	
Legend:		HS = Hardware	e Settable bit	C = Clearable	e bit			
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, rea	d as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15-14	Unimplemen	ted: Read as '0	,					
bit 13	PCHEQIRQ:	Position Counte	er Greater Tha	n or Equal Cor	npare Status b	it		
		T ≥ QEI1GEC T < QEI1GEC						
bit 12	PCHEQIEN:	Position Counte	r Greater Thai	n or Equal Con	npare Interrupt	Enable bit		
	1 = Interrupt i 0 = Interrupt i							
bit 11	PCLEQIRQ:	Position Counte	r Less Than o	r Equal Compa	are Status bit			
	1 = POS1CN ⁻ 0 = POS1CN ⁻							
bit 10		Position Counte	r Less Than or	r Equal Compa	re Interrupt En	able bit		
	1 = Interrupt i 0 = Interrupt i							
bit 9	POSOVIRQ:	Position Counte	er Overflow Sta	atus bit				
	1 = Overflow 0 = No overflo	has occurred	ł					
bit 8		Position Counte		errupt Enable b	oit			
	1 = Interrupt i			-				
L:1 7	0 = Interrupt i			ation Decore	0			
bit 7		tion Counter (H T was reinitialize	•	ation Process	Complete Stat	US DIL		
		T was not reiniti						
bit 6		tion Counter (He		ation Process	Complete inter	rupt Enable bit		
	1 = Interrupt i							
	0 = Interrupt i							
bit 5		VELOVIRQ: Velocity Counter Overflow Status bit 1 = Overflow has occurred						
		nas occurred ow has not occu	irred					
bit 4		/elocity Counter		rrupt Enable b	it			
	1 = Interrupt i	-						
	0 = Interrupt i	s disabled						
bit 3		itus Flag for Ho		us bit				
		ent has occurred event has occu						

REGISTER 17-3: QEI1STAT: QEI1 STATUS REGISTER

Note 1: This status bit is only applicable to PIMOD<2:0> modes, '011' and '100'.

REGISTER 17-3: QEI1STAT: QEI1 STATUS REGISTER (CONTINUED)

bit 2	HOMIEN: Home Input Event Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled
bit 1	IDXIRQ: Status Flag for Index Event Status bit 1 = Index event has occurred 0 = No Index event has occurred
bit 0	IDXIEN: Index Input Event Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled

Note 1: This status bit is only applicable to PIMOD<2:0> modes, '011' and '100'.

REGISTER 17-4: POSICNTH: POSITION COUNTER 1 HIGH WORD REGISTER

-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown
R = Readable bit W = Writable bit U				U = Unimplemented bit, read as '0'			
Legend:							
bit 7							bit 0
			POSCN	IT<23:16>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
			POSCN	IT<31:24>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 15-0 **POSCNT<31:16>:** High Word Used to Form 32-Bit Position Counter Register (POS1CNT) bits

REGISTER 17-5: POS1CNTL: POSITION COUNTER 1 LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSCN	T<15:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSCN	IT<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 POSCNT<15:0>: Low Word Used to Form 32-Bit Position Counter Register (POS1CNT) bits

REGISTER 17-6: POS1HLD: POSITION COUNTER 1 HOLD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			POSHL	_D<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			POSH	LD<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown	

bit 15-0 **POSHLD<15:0>:** Hold Register for Reading and Writing POS1CNTH bits

REGISTER 17-7: VEL1CNT: VELOCITY COUNTER 1 REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			VELC	NT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			VELC	NT<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as					d as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-0 VELCNT<15:0>: Velocity Counter bits

REGISTER 17-8: INDX1CNTH: INDEX COUNTER 1 HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXCN [®]	T<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXCN	T<23:16>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 INDXCNT<31:16>: High Word Used to Form 32-Bit Index Counter Register (INDX1CNT) bits

REGISTER 17-9: INDX1CNTL: INDEX COUNTER 1 LOW WORD REGISTER

'1' = Bit is set

Legend: R = Readable b	it	W = Writable bit		U = Unimplen	nented bit, reac	l as '0'	
bit 7							bit 0
			INDXC	NT<7:0>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
			INDXCN	NT<15:8>			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

'0' = Bit is cleared

bit 15-0 INDXCNT<15:0>: Low Word Used to Form 32-Bit Index Counter Register (INDX1CNT) bits

-n = Value at POR

x = Bit is unknown

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXH	LD<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXF	ILD<7:0>			
bit 7	bit 7						bit 0
Legend:							
R = Readable bit W = Writable bit		it	U = Unimplemented bit, read as '0'				
-n = Value at P	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown	

REGISTER 17-10: INDX1HLD: INDEX COUNTER 1 HOLD REGISTER

bit 15-0 INDXHLD<15:0>: Hold Register for Reading and Writing INDX1CNTH bits

REGISTER 17-11: QEI1ICH: QEI1 INITIALIZATION/CAPTURE HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		QEIIC	<31:24>				
						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		QEIIC	<23:16>				
						bit 0	
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
n = Value at POR '1' = Bit is set			'0' = Bit is clea	ared	x = Bit is unknown		
	R/W-0	R/W-0 R/W-0 it W = Writable I	QEIIC R/W-0 R/W-0 QEIIC QEIIC	QEIIC<31:24> R/W-0 R/W-0 R/W-0 QEIIC<23:16> it W = Writable bit U = Unimplen	QEIIC<31:24> R/W-0 R/W-0 R/W-0 QEIIC<23:16> it W = Writable bit U = Unimplemented bit, real	QEIIC<31:24> R/W-0 R/W-0 R/W-0 R/W-0 QEIIC<23:16>	

bit 15-0 **QEIIC<31:16>:** High Word Used to Form 32-Bit Initialization/Capture Register (QEI1IC) bits

REGISTER 17-12: QEI1ICL: QEI1 INITIALIZATION/CAPTURE LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEII	C<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEI	C<7:0>			
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 **QEIIC<15:0>:** Low Word Used to Form 32-Bit Initialization/Capture Register (QEI1IC) bits

REGISTER 17-13: QEI1LECH: QEI1 LESS THAN OR EQUAL COMPARE HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			QEILE	C<31:24>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			QEILE	C<23:16>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is un		x = Bit is unkr	nown	

bit 15-0 QEILEC<31:16>: High Word Used to Form 32-Bit Less Than or Equal Compare Register (QEI1LEC) bits

REGISTER 17-14: QEI1LECL: QEI1 LESS THAN OR EQUAL COMPARE LOW WORD REGISTER

R = Readable t	R = Readable bitW = Writable bitn = Value at POR'1' = Bit is set			U = Unimplen '0' = Bit is cle		ad as '0' x = Bit is unkr		
Legend:								
bit 7							bit	
			QEIL	EC<7:0>				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
bit 15							bit	
			QEILE	EC<15:8>				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

bit 15-0 QEILEC<15:0>: Low Word Used to Form 32-Bit Less Than or Equal Compare Register (QEI1LEC) bits

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		QEIG	EC<31:24>				
						bit 8	
	DAMO				DAMO		
R/W-U	R/W-0			R/W-U	R/W-U	R/W-0	
		QEIGE	EC<23:16>				
						bit (
R = Readable bit W = Writable bit		t	U = Unimplemented bit, read as '0'				
-n = Value at POR '1		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
		W = Writable bi	R/W-0 R/W-0 QEIGI W = Writable bit	R/W-0 R/W-0 R/W-0 QEIGEC<23:16> W = Writable bit U = Unimplem	R/W-0 R/W-0 R/W-0 QEIGEC<23:16> W = Writable bit U = Unimplemented bit, real	R/W-0 R/W-0 R/W-0 R/W-0 QEIGEC<23:16> U = Unimplemented bit, read as '0'	

REGISTER 17-15: QEI1GECH: QEI1 GREATER THAN OR EQUAL COMPARE HIGH WORD REGISTER

bit 15-0 QEIGEC<31:16>: High Word Used to Form 32-Bit Greater Than or Equal Compare Register (QEI1GEC) bits

REGISTER 17-16: QEI1GECL: QEI1 GREATER THAN OR EQUAL COMPARE LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIGE	C<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIG	EC<7:0>			
bit 7						bit 0	
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown

bit 15-0 QEIGEC<15:0>: Low Word Used to Form 32-Bit Greater Than or Equal Compare Register (QEI1GEC) bits

REGISTER 17-17: INT1TMRH: INTERVAL 1 TIMER HIGH WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INTTM	R<31:24>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INTTM	R<23:16>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unk		x = Bit is unkr	nown	

bit 15-0 INTTMR<31:16>: High Word Used to Form 32-Bit Interval Timer Register (INT1TMR) bits

REGISTER 17-18: INT1TMRL: INTERVAL 1 TIMER LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTTM	IR<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTT	/IR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unkr		nown	

bit 15-0 INTTMR<15:0>: Low Word Used to Form 32-Bit Interval Timer Register (INT1TMR) bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INTHL	D<31:24>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INTHL	D<23:16>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	

bit 15-0 INTHLD<31:16>: Hold Register for Reading and Writing INT1TMRH bits

REGISTER 17-20: INT1HLDL: INTERVAL 1 TIMER HOLD LOW WORD REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTHL	.D<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTH	_D<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		

bit 15-0 INTHLD<15:0>: Hold Register for Reading and Writing INT1TMRL bits

18.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Serial Peripheral Interface (SPI)" (DS70569) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 2: Some registers and associated bits
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, ADC Converters, etc. The SPI module is compatible with Motorola[®] SPI and SIOP interfaces. The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X device family offers two SPI modules on a single device. These modules, which are designated as SPI1 and SPI2, are functionally identical. Each SPI module includes an eight-word FIFO buffer and allows DMA bus connections. When using the SPI module with DMA, FIFO operation can be disabled.

Note: In this section, the SPI modules are referred to together as SPIx, or separately as SPI1 and SPI2. Special Function Registers follow a similar notation. For example, SPIxCON refers to the control register for the SPI1 and SPI2 modules.

The SPI1 module uses dedicated pins which allow for a higher speed when using SPI1. The SPI2 module takes advantage of the Peripheral Pin Select (PPS) feature to allow for greater flexibility in pin configuration of the SPI2 module, but results in a lower maximum speed for SPI2. See Section 30.0 "Electrical Characteristics" for more information.

The SPIx serial interface consists of four pins, as follows:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx/FSYNCx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPIx module can be configured to operate with two, three or four pins. In 3-pin mode, SSx is not used. In 2-pin mode, neither SDOx nor SSx is used.

Figure 18-1 illustrates the block diagram of the SPIx module in Standard and Enhanced modes.




FIGURE 18-1: SPIX MODULE BLOCK DIAGRAM

18.1 SPI Helpful Tips

- 1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
 - a) If FRMPOL (SPIxCON2<13>) = 1, use a pull-down resistor on SSx.
 - b) If FRMPOL = 0, use a pull-up resistor on $\frac{1}{SSx}$.

Note:	This insures		that	the	first	fr	ame
	transmission		after	initialization		is	not
	shifted or corrupted.						

- 2. In Non-Framed 3-Wire mode, (i.e., not using SSx from a master):
 - a) If CKP (SPIxCON1<6>) = 1, always place a pull-up resistor on SSx.
 - b) If CKP = 0, always place a pull-down resistor on SSx.
 - **Note:** This will insure that during power-up and initialization the master/slave will not lose Sync due to an errant SCKx transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
- FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame Sync pulse is active on the SSx pin, which indicates the start of a data frame.
 - Note: Not all third-party devices support Frame mode timing. Refer to the SPIx specifications in Section 30.0 "Electrical Characteristics" for details.
- In Master mode only, set the SMP bit (SPIxCON1<9>) to a '1' for the fastest SPIx data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.

To avoid invalid slave read data to the master, the user's master software must ensure enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF Transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPIx Shift register and is empty once the data transmission begins.

18.2 SPI Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

18.2.1 KEY RESOURCES

- "Serial Peripheral Interface (SPI)" (DS70569) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

18.3 SPIx Control Registers

R/W-0 U-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 U-0 SPIEN SPISIDL SPIBEC<2:0> _____ bit 15 R/W-0 R/W-0 R/W-0 R/C-0, HS R/W-0 R/W-0 R-0, HS, HC R-0, HS, HC SRMPT SPIROV SRXMPT SISEL2 SISEL1 SISEL0 SPITBF SPIRBF bit 7 Legend: C = Clearable bit HS = Hardware Settable bit HC = Hardware Clearable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 SPIEN: SPIx Enable bit 1 = Enables the module and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins 0 = Disables the module bit 14 Unimplemented: Read as '0' bit 13 SPISIDL: SPIx Stop in Idle Mode bit 1 = Discontinues the module operation when device enters Idle mode 0 = Continues the module operation in Idle mode bit 12-11 Unimplemented: Read as '0' bit 10-8 SPIBEC<2:0>: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode) Master mode: Number of SPIx transfers that are pending. Slave mode: Number of SPIx transfers that are unread. SRMPT: SPIx Shift Register (SPIxSR) Empty bit (valid in Enhanced Buffer mode) bit 7 1 = SPIx Shift register is empty and Ready-To-Send or receive the data 0 = SPIx Shift register is not empty bit 6 SPIROV: SPIx Receive Overflow Flag bit

REGISTER 18-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

1 = A new byte/word is completely received and discarded; the user application has not read the previous data in the SPIxBUF register 0 = No overflow has occurred SRXMPT: SPIx Receive FIFO Empty bit (valid in Enhanced Buffer mode)

- 1 = RX FIFO is empty
- 0 = RX FIFO is not empty

bit 4-2 SISEL<2:0>: SPIx Buffer Interrupt Mode bits (valid in Enhanced Buffer mode)

- 111 = Interrupt when the SPIx transmit buffer is full (SPITBF bit is set)
 - 110 = Interrupt when last bit is shifted into SPIxSR and as a result, the TX FIFO is empty
 - 101 = Interrupt when the last bit is shifted out of SPIxSR and the transmit is complete
 - 100 = Interrupt when one data is shifted into the SPIxSR and as a result, the TX FIFO has one open memory location
 - 011 = Interrupt when the SPIx receive buffer is full (SPIRBF bit is set)
 - 010 = Interrupt when the SPIx receive buffer is 3/4 or more full
 - 001 = Interrupt when data is available in the receive buffer (SRMPT bit is set)
 - 000 = Interrupt when the last data in the receive buffer is read and as a result, the buffer is empty (SRXMPT bit is set)

bit 5

bit 8

bit 0

REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 1 SPITBF: SPIx Transmit Buffer Full Status bit
 - 1 = Transmit not yet started, SPIxTXB is full
 - 0 = Transmit started, SPIxTXB is empty

Standard Buffer mode:

Automatically set in hardware when core writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.

Enhanced Buffer mode:

Automatically set in hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write operation.

bit 0 SPIRBF: SPIx Receive Buffer Full Status bit

1 = Receive is complete, SPIxRXB is full

0 = Receive is incomplete, SPIxRXB is empty

Standard Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.

Enhanced Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_		DISSCK	DISSDO	MODE16	SMP	CKE ⁽¹⁾			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
SSEN ⁽²⁾	CKP	MSTEN	SPRE2 ⁽³⁾	SPRE1 ⁽³⁾	SPRE0 ⁽³⁾	PPRE1 ⁽³⁾	PPRE0 ⁽³⁾			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-13	Unimplemer	ted: Read as	0'							
bit 12	DISSCK: Dis	able SCKx Pin	bit (SPIx Mas	ter modes only	<i>י</i>)					
		SPIx clock is di		ctions as I/O						
		SPIx clock is er								
bit 11	DISSDO: Disable SDOx Pin bit									
	 1 = SDOx pin is not used by the module; pin functions as I/O 0 = SDOx pin is controlled by the module 									
bit 10	MODE16: Word/Byte Communication Select bit									
	1 = Communication is word-wide (16 bits)									
	0 = Communication is byte-wide (8 bits)									
bit 9	SMP: SPIx Data Input Sample Phase bit									
	Master mode									
		a is sampled at a is sampled at								
	Slave mode:			a output anto						
	SMP must be cleared when SPIx is used in Slave mode.									
bit 8	CKE: SPIx C	lock Edge Sele	ect bit ⁽¹⁾							
	 1 = Serial output data changes on transition from active clock state to Idle clock state (refer to bit 6) 0 = Serial output data changes on transition from Idle clock state to active clock state (refer to bit 6) 									
					ock state to activ	ve clock state (i	refer to bit 6)			
bit 7		SSEN: Slave Select Enable bit (Slave mode) ⁽²⁾								
	1 = <u>SSx</u> pin is used for Slave mode 0 = SSx pin is not used by the module; pin is controlled by port function									
bit 6	•	Polarity Select								
	1 = Idle state	for clock is a h for clock is a l	nigh level; activ							
bit 5		ster Mode Enal								
	1 = Master m									
	0 = Slave mo									
Note 1: Th	ne CKE bit is not	used in Frame	d SPI modes	Program this hi	t to '0' for Fram	ed SPI modes (
	his bit must be cl			i iograffi tilis bi						
2 . 11										

REGISTER 18-2: SPIxCON1: SPIx CONTROL REGISTER 1

3: Do not set both primary and secondary prescalers to the value of 1:1.

REGISTER 18-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- Note 1: The CKE bit is not used in Framed SPI modes. Program this bit to '0' for Framed SPI modes (FRMEN = 1).
 - 2: This bit must be cleared when FRMEN = 1.
 - 3: Do not set both primary and secondary prescalers to the value of 1:1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
FRMEN	SPIFSD	FRMPOL	—	—	_	—	_				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0				
_	<u> </u>	—	_		_	FRMDLY	SPIBEN				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable b	pit	U = Unimpler	nented bit, rea	read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown					
bit 15	FRMEN: Framed SPIx Support bit										
		SPIx support is e SPIx support is d		x pin is used as	Frame Sync	oulse input/outpu	it)				
bit 14	SPIFSD: Fra	SPIFSD: Frame Sync Pulse Direction Control bit									
		ync pulse input (ync pulse output									
bit 13	FRMPOL: Fr	FRMPOL: Frame Sync Pulse Polarity bit									
	1 = Frame Sync pulse is active-high										
		ync pulse is activ									
bit 12-2	-	nted: Read as '0									
bit 1	FRMDLY: Frame Sync Pulse Edge Select bit										
		ync pulse coincio ync pulse preceo									
bit 0	SPIBEN: Enhanced Buffer Enable bit										
		d buffer is enable									
	0 = Enhance	d buffer is disabl	ed (Standa	rd mode)							

REGISTER 18-3: SPIXCON2: SPIX CONTROL REGISTER 2

19.0 INTER-INTEGRATED CIRCUIT[™] (I²C[™])

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Inter-Integrated Circuit™ (I²C™)" (DS70330) in the "dsPIC33/ PIC24 Family Reference Manual^{*}, which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.
 - 3: There are minimum bit rates of approximately FCY/512. As a result, high processor speeds may not support 100 Kbit/second operation. See timing specifications, IM10 and IM11, and the "Baud Rate Generator" in the "dsPIC33/ PIC24 Family Reference Manual".

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X family of devices contains two Inter-Integrated Circuit (I²C) modules: I2C1 and I2C2.

The l^2C module provides complete hardware support for both Slave and Multi-Master modes of the l^2C serial communication standard, with a 16-bit interface.

The I^2C module has a 2-pin interface:

- · The SCLx pin is clock
- The SDAx pin is data

The I²C module offers the following key features:

- I²C interface supporting both Master and Slave modes of operation
- I²C Slave mode supports 7 and 10-bit addressing
- I²C Master mode supports 7 and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation, detects bus collision and arbitrates accordingly
- Intelligent Platform Management Interface (IPMI)
 support
- System Management Bus (SMBus) support




FIGURE 19-1: I2Cx BLOCK DIAGRAM (X = 1 OR 2)

19.1 I²C Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

19.1.1 KEY RESOURCES

- "Inter-Integrated Circuit (I²C)" (DS70330) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

19.2 I²C Control Registers

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0				
I2CEN		I2CSIDL	SCLREL	IPMIEN ⁽¹⁾	A10M	DISSLW	SMEN				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7							bit (
Legend:		HC = Hardware	Clearable bit								
R = Readab	ole bit	W = Writable bi	t	U = Unimpler	mented bit, rea	d as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown				
bit 15	12CEN: 12Cx										
		he I2Cx module the I2Cx module					;				
hit 14		ted: Read as '0'	, an i-c ···· pins :	are controlled	by port function	15					
bit 14	•		do hit								
bit 13		x Stop in Idle Mo		vice enters an l	Idle mode						
		 1 = Discontinues module operation when device enters an Idle mode 0 = Continues module operation in Idle mode 									
bit 12		SCLREL: SCLx Release Control bit (when operating as I ² C slave)									
	1 = Releases SCLx clock										
	0 = Holds SCLx clock low (clock stretch)										
		$\frac{\text{If STREN = 1:}}{\text{Dit is } \text{DAW}(i_{\text{CM}} \text{ contrasts} (i'_{\text{CM}} \text{ to initiate strateberged write (i'_{\text{CM}} \text{ to release sleat()})}$									
	at the beginn	Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware is clear at the beginning of every slave data byte transmission. Hardware is clear at the end of every slave address byte reception. Hardware is clear at the end of every slave data byte reception.									
	If STREN = 0 :										
	Bit is R/S (i.e., software can only write '1' to release clock). Hardware is clear at the beginning of every slave data byte transmission. Hardware is clear at the end of every slave address byte reception.										
bit 11	-				-	address byte re	ception.				
		IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit ⁽¹⁾ 1 = IPMI mode is enabled; all addresses are Acknowledged									
		0 = IPMI mode disabled									
bit 10	A10M: 10-Bit	Slave Address b	bit								
	1 = I2CxADD	1 = I2CxADD is a 10-bit slave address									
	0 = I2CxADD	0 = I2CxADD is a 7-bit slave address									
bit 9	DISSLW: Disa	able Slew Rate (Control bit								
		1 = Slew rate control is disabled 0 = Slew rate control is enabled									
bit 8		is Input Levels b									
bit 0		O pin thresholds		SMBus speci	fication						
		SMBus input thre									
bit 7		ral Call Enable b		ing as I ² C slav	/e)						
	1 = Enables in	terrupt when a ge all address disal	eneral call addre	•	,	dule is enabled	for reception				

Note 1: When performing master operations, ensure that the IPMIEN bit is set to '0'.

REGISTER 19-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 6	STREN: SCLx Clock Stretch Enable bit (when operating as I ² C slave) Used in conjunction with the SCLREL bit. 1 = Enables software or receives clock stretching 0 = Disables software or receives clock stretching
bit 5	ACKDT: Acknowledge Data bit (when operating as I ² C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (when operating as I ² C master, applicable during master receive)
	 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware is clear at the end of the master Acknowledge sequence. 0 = Acknowledge sequence is not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware is clear at the end of the eighth bit of the master receive data byte. 0 = Receive sequence is not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I^2C master)
511 2	1 = Initiates Stop condition on SDAx and SCLx pins. Hardware is clear at the end of the master Stop sequence.
h :+ 4	0 = Stop condition is not in progress
bit 1	RSEN: Repeated Start Condition Enable bit (when operating as I ² C master)
	 1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware is clear at the end of the master Repeated Start sequence. 0 = Repeated Start condition is not in progress
bit 0	SEN: Start Condition Enable bit (when operating as l^2C master)
	 1 = Initiates Start condition on SDAx and SCLx pins. Hardware is clear at the end of the master Start sequence. 0 = Start condition is not in progress

Note 1: When performing master operations, ensure that the IPMIEN bit is set to '0'.

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC	
ACKSTAT	TRSTAT	_	_	—	BCL	GCSTAT	ADD10	
bit 15 bi								
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	
bit 7	bit 7 bit 0							
Legend:		C = Clearable bit		HS = Hardwa	re Settable bit	HSC = Hardware Settable/Clearable bit		
R = Readable bit V		W = Writable bit		U = Unimplem	nented bit, read	d as '0'		
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER

bit 15	ACKSTAT: Acknowledge Status bit (when operating as I^2C^{TM} master, applicable to master transmit operation)
bit 10	1 = NACK received from slave
	0 = ACK received from slave
	Hardware is set or clear at the end of slave Acknowledge.
bit 14	TRSTAT: Transmit Status bit (when operating as I ² C master, applicable to master transmit operation)
	1 = Master transmit is in progress (8 bits + ACK)
	0 = Master transmit is not in progress
	Hardware is set at the beginning of master transmission. Hardware is clear at the end of slave Acknowledge.
bit 13-11	Unimplemented: Read as '0'
bit 10	BCL: Master Bus Collision Detect bit
	1 = A bus collision has been detected during a master operation
	0 = No bus collision detected Hardware is set at detection of a bus collision.
h # 0	
bit 9	GCSTAT: General Call Status bit
	1 = General call address was received 0 = General call address was not received
	Hardware is set when address matches general call address. Hardware is clear at Stop detection.
bit 8	ADD10: 10-Bit Address Status bit
	1 = 10-bit address was matched
	0 = 10-bit address was not matched
	Hardware is set at the match of the 2nd byte of the matched 10-bit address. Hardware is clear at Stop
	detection.
bit 7	IWCOL: I2Cx Write Collision Detect bit
	 1 = An attempt to write to the I2CxTRN register failed because the I²C module is busy 0 = No collision
	Hardware is set at the occurrence of a write to I2CxTRN while busy (cleared by software).
bit 6	I2COV: I2Cx Receive Overflow Flag bit
	1 = A byte was received while the I2CxRCV register was still holding the previous byte
	0 = No overflow
	Hardware is set at an attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
bit 5	D_A: Data/Address bit (when operating as I ² C slave)
	1 = Indicates that the last byte received was data
	0 = Indicates that the last byte received was a device address
	Hardware is clear at a device address match. Hardware is set by reception of a slave byte.
bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last
	0 = Stop bit was not detected last Hardware is set or clear when a Start, Repeated Start or Stop is detected.

REGISTER 19-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	1 = Indicates that a Start (or Repeated Start) bit has been detected last
	0 = Start bit was not detected last
	Hardware is set or clear when a Start, Repeated Start or Stop is detected.
bit 2	R_W: Read/Write Information bit (when operating as I ² C slave)
	1 = Read – Indicates data transfer is output from the slave
	0 = Write – Indicates data transfer is input to the slave
	Hardware is set or clear after reception of an I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive is complete, I2CxRCV is full
	0 = Receive is not complete, I2CxRCV is empty
	Hardware is set when I2CxRCV is written with a received byte. Hardware is clear when software reads
	I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit is complete, I2CxTRN is empty
	Hardware is set when software writes to I2CxTRN. Hardware is clear at completion of a data transmission.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0

REGISTER 19-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Address Mask Select bits

For 10-Bit Address:

1 = Enables masking for bit Ax of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax; bit match is required in this position

For 7-Bit Address (I2CxMSK<6:0> only):

1 = Enables masking for bit Ax + 1 of incoming message address; bit match is not required in this position

0 = Disables masking for bit Ax + 1; bit match is required in this position

20.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "UART" (DS70582) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X family of devices contains two UART modules.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

Note: <u>Hardware</u> flow control using UxRTS and UxCTS is not available on all pin count devices. See the "Pin Diagrams" section for availability.


The primary features of the UARTx module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- · One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 4.375 Mbps to 67 bps at 16x mode at 70 MIPS
- Baud Rates Ranging from 17.5 Mbps to 267 bps at 4x mode at 70 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- A Separate Interrupt for all UARTx Error Conditions
- · Loopback mode for Diagnostic Support
- · Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA[®] Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UARTx module is shown in Figure 20-1. The UARTx module consists of these key hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

FIGURE 20-1: UARTX SIMPLIFIED BLOCK DIAGRAM



© 2011-2013 Microchip Technology Inc.

20.1 UART Helpful Tips

- 1. In multi-node, direct-connect UART networks, receive inputs UART react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the Idle state, the default of which is logic high (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a Start bit detection and will cause the first byte received, after the device has been initialized, to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
 - a) If URXINV = 0, use a pull-up resistor on the RX pin.
 - b) If URXINV = 1, use a pull-down resistor on the RX pin.
- 2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UARTx module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock, relative to the incoming UxRX bit timing, is no longer synchronized, resulting in the first character being invalid; this is to be expected.

20.2 UART Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

20.2.1 KEY RESOURCES

- "UART" (DS70582) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- · Development Tools

20.3 UARTx Control Registers

REGISTER 20-1: UXMODE: UARTX MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
UARTEN ⁽¹) _	USIDL	IREN ⁽²⁾	RTSMD		UEN1	UEN0	
bit 15							bit 8	
R/W-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL	
bit 7							bit (
Legend:		HC = Hardwar	e Clearable b	it				
R = Readat	ole bit	W = Writable b			ented bit, read	as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own	
bit 15	1 = UARTx is 0 = UARTx is minimal	ARTx Enable bit s enabled; all U/ s disabled; all U/	ARTx pins are ARTx pins are					
bit 14	•	ited: Read as '0						
bit 13		Tx Stop in Idle N						
	0 = Continue	 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode 						
bit 12		REN: IrDA [®] Encoder and Decoder Enable bit ⁽²⁾						
		oder and decod						
L:L 44		oder and decod						
bit 11	$1 = \overline{\text{UxRTS}} p$	te Selection for bin is in Simplex bin is in Flow Co	mode	L				
bit 10		ted: Read as '0						
bit 9-8	-	JARTx Pin Enab						
		JxRX and BCLK				controlled by PC	ORT latches ⁽³	
	10 = UxTX, L	JxRX, UxCTS a	nd UxRTS pin	s are enabled a	nd used ⁽⁴⁾			
		JxRX and UxRT nd UxRX pins a						
	PORT la						controlled by	
bit 7	WAKE: Wake	e-up on Start bit	Detect During	Sleep Mode Ei	nable bit			
	in hardwa	continues to sam are on the follov -up is enabled			generated on t	he falling edge;	bit is cleared	
bit 6	LPBACK: UA	ARTx Loopback	Mode Select I	bit				
		Loopback mode k mode is disab						
	Refer to the " UAI enabling the UAR	· · /			Family Referen	<i>ce Manual"</i> for in	nformation on	
	This feature is or			-	0).			
	This feature is or	-		-				
4. 7	This fosturo is or	alv available on	64 nin daviaa	_				

4: This feature is only available on 64-pin devices.

REGISTER 20-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

bit 5	ABAUD: Auto-Baud Enable bit
	 1 = Enables baud rate measurement on the next character – requires reception of a Sync field (55h) before other data; cleared in hardware upon completion 0 = Baud rate measurement is disabled or completed
bit 4	URXINV: UARTx Receive Polarity Inversion bit
	1 = UxRX Idle state is '0' 0 = UxRX Idle state is '1'
bit 3	BRGH: High Baud Rate Enable bit
	 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode) 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1	PDSEL<1:0>: Parity and Data Selection bits
	 11 = 9-bit data, no parity 10 = 8-bit data, odd parity 01 = 8-bit data, even parity 00 = 8-bit data, no parity
bit 0	STSEL: Stop Bit Selection bit
	1 = Two Stop bits 0 = One Stop bit
	Refer to the " UART " (DS70582) section in the "dsPIC33/PIC24 Family Reference Manual" for information on enabling the UARTx module for receive or transmit operation.

- 2: This feature is only available for the 16x BRG mode (BRGH = 0).
- 3: This feature is only available on 44-pin and 64-pin devices.
- 4: This feature is only available on 64-pin devices.

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7		·		· · · ·			bit
Legend:		HC = Hardwar	e Clearable bit	C = Clearable	e bit		
R = Readable	e bit	W = Writable b	bit	U = Unimpler	nented bit, read	d as '0'	

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

Legend:	HC = Hardware Clearable bit	C = Clearable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15,13 UTXISEL<1:0>: UARTx Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
- bit 14 UTXINV: UARTx Transmit Polarity Inversion bit
 - If IREN = 0: 1 = UxTX Idle state is '0'
 - 0 = UxTX Idle state is '1'
 - If IREN = 1:
 - 1 = IrDA encoded, UxTX Idle state is '1'
 - 0 = IrDA encoded, UxTX Idle state is '0'
- bit 12 Unimplemented: Read as '0'
- bit 11 UTXBRK: UARTx Transmit Break bit
 - 1 = Sends Sync Break on next transmission Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
 - 0 = Sync Break transmission is disabled or completed
- **UTXEN:** UARTx Transmit Enable bit⁽¹⁾ bit 10
 - 1 = Transmit is enabled, UxTX pin is controlled by UARTx 0 = Transmit is disabled, any pending transmission is aborted and buffer is reset; UxTX pin is controlled by the PORT
- bit 9 **UTXBF:** UARTx Transmit Buffer Full Status bit (read-only)
 - 1 = Transmit buffer is full
 - 0 = Transmit buffer is not full, at least one more character can be written
- bit 8 **TRMT:** Transmit Shift Register Empty bit (read-only)
 - 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
 - 0 = Transmit Shift Register is not empty, a transmission is in progress or queued
- bit 7-6 URXISEL<1:0>: UARTx Receive Interrupt Mode Selection bits
 - 11 = Interrupt is set on UxRSR transfer, making the receive buffer full (i.e., has 4 data characters)
 - 10 = Interrupt is set on UxRSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)
 - 0x = Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer; receive buffer has one or more characters
- Note 1: Refer to the "UART" (DS70582) section in the "dsPIC33/PIC24 Family Reference Manual" for information on enabling the UARTx module for transmit operation.

t 8

t 0

REGISTER 20-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	 ADDEN: Address Character Detect bit (bit 8 of received data = 1) 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only) 1 = Receiver is Idle 0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only) 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	<pre>FERR: Framing Error Status bit (read-only) 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected</pre>
bit 1	 OERR: Receive Buffer Overrun Error Status bit (clear/read-only) 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed; clearing a previously set OERR bit (1 → 0 transition) resets the receiver buffer and the UxRSR to the empty state
bit 0	 URXDA: UARTx Receive Buffer Data Available bit (read-only) 1 = Receive buffer has data, at least one more character can be read 0 = Receive buffer is empty

Note 1: Refer to the "**UART**" (DS70582) section in the "*dsPIC33/PIC24 Family Reference Manual*" for information on enabling the UARTx module for transmit operation.

21.0 ENHANCED CAN (ECAN™) MODULE (dsPIC33EPXXXGP/ MC50X DEVICES ONLY)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXGP/MC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Enhanced Controller Area Network (ECAN™)" (DS70353) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

21.1 Overview


The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The dsPIC33EPXXXGP/MC50X devices contain one ECAN module.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details. The ECAN module features are as follows:

- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (Standard/Extended Identifier)
 acceptance filters
- · Three full acceptance filter masks
- DeviceNet[™] addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to Input Capture (IC2) module for time-stamping and network synchronization
- · Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.





21.2 Modes of Operation

The ECAN module can operate in one of several operation modes selected by the user. These modes include:

- · Initialization mode
- Disable mode
- Normal Operation mode
- · Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CxCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CxCTRL1<7:5>). The module does not change the mode and the OPMODEx bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

21.3 ECAN Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

21.3.1 KEY RESOURCES

- "Enhanced Controller Area Network (ECAN™)" (DS70353) in the "dsPIC33/PIC24 Family Reference Manual"
- · Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related *"dsPIC33/PIC24 Family Reference Manual"* Sections
- · Development Tools

21.4 ECAN Control Registers

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0		
—	—	CSIDL	ABAT	CANCKS	REQOP2	REQOP1	REQOP0		
bit 15							bit 8		
R-1	R-0	R-0	U-0	R/W-0	U-0	U-0	R/W-0		
OPMODE2	OPMODE1	OPMODE0	_	CANCAP			WIN		
bit 7							bit (
Legend:									
R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at F	OR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown		
bit 15-14	Unimplemen	ted: Read as 'o)'						
bit 13	CSIDL: ECAN	Nx Stop in Idle I	Node bit						
		ues module opera module opera		device enters I ode	dle mode				
bit 12	ABAT: Abort	All Pending Tra	nsmissions b	bit					
		I transmit buffe ill clear this bit		ansmission smissions are a	aborted				
bit 11	CANCKS: ECANx Module Clock (FCAN) Source Select bit								
	1 = FCAN is e 0 = FCAN is e	·							
bit 10-8	111 = Set Lis 110 = Reserv 101 = Reserv 100 = Set Co 011 = Set Lis 010 = Set Loc 001 = Set Dis	ed nfiguration moo ten Only mode opback mode	es mode le	bits					
bit 7-5	111 = Module 110 = Reserv 101 = Reserv 100 = Module		Messages n ation mode	node					
	010 = Module 001 = Module 000 = Module	e is in Loopback e is in Disable n e is in Normal C	mode node operation mod	de					
bit 4	-	ted: Read as '							
bit 3		nput capture ba		Capture Event message recei					
bit 2-1		ted: Read as '(ı'						
bit 0	-	ap Window Sele							
UIL U	1 = Uses filter	-	יטו אונ						

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
—	—	—	DNCNT4	DNCNT3	DNCNT2	DNCNT1	DNCNT0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-5	Unimplemen	ted: Read as '	0'				
bit 4-0	DNCNT<4:0>	: DeviceNet™	Filter Bit Num	iber bits			
		1 = Invalid sele npares up to Da		6 with EID<17	>		
	•						
	•						
	•						
		npares up to Da s not compare	•	7 with EID<0>			

U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0			
_	_		FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0			
bit 15	I	•					bit 8			
U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0			
_	ICODE6	ICODE5	ICODE4	ICODE3	ICODE2	ICODE1	ICODE0			
bit 7							bit			
Logondi										
Legend:	- hit		hit.		nonted hit rea	d aa 'O'				
R = Readable bitW = Writable bit-n = Value at POR'1' = Bit is set			'0' = Bit is cle	mented bit, rea						
-n = value at	POR	'1' = Bit is set		0 = Bit is cie	ared	x = Bit is unkr	IOWN			
bit 15-13	Unimplemen	ted: Read as '	0'							
bit 12-8	=	Filter Hit Num								
		1 = Reserved								
	01111 = Filte	r 15								
	•									
	•									
	• 00001 = Filter 1									
	00001 = Filter 1 $00000 = Filter 0$									
bit 7		ted: Read as '	0'							
bit 6-0	-	Interrupt Flag								
		11111 = Rese								
		IFO almost full								
		eceiver overflo								
	1000010 = K 1000001 = E	/ake-up interru rror interrupt	μ							
	1000000 = No interrupt									
	•									
	•									
	•									
		11111 = Rese								
	• •									
	•									
	0001001 = R	B9 buffer inter	rupt							
		B8 buffer inter								
		RB7 buffer inte RB6 buffer inte								
		RB5 buffer inte								
		RB4 buffer inte								
	0000011 = T	RB3 buffer inte	errupt							
		RB2 buffer inte RB1 buffer inte								

REGISTER 21-3: CxVEC: ECANx INTERRUPT CODE REGISTER

	D MALO						
	1	0-0	0-0	0-0	0-0	U-0	
DMABS1	DMABS0		—	—	—	—	
						bit 8	
					DAMO		
0-0	0-0		1	-	-	R/W-0	
—	—	FSA4	FSA3	FSA2	FSA1	FSA0	
						bit 0	
R = Readable bit W = Writable bit				nented bit, rea	d as '0'		
POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
110 = 32 buffers in RAM 101 = 24 buffers in RAM 100 = 16 buffers in RAM 011 = 12 buffers in RAM 010 = 8 buffers in RAM 001 = 6 buffers in RAM 000 = 4 buffers in RAM							
-							
11111 = Rea	d Buffer RB31	with Buffer b	its				
	DMABS<2:0: 111 = Reservent 110 = 32 buff 101 = 24 buff 100 = 16 buff 011 = 12 buff 010 = 8 buffer 001 = 6 buffer 000 = 4 buffer Unimplement FSA<4:0>: F 11111 = Rea	DMABS1 DMABS0 U-0 U-0 — — bit W = Writable to the second seco	DMABS1 DMABS0 — U-0 U-0 R/W-0 — — FSA4 bit W = Writable bit POR '1' = Bit is set DMABS 2:0>: DMA Buffer Size bits 111 = Reserved 110 = 32 buffers in RAM 101 = 24 buffers in RAM 100 = 16 buffers in RAM 011 = 12 buffers in RAM 010 = 8 buffers in RAM 010 = 6 buffers in RAM 000 = 4 buffers in RAM 000 = 4 buffers in RAM 000 = 4 buffers in RAM 011 = 6 buffers in RAM 001 = 6 buffers in RAM 001 = 8 buffers in RAM 001 = 8 buffers in RAM 000 = 4 buffers in RAM 111 = Read Buffer RB31	DMABS1 DMABS0 — — U-0 U-0 R/W-0 R/W-0 — — FSA4 FSA3 bit W = Writable bit U = Unimplen POR '1' = Bit is set '0' = Bit is clear DMABS -: :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS :0' = Bit is clear :0' = Bit is clear DMABS : DMA Buffers in RAM :0' = Bit is clear 100 = 16 buffers in RAM :01 = 12 buffers in RAM :01 = 8 buffers in RAM 001 = 6 buffers in RAM :00 = 4 buffers in RAM :00 = 4 buffers in RAM 000 = 4 buffers in RAM :0' = FIFO Area Starts with Buffer bits :1111 = Read Buffer RB31	DMABS1 DMABS0 — <th< td=""><td>DMABS1 DMABS0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 FSA4 FSA3 FSA2 FSA1 bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn DMABS 2:0>: DMA Buffer Size bits 111 = Reserved x = Bit is unkn D10 = 32 buffers in RAM 100 = 16 buffers in RAM 101 = 24 buffers in RAM 101 = 12 buffers in RAM 101 = 12 buffers in RAM 011 = 12 buffers in RAM 010 = 8 buffers in RAM 001 = 6 buffers in RAM 001 = 6 buffers in RAM 001 = 6 buffers in RAM 100 = 16 buffers in RAM 111 = Read Buffer RAM 111 = Read Buffer RB31 1111 = Read Buffer RB31</td></th<>	DMABS1 DMABS0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 FSA4 FSA3 FSA2 FSA1 bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkn DMABS 2:0>: DMA Buffer Size bits 111 = Reserved x = Bit is unkn D10 = 32 buffers in RAM 100 = 16 buffers in RAM 101 = 24 buffers in RAM 101 = 12 buffers in RAM 101 = 12 buffers in RAM 011 = 12 buffers in RAM 010 = 8 buffers in RAM 001 = 6 buffers in RAM 001 = 6 buffers in RAM 001 = 6 buffers in RAM 100 = 16 buffers in RAM 111 = Read Buffer RAM 111 = Read Buffer RB31 1111 = Read Buffer RB31	

REGISTER 21-4: CxFCTRL: ECANx FIFO CONTROL REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
_		FBP5	FBP4	FBP3	FBP2	FBP1	FBP0			
bit 15							bit 8			
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
		FNRB5	FNRB4	FNRB3	FNRB2	FNRB1	FNRB0			
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown			
bit 15-14	Unimpleme	ented: Read as '	0'							
bit 13-8	FBP<5:0>: FIFO Buffer Pointer bits									
	011111 = RB31 buffer									
	011110 = F	RB30 buffer								
	•									
	•									
	• 000001 = TRB1 buffer									
	000000 = TRB0 buffer									
bit 7-6	Unimpleme	ented: Read as '	0'							
bit 5-0	FNRB<5:0>: FIFO Next Read Buffer Pointer bits									
	011111 = RB31 buffer									
	011110 = F	RB30 buffer								
	•									
	•									
	•									
		FRB1 buffer FRB0 buffer								

REGISTER 21-5: CxFIFO: ECANx FIFO STATUS REGISTER

Legend:C = Writable bit, but only '0' can be written to clear the bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'							
bit 7							bit 0
IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF
R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
							2 0
bit 15							bit 8
_	—	ТХВО	TXBP	RXBP	TXWAR	RXWAR	EWARN
U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0

'0' = Bit is cleared

x = Bit is unknown

REGISTER 21-6: CxINTF: ECANx INTERRUPT FLAG REGISTER

'1' = Bit is set

bit 15-14	Unimplemented: Read as '0'
bit 13	TXBO: Transmitter in Error State Bus Off bit
	1 = Transmitter is in Bus Off state
	0 = Transmitter is not in Bus Off state
bit 12	TXBP: Transmitter in Error State Bus Passive bit
	1 = Transmitter is in Bus Passive state0 = Transmitter is not in Bus Passive state
bit 11	RXBP: Receiver in Error State Bus Passive bit
	1 = Receiver is in Bus Passive state 0 = Receiver is not in Bus Passive state
bit 10	TXWAR: Transmitter in Error State Warning bit
	1 = Transmitter is in Error Warning state 0 = Transmitter is not in Error Warning state
bit 9	RXWAR: Receiver in Error State Warning bit
	1 = Receiver is in Error Warning state 0 = Receiver is not in Error Warning state
bit 8	EWARN: Transmitter or Receiver in Error State Warning bit
	 1 = Transmitter or receiver is in Error Warning state 0 = Transmitter or receiver is not in Error Warning state
bit 7	IVRIF: Invalid Message Interrupt Flag bit
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 6	WAKIF: Bus Wake-up Activity Interrupt Flag bit
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 5	ERRIF: Error Interrupt Flag bit (multiple sources in CxINTF<13:8>)
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
bit 4	Unimplemented: Read as '0'
bit 3	FIFOIF: FIFO Almost Full Interrupt Flag bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 2	RBOVIF: RX Buffer Overflow Interrupt Flag bit
	1 = Interrupt request has occurred

-n = Value at POR

REGISTER 21-6: CxINTF: ECANx INTERRUPT FLAG REGISTER (CONTINUED)

- bit 1 **RBIF:** RX Buffer Interrupt Flag bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 **TBIF:** TX Buffer Interrupt Flag bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—		—	—	—	_				
bit 15							bit				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
IVRIE	WAKIE	ERRIE	—	FIFOIE	RBOVIE	RBIE	TBIE				
bit 7							bit				
Legend: R = Readab	la hit	W = Writable b	.it		montod bit rook	l oo 'O'					
n = Value a		'1' = Bit is set	אנ	0 = Onimpler	mented bit, read	x = Bit is unkr					
	IL POR	I = DILIS SEL			areu		IOWI				
bit 15-8	Unimplemen	ted: Read as '0	,								
bit 7	-	Message Inter		bit							
		request is enabl	•	~							
		request is not er									
bit 6	WAKIE: Bus Wake-up Activity Interrupt Enable bit										
		1 = Interrupt request is enabled									
		request is not er									
bit 5		ERRIE: Error Interrupt Enable bit									
		request is enabl request is not er									
bit 4		ted: Read as '0									
bit 3	-			o hit							
DIL J		FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt request is enabled									
		request is not er									
bit 2	RBOVIE: RX Buffer Overflow Interrupt Enable bit										
	1 = Interrupt request is enabled										
	0 = Interrupt request is not enabled										
bit 1		ffer Interrupt En									
		equest is enabl									
		request is not er	nabled								
	•	•									
bit 0	TBIE: TX Buf	fer Interrupt Ena request is enabl	able bit								

REGISTER 21-7: CXINTE: ECANX INTERRUPT ENABLE REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0
		TERR	CNT<7:0>			
						bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0
		RERR	CNT<7:0>			
						bit 0
oit	W = Writable b	it	U = Unimplemented bit, read as '0'			
OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is un			nown
	R-0	R-0 R-0 it W = Writable b	TERR R-0 R-0 R-0 RERR it W = Writable bit	TERRCNT<7:0> R-0 R-0 R-0 RERRCNT<7:0> RERRCNT<7:0>	TERRCNT<7:0> R-0 R-0 R-0 RERRCNT<7:0> RERRCNT	TERRCNT<7:0> R-0 R-0 R-0 R-0 RERRCNT<7:0> Revenue U = Unimplemented bit, read as '0'

bit 7-0 **RERRCNT<7:0>:** Receive Error Count bits

REGISTER 21-9: CxCFG1: ECANx BAUD RATE CONFIGURATION REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SJW1 | SJW0 | BRP5 | BRP4 | BRP3 | BRP2 | BRP1 | BRP0 |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	Unimplemented: Read as '0'
----------	----------------------------

bit 7-6	SJW<1:0>: Synchronization Jump Width bits
	11 = Length is 4 x TQ
	$10 = \text{Length is } 3 \times \text{Tq}$
	$01 = \text{Length is } 2 \times \text{T} Q$
	$00 = \text{Length is } 1 \times \text{Tq}$

```
bit 5-0 BRP<5:0>: Baud Rate Prescaler bits
```

```
11 1111 = TQ = 2 x 64 x 1/FCAN
```

•

- 00 0010 = TQ = 2 x 3 x 1/FCAN 00 0001 = TQ = 2 x 2 x 1/FCAN
- 00 0000 = Tq = 2 x 1 x 1/FCAN

U-0	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x				
—	WAKFIL		—		SEG2PH2	SEG2PH1	SEG2PH0				
bit 15							bit				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
SEG2PHTS	S SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
bit 15	Unimplemen	nted: Read as '	0'								
bit 14	WAKFIL: Sel	lect CAN Bus L	ine Filter for V	Vake-up bit							
		N bus line filter									
		line filter is not		e-up							
bit 13-11	Unimplemented: Read as '0'										
bit 10-8	SEG2PH<2:0>: Phase Segment 2 bits										
	111 = Length is 8 x TQ										
	•										
	•										
	000 = Length	n is 1 x To									
bit 7	-		nt 2 Time Sele	ct bit							
	SEG2PHTS: Phase Segment 2 Time Select bit 1 = Freely programmable										
		n of SEG1PHx I	bits or Informa	tion Processin	g Time (IPT), w	hichever is gre	ater				
bit 6	SAM: Sample of the CAN Bus Line bit										
		s sampled threes sampled once									
bit 5-3	SEG1PH<2:0>: Phase Segment 1 bits										
	111 = Length is 8 x TQ										
	•										
	•										
	•										
	-	000 = Length is 1 x TQ									
bit 2-0		>: Propagation	Time Segmen	t bits							
	111 = Length	111 = Length is 8 x TQ									
	•										
	•										

REGISTER 21-10: CxCFG2: ECANx BAUD RATE CONFIGURATION REGISTER 2

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN15	FLTEN14	FLTEN13	FLTEN12	FLTEN11	FLTEN10	FLTEN9	FLTEN8
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
FLTEN7	FLTEN6	FLTEN5	FLTEN4	FLTEN3	FLTEN2	FLTEN1	FLTEN0
bit 7							bit 0
Legend:							

REGISTER 21-11: CxFEN1: ECANx ACCEPTANCE FILTER ENABLE REGISTER 1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0

FLTEN<15:0>: Enable Filter n to Accept Messages bits

1 = Enables Filter n

0 = Disables Filter n

REGISTER 21-12: CxBUFPNT1: ECANx FILTER 0-3 BUFFER POINTER REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F3BF	><3:0>		F2BP<3:0>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F1BF	><3:0>			F0BF	P<3:0>		
bit 7							bit C	
Legend:								
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is un		x = Bit is unkr	known	
bit 15-12	F3BP<3:0>	: RX Buffer Mas	k for Filter 3 b	oits				
	1110 = Filte •	r hits received in r hits received in r hits received in	n RX Buffer 14					
	0001	er hits received in er hits received in						
bit 11-8	F2BP<3:0>	RX Buffer Mas	k for Filter 2 b	oits (same value	s as bits<15:1	2>)		
bit 7-4	F1BP<3:0>	RX Buffer Mas	k for Filter 1 b	oits (same value	s as bits<15:12	2>)		
	F0BP<3:0>: RX Buffer Mask for Filter 0							

REGISTER 21-13: CxBUFPNT2: ECANx FILTER 4-7 BUFFER POINTER REGISTER 2

R/W-0								
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F7BF	°<3:0>			F6BF	P<3:0>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F5BF	°<3:0>		F4BP<3:0>				
bit 7							bit 0	
Legend:								
R = Readable bi	t	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set		'0' = Bit is cleare	d	x = Bit is unknown				

	1110 = Filter hits received in RX Buffer 14
	•
	0001 = Filter hits received in RX Buffer 1
	0000 = Filter hits received in RX Buffer 0
bit 11-8	F6BP<3:0>: RX Buffer Mask for Filter 6 bits (same values as bits<15:12>)
bit 7-4	F5BP<3:0>: RX Buffer Mask for Filter 5 bits (same values as bits<15:12>)
bit 3-0	F4BP<3:0>: RX Buffer Mask for Filter 4 bits (same values as bits<15:12>)

REGISTER 21-14: CxBUFPNT3: ECANx FILTER 8-11 BUFFER POINTER REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	F11BF	P<3:0>			F10B	SP<3:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F9BP<3:0>					F8B	P<3:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
bit 15-12	1111 = Filter 1110 = Filter • • • •	RX Buffer Mar hits received ir hits received ir hits received ir hits received ir	n RX FIFO bu n RX Buffer 1 n RX Buffer 1	iffer 4			
bit 11-8	F10BP<3:0>	: RX Buffer Ma	sk for Filter 1	0 bits (same val	ues as bits<1	5:12>)	
bit 7-4	F9BP<3:0>:	RX Buffer Mas	k for Filter 9 b	oits (same value	s as bits<15:1	2>)	
bit 3-0	F8BP<3:0>:	RX Buffer Mas	k for Filter 8 k	oits (same value	s as bits<15:1	2>)	

© 2011-2013 Microchip Technology Inc.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	F15B	P<3:0>			F14BP<3:0>			
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
1010 0		P<3:0>				P<3:0>	1010 0	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at	t POR	'1' = Bit is set	:	'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-12	F15BP<3:0>: RX Buffer Mask for Filter 15 bits 1111 = Filter hits received in RX FIFO buffer 1110 = Filter hits received in RX Buffer 14 • • 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0001 = Filter hits received in RX Buffer 1 0000 = Filter hits received in RX Buffer 0							
bit 11-8	F14BP<3:0;	RX Buffer Ma	sk for Filter 1	4 bits (same val	ues as bits<15	:12>)		
bit 7-4	F13BP<3:0;	RX Buffer Ma	sk for Filter 1	3 bits (same val	ues as bits<15	:12>)		
bit 3-0	F12BP<3:0>: RX Buffer Mask for Filter 12 bits (same values as bits<15:12>)							

REGISTER 21-15: CxBUFPNT4: ECANx FILTER 12-15 BUFFER POINTER REGISTER 4

REGISTER 21-16: CxRXFnSID: ECANx ACCEPTANCE FILTER n STANDARD IDENTIFIER REGISTER (n = 0-15)

RW-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x R/W-x SID10 SID9 SID8 SID7 SID6 SID5 SID4 SID3 bit 15 bit 15 bit 8 bit 8 bit 8 bit 8 bit 8 R/W-x R/W-x R/W-x U-0 R/W-x U-0 R/W-x R/W-x SID2 SID1 SID0 - EXIDE - EID17 EID16 bit 7 5ID2 SID1 SID0 - EXIDE - EID17 EID16 bit 7 - - EID17 EID16 bit 0 bit 0 Legend: R Readable bit W = Writable bit U = Unimplemented bit, read as '0' - <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>								
bit 15 bit 2 bit 3 bit 8 bit 8 bit 8 bit 7 bit 7 bit 9 bit 7 bit 0 bit 0 bit 7 bit 0 bit 0 bit 7 bit 0 bit 0 bit 0 bit 1 bit 9 bit 1 bit 9 bit 1 bit 1 bit 9 bit 1	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
R/W-x R/W-x U-0 R/W-x U-0 R/W-x R/W-x SID2 SID1 SID0 - EXIDE - EID17 EID16 bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 SID<10:>: Standard Identifier bits 1 = Message address bit, SIDx, must be '1' to match filter 0 = Message address bit, SIDx, must be '0' to match filter bit 4 Unimplemented: Read as '0' bit 3 EXIDE: Extended Identifier Enable bit If MIDE = 1: 1 = Matches only messages with Extended Identifier addresses 0 = Matches only messages with Standard Identifier addresses 0 = Matches only messages with Standard Identifier addresses Ignores EXIDE bit. Ignores EXIDE bit. bit 2 Unimplemented: Read as '0' bit 1-0 EID EID bit 1-0 EID Extended Identifier bits 1 = Message address bit, EIDx, must be '1' to match filter	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
SID2 SID1 SID0 — EXIDE — EID17 EID16 bit 7 bit 0	bit 15	÷						bit 8
SID2 SID1 SID0 — EXIDE — EID17 EID16 bit 7 bit 0								
bit 7 bit 0 Legend: W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 SID<10:0>: Standard Identifier bits 1 = Message address bit, SIDx, must be '1' to match filter x = Bit is unknown bit 15-5 SID<10:0>: Standard Identifier bits 1 = Message address bit, SIDx, must be '1' to match filter x = Bit is unknown bit 4 Unimplemented: Read as '0' bit 3 EXIDE: Extended Identifier Enable bit If MIDE = 1: 1 = Matches only messages with Extended Identifier addresses 0 = Matches only messages with Standard Identifier addresses 0 = Matches only messages with Standard Identifier addresses If MIDE = 0: Ignores EXIDE bit. bit 2 Unimplemented: Read as '0' bit 1-0 EID<17:16>: Extended Identifier bits 1 = Message address bit, EIDx, must be '1' to match filter 1 = Message address bit, EIDx, must be '1' to match filter	R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 SID<10:0>: Standard Identifier bits 1 = Message address bit, SIDx, must be '1' to match filter 0 = Message address bit, SIDx, must be '1' to match filter 0 = Message address bit, SIDx, must be '0' to match filter bit 4 Unimplemented: Read as '0' bit 3 EXIDE: Extended Identifier Enable bit If MIDE = 1: 1 = Matches only messages with Extended Identifier addresses 0 = Matches only messages with Standard Identifier addresses If MIDE = 0: Ignores EXIDE bit. bit 2 Unimplemented: Read as '0' bit 1-0 EID<17:16>: Extended Identifier bits 1 = Message address bit, EIDx, must be '1' to match filter	SID2	SID1	SID0	_	EXIDE		EID17	EID16
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 SID<10:0>: Standard Identifier bits 1 = Message address bit, SIDx, must be '1' to match filter 0 = Message address bit, SIDx, must be '1' to match filter 0 = Message address bit, SIDx, must be '0' to match filter bit 4 Unimplemented: Read as '0' bit 3 EXIDE: Extended Identifier Enable bit If MIDE = 1: 1 = Matches only messages with Extended Identifier addresses 0 = Matches only messages with Standard Identifier addresses 0 = Matches only messages with Standard Identifier addresses 1f MIDE = 0: Ignores EXIDE bit. bit 2 Unimplemented: Read as '0' bit 1-0 EID a Matches bit, EIDx, must be '1' to match filter	bit 7							bit 0
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 SID<10:0>: Standard Identifier bits 1 = Message address bit, SIDx, must be '1' to match filter 0 = Message address bit, SIDx, must be '1' to match filter 0 = Message address bit, SIDx, must be '0' to match filter bit 4 Unimplemented: Read as '0' bit 3 EXIDE: Extended Identifier Enable bit If MIDE = 1: 1 = Matches only messages with Extended Identifier addresses 0 = Message suith Standard Identifier addresses 0 = Matches only messages with Standard Identifier addresses 1 = Matches only messages with Standard Identifier addresses 1 = Matches only messages with Standard Identifier addresses 1 f MIDE = 0: Ignores EXIDE bit. Ignores EXIDE bit. bit 2 Unimplemented: Read as '0' Imatches is '1' to match filter bit 1-0 EID<17:16>: Extended Identifier bits 1 = Message address bit, EIDx, must be '1' to match filter								
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15-5 SID<10:0>: Standard Identifier bits 1 = Message address bit, SIDx, must be '1' to match filter o = Message address bit, SIDx, must be '1' to match filter 0' = Bit is cleared x = Bit is unknown bit 4 Unimplemented: Read as '0' bit 3 EXIDE: Extended Identifier Enable bit If MIDE = 1: 1 = Matches only messages with Extended Identifier addresses 0 = Matches only messages with Standard Identifier addresses If MIDE = 0: Ignores EXIDE bit. If MIDE = 0: Ignores EXIDE bit. bit 2 Unimplemented: Read as '0' EID<17:16>: Extended Identifier bits 1 = Message address bit, EIDx, must be '1' to match filter 1 = Message address bit, EIDx, must be '1' to match filter	Legend:							
bit 15-5 SID<10:0>: Standard Identifier bits 1 = Message address bit, SIDx, must be '1' to match filter 0 = Message address bit, SIDx, must be '0' to match filter bit 4 Unimplemented: Read as '0' bit 3 EXIDE: Extended Identifier Enable bit If MIDE = 1: 1 = Matches only messages with Extended Identifier addresses 0 = Matches only messages with Standard Identifier addresses 0 = Matches only messages with Standard Identifier addresses 1 f MIDE = 0: Ignores EXIDE bit. bit 2 Unimplemented: Read as '0' bit 1-0 EID<17:16>: Extended Identifier bits 1 = Message address bit, EIDx, must be '1' to match filter	R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
1 = Message address bit, SIDx, must be '1' to match filter 0 = Message address bit, SIDx, must be '0' to match filter bit 4 Unimplemented: Read as '0' bit 3 EXIDE: Extended Identifier Enable bit If MIDE = 1: 1 = Matches only messages with Extended Identifier addresses 0 = Matches only messages with Standard Identifier addresses 0 = Matches only messages with Standard Identifier addresses If MIDE = 0: Ignores EXIDE bit. bit 2 Unimplemented: Read as '0' bit 1-0 EID I= Message address bit, EIDx, must be '1' to match filter	-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
If MIDE = 1: 1 = Matches only messages with Extended Identifier addresses 0 = Matches only messages with Standard Identifier addresses If MIDE = 0: Ignores EXIDE bit. bit 2 Unimplemented: Read as '0' bit 1-0 EID<17:16>: Extended Identifier bits 1 = Message address bit, EIDx, must be '1' to match filter	bit 4	0 = Message	address bit, SI	Dx, must be '				
bit 1-0 EID<17:16>: Extended Identifier bits 1 = Message address bit, EIDx, must be '1' to match filter	bit 3	<u>If MIDE = 1:</u> 1 = Matches 0 = Matches <u>If MIDE = 0:</u>	only messages only messages	with Extende				
1 = Message address bit, EIDx, must be '1' to match filter	bit 2	Unimplemen	ted: Read as '	כ'				
	bit 1-0	EID<17:16>:	Extended Iden	tifier bits				
		•						

REGISTER 21-17: CxRXFnEID: ECANx ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 15							bit 8

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Message address bit, EIDx, must be '1' to match filter

0 = Message address bit, EIDx, must be '0' to match filter

REGISTER 21-18: CxFMSKSEL1: ECANx FILTER 7-0 MASK SELECTION REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MS	SK<1:0>	F6MSI	<<1:0>	F5MS	K<1:0>	F4MS	K<1:0>
bit 15		1					bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MS	SK<1:0>	F2MS	<<1:0>	F1MS	K<1:0>	F0MS	K<1:0>
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
	01 = Accept	ed ance Mask 2 reo ance Mask 1 reo ance Mask 0 reo	gisters contain	mask			
bit 13-12	F6MSK<1:0	>: Mask Source	for Filter 6 bit	s (same values	s as bits<15:14	>)	
bit 11-10	F5MSK<1:0	>: Mask Source	for Filter 5 bit	s (same values	s as bits<15:14	>)	
bit 9-8	F4MSK<1:0	>: Mask Source	for Filter 4 bit	s (same values	s as bits<15:14	>)	
bit 7-6	F3MSK<1:0	>: Mask Source	for Filter 3 bit	s (same values	s as bits<15:14	>)	
bit 5-4	F2MSK<1:0	>: Mask Source	for Filter 2 bit	s (same values	s as bits<15:14	>)	
bit 3-2	F1MSK<1:0	>: Mask Source	for Filter 1 bit	s (same values	s as bits<15:14	>)	

REGISTER 21-19: CxFMSKSEL2: ECANx FILTER 15-8 MASK SELECTION REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F15M	ISK<1:0>	F14MS	K<1:0>	F13MS	SK<1:0>	F12MS	K<1:0>
bit 15							bit 8
		54446	5444			5444.0	
R/W-0			R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F11M	ISK<1:0>	F10MS	K<1:0>	F9MS	K<1:0>	F8MSI	<<1:0>
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
bit 15 14	ELEMOK A	n. Maak Saura	o for Filtor 15	hita			
	11 = Reserv 10 = Accepta 01 = Accepta 00 = Accepta	ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg	gisters contair gisters contair gisters contair	n mask n mask n mask			
	11 = Reserv 10 = Accepta 01 = Accepta 00 = Accepta	ed ance Mask 2 reg ance Mask 1 reg	gisters contair gisters contair gisters contair	n mask n mask n mask	ies as bits<15:	14>)	
bit 13-12	11 = Reserv 10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:0	ed ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg	gisters contair gisters contair gisters contair gisters contair e for Filter 14	n mask n mask n mask n mask bits (same valu			
bit 15-14 bit 13-12 bit 11-10 bit 9-8	11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:0 F13MSK<1:0	ed ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg 0>: Mask Source	gisters contair gisters contair gisters contair gisters contair e for Filter 14 e for Filter 13	n mask n mask n mask n mask bits (same valu bits (same valu	ies as bits<15:	14>)	
bit 13-12 bit 11-10	11 = Reserv 10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:0 F13MSK<1:0 F12MSK<1:0	ed ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg 0>: Mask Source 0>: Mask Source	gisters contair gisters contair gisters contair e for Filter 14 e for Filter 13 e for Filter 12	n mask n mask n mask bits (same valu bits (same valu bits (same valu	ies as bits<15: ies as bits<15:	14>) 14>)	
bit 13-12 bit 11-10 bit 9-8	11 = Reserv 10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:0 F13MSK<1:0 F12MSK<1:0 F11MSK<1:0	ed ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg 0>: Mask Source 0>: Mask Source 0>: Mask Source	gisters contair gisters contair gisters contair e for Filter 14 e for Filter 13 e for Filter 12 e for Filter 11	n mask n mask n mask bits (same valu bits (same valu bits (same valu bits (same valu	ies as bits<15: ies as bits<15: es as bits<15:′	14>) 14>) 14>)	
bit 13-12 bit 11-10 bit 9-8 bit 7-6	11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta F14MSK<1:0 F13MSK<1:0 F11MSK<1:0 F11MSK<1:0	ed ance Mask 2 reg ance Mask 1 reg ance Mask 0 reg 0>: Mask Source 0>: Mask Source 0>: Mask Source	gisters contair gisters contair gisters contair e for Filter 14 e for Filter 13 e for Filter 12 e for Filter 11 e for Filter 10	n mask n mask n mask bits (same valu bits (same valu bits (same valu bits (same valu bits (same valu	ies as bits<15: ies as bits<15: es as bits<15: ies as bits<15:	14>) 14>) 14>) 14>)	

REGISTER 21-20:	CxRXMnSID: ECANx ACCEPTANCE FILTER MASK n STANDARD IDENTIFIER
	REGISTER (n = 0-2)

		-	-						
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3		
bit 15							bit 8		
R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x		
SID2	SID1	SID0	-	MIDE	_	EID17	EID16		
bit 7							bit C		
<u> </u>									
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
-n = Value a	at POR	'1' = Bit is set	:	'0' = Bit is cleared x = Bit is unknown					
bit 15-5	SID<10:0>: S	Standard Identi	fier bits						
		bit, SIDx, in filte is a don't care i							
bit 4	Unimplemer	nted: Read as '	0'						
bit 3	MIDE: Identif	fier Receive Mo	de bit						
	0 = Matches		or extended a	d or extended ac address messag SID/EID))		•			
bit 2	Unimplemer	nted: Read as '	0'						
bit 1-0	EID<17:16>:	Extended Iden	tifier bits						
		bit, EIDx, in fill is a don't care							

REGISTER 21-21: CxRXMnEID: ECANx ACCEPTANCE FILTER MASK n EXTENDED IDENTIFIER REGISTER (n = 0-2)

R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
Legend:								
bit 7							bit 0	
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
							511.0	
bit 15	•		•	•			bit 8	
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 EID<15:0>: Extended Identifier bits

1 = Includes bit, EIDx, in filter comparison

0 = EIDx bit is a don't care in filter comparison

REGISTER 21-22: CxRXFUL1: ECANx RECEIVE BUFFER FULL REGISTER 1

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXFUL15	RXFUL14	RXFUL13	RXFUL12	RXFUL11	RXFUL10	RXFUL9	RXFUL8
bit 15							bit 8

| R/C-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| RXFUL7 | RXFUL6 | RXFUL5 | RXFUL4 | RXFUL3 | RXFUL2 | RXFUL1 | RXFUL0 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but on	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXFUL<15:0>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (cleared by user software)

REGISTER 21-23: CxRXFUL2: ECANx RECEIVE BUFFER FULL REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but only '	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 **RXFUL<31:16>:** Receive Buffer n Full bits

1 = Buffer is full (set by module)

0 = Buffer is empty (cleared by user software)

R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
bit 15							bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0

REGISTER 21-24: CxRXOVF1: ECANx RECEIVE BUFFER OVERFLOW REGISTER 1

RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0
bit 7							bit 0
Legend:		C = Writable b	oit, but only '0'	can be writter	n to clear the bit		

Legend:	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 RXOVF<15:0>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

REGISTER 21-25: CxRXOVF2: ECANx RECEIVE BUFFER OVERFLOW REGISTER 2

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 |
| bit 15 | | | | | | | bit 8 |

| R/C-0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 |
| bit 7 | | | | | | | bit 0 |

Legend:	C = Writable bit, but or	C = Writable bit, but only '0' can be written to clear the bit				
R = Readable bit	W = Writable bit	W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-0 RXOVF<31:16>: Receive Buffer n Overflow bits

1 = Module attempted to write to a full buffer (set by module)

0 = No overflow condition (cleared by user software)

	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXENn	TXABTn	TXLARBn	TXERRn	TXREQn	RTRENn	TXnPRI1	TXnPRI0			
bit 15	·	•					bit 8			
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
TXENm	TXABTm ⁽¹⁾	TXLARBm ⁽¹⁾	TXERRm ⁽¹⁾	TXREQm	RTRENm	TXmPRI1	TXmPRI0			
bit 7							bit C			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-8	See Definitior	n for bits<7:0>,	Controls Buffe	er n						
bit 7	TXENm: TX/F	TXENm: TX/RX Buffer Selection bit								
	1 = Buffer TRBn is a transmit buffer 0 = Buffer TRBn is a receive buffer									
bit 6	TXABTm: Message Aborted bit ⁽¹⁾ 1 = Message was aborted									
	0 = Message completed transmission successfully									
hit 5	TXLARBm: Message Lost Arbitration bit ⁽¹⁾									
bit 5	-	-		-						
bit 5	TXLARBm: N 1 = Message	Aessage Lost A	while being se	ent						
	TXLARBm: N 1 = Message 0 = Message	Aessage Lost A lost arbitration did not lose arl	wbitration bit ⁽¹⁾ while being se pitration while	ent being sent						
bit 5 bit 4	TXLARBm: N 1 = Message 0 = Message TXERRm: En	Aessage Lost A lost arbitration did not lose arl ror Detected D	wbitration bit ⁽¹⁾ while being se pitration while uring Transmis	ent being sent ssion bit ⁽¹⁾						
	TXLARBm: N 1 = Message 0 = Message TXERRm: En 1 = A bus erro	Message Lost A lost arbitration did not lose arl ror Detected D or occurred wh	whitration bit ⁽¹⁾ while being se bitration while uring Transmis ile the messag	ent being sent ssion bit ⁽¹⁾ e was being s						
	TXLARBm: N 1 = Message 0 = Message TXERRm: En 1 = A bus erro 0 = A bus erro	Message Lost A lost arbitration did not lose arl ror Detected D or occurred whi or did not occur	while being se oitration while uring Transmis ile the messag r while the mes	ent being sent ssion bit ⁽¹⁾ e was being s						
bit 4	TXLARBm: N 1 = Message 0 = Message TXERRm: En 1 = A bus erro 0 = A bus erro TXREQm: Me	Message Lost A lost arbitration did not lose arl ror Detected D or occurred whi or did not occur essage Send R	while being se bitration while uring Transmis ile the messag r while the mes request bit	ent being sent ssion bit ⁽¹⁾ e was being s ssage was bein	ng sent	n the message i	s successfully			
bit 4	TXLARBm: N 1 = Message 0 = Message TXERRm: En 1 = A bus erro 0 = A bus erro TXREQm: Me 1 = Requests sent	Message Lost A lost arbitration did not lose arl ror Detected D or occurred whi or did not occur essage Send R a that a message	while being se bitration while uring Transmis ile the messag while the mess equest bit ge be sent; the	ent being sent ssion bit ⁽¹⁾ e was being s ssage was bein bit automatica	ng sent ally clears wher	n the message i	s successfully			
bit 4 bit 3	TXLARBm: N 1 = Message 0 = Message TXERRm: Err 1 = A bus erro 0 = A bus erro TXREQm: Me 1 = Requests sent 0 = Clearing	Message Lost A lost arbitration did not lose and ror Detected Di or occurred whi or did not occur essage Send R that a message the bit to '0' wh	while being se bitration while uring Transmis ile the messag r while the mess request bit ge be sent; the	ent being sent ssion bit ⁽¹⁾ e was being s ssage was bein bit automatica ts a message a	ng sent ally clears wher	n the message i	s successfully			
bit 4 bit 3	TXLARBm: N 1 = Message 0 = Message TXERRm: En 1 = A bus erro 0 = A bus erro TXREQm: Me 1 = Requests sent 0 = Clearing RTRENm: Au	Message Lost A lost arbitration did not lose arl ror Detected Di or occurred whi or did not occur essage Send R is that a message the bit to '0' whi to-Remote Tra	while being se pitration while uring Transmis ile the messag r while the mess equest bit ge be sent; the hile set request nsmit Enable I	ent being sent ssion bit ⁽¹⁾ e was being s ssage was bein bit automatica is a message a bit	ng sent ally clears wher abort	n the message i	s successfully			
bit 4 bit 3	TXLARBm: N 1 = Message 0 = Message TXERRm: En 1 = A bus erro 0 = A bus erro TXREQm: Me 1 = Requests sent 0 = Clearing RTRENm: Au 1 = When a re	Message Lost A lost arbitration did not lose and ror Detected Di or occurred whi or did not occur essage Send R that a message the bit to '0' wh	while being se pitration while uring Transmis ile the messag while the mess equest bit ge be sent; the nile set request nsmit Enable I is received, T	ent being sent ssion bit ⁽¹⁾ e was being s ssage was bein bit automatica is a message a bit XREQ will be s	ng sent ally clears wher abort set	n the message i	s successfully			
bit 4 bit 3 bit 2	TXLARBm: N 1 = Message 0 = Message TXERRm: En 1 = A bus erro 0 = A bus erro TXREQm: Me 1 = Requests sent 0 = Clearing RTRENm: Au 1 = When a re 0 = When a re	Message Lost A lost arbitration did not lose and ror Detected D or occurred whi or did not occur essage Send R is that a message the bit to '0' whi to-Remote Tra emote transmit	while being se pitration while uring Transmis ile the messag while the mess equest bit ge be sent; the nile set request nsmit Enable I is received, T is received, T	ent being sent ssion bit ⁽¹⁾ e was being s ssage was bein bit automatica ts a message a bit XREQ will be s XREQ will be s	ng sent ally clears wher abort set	n the message i	s successfull			
bit 4 bit 3 bit 2	TXLARBm: N 1 = Message 0 = Message TXERRm: En 1 = A bus erro 0 = A bus erro TXREQm: Me 1 = Requests sent 0 = Clearing RTRENm: Au 1 = When a re 0 = When a re 1 = Highest	Message Lost A lost arbitration did not lose and ror Detected Do or occurred whi or did not occur essage Send R the bit to '0' wh to-Remote Tra emote transmit emote transmit >: Message Tra message priori	Arbitration bit ⁽¹⁾ while being se bitration while uring Transmis ile the messag r while the mess request bit ge be sent; the hile set request nsmit Enable I is received, T2 is received, T2 ansmission Pri ty	ent being sent ssion bit ⁽¹⁾ e was being s ssage was bein bit automatica ts a message a bit XREQ will be s XREQ will be s	ng sent ally clears wher abort set	n the message i	s successfull			
bit 4	TXLARBm: N 1 = Message 0 = Message TXERRm: En 1 = A bus erro 0 = A bus erro TXREQm: Me 1 = Requests sent 0 = Clearing RTRENm: Au 1 = When a re 0 = When a re 1 = Highest 10 = High inte	Message Lost A lost arbitration did not lose and ror Detected Do or occurred whi or did not occur essage Send R the bit to '0' wh to-Remote Tra emote transmit emote transmit >: Message Tra	Arbitration bit ⁽¹⁾ while being se bitration while uring Transmis ile the messag r while the mess request bit ge be sent; the hile set request nsmit Enable I is received, T2 is received, T2 ansmission Pri ty sage priority	ent being sent ssion bit ⁽¹⁾ e was being s ssage was bein bit automatica ts a message a bit XREQ will be s XREQ will be s	ng sent ally clears wher abort set	n the message i	s successfull			

REGISTER 21-26: CxTRmnCON: ECANx TX/RX BUFFER mn CONTROL REGISTER

Note: The buffers, SID, EID, DLC, Data Field, and Receive Status registers are located in DMA RAM.

21.5 ECAN Message Buffers

ECAN Message Buffers are part of RAM memory. They are not ECAN Special Function Registers. The user application must directly write into the RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

BUFFER 21-1: ECAN™ MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
	—	_	SID10	SID9	SID8	SID7	SID6			
bit 15							bit 8			
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE			
bit 7							bit 0			
Legend:										
R = Readabl	R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15-13	Unimplemen	ted: Read as '	כי							
bit 12-2	SID<10:0>: S	Standard Identifi	ier bits							
bit 1	SRR: Substitu	ute Remote Re	quest bit							
	When IDE =	When IDE = 0 :								
	1 = Message	will request rer	note transmis	ssion						
	0 = Normal m	nessage								
	When IDE = 1	<u>1:</u>								
	The SRR bit r	The SRR bit must be set to '1'.								
bit 0	IDE: Extende	d Identifier bit								
	1 = Message	will transmit Ex	tended Ident	ifier						
	0 = Message	will transmit St	andard Identi	fier						

BUFFER 21-2: ECAN™ MESSAGE BUFFER WORD 1

U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	—	_	EID17	EID16	EID15	EID14	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
EID13	EID12	EID11	EID10	EID9	EID8	EID7	EID6	
bit 7							bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at P	= Value at POR '1' = Bit is set '0' = Bit is cleared x =		x = Bit is unkr	a = Bit is unknown				

bit 15-12 Unimplemented: Read as '0'

bit 11-0 EID<17:6>: Extended Identifier bits

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1				
bit 15							bit 8				
U-x	U-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
—	—	—	RB0	DLC3	DLC2	DLC1	DLC0				
bit 7							bit 0				
Lonondi											
Legend:	l. h.:.		L.11			-l (O)					
R = Readable bit W = Writable bit				•	mented bit, read						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown					
bit 15-10	EID<5:0>: E	xtended Identifi	er bits								
bit 9	RTR: Remot	RTR: Remote Transmission Request bit									
	When IDE = 1:										
	•	1 = Message will request remote transmission									
	0 = Normal n	0									
	When IDE = The RTR bit										
h :+ 0	RB1: Reserv										
bit 8			or CAN proto								
		et this bit to '0' p	•	0001.							
bit 7-5	•	nted: Read as '	0								
bit 4	RB0: Reserv										
	User must se	et this bit to '0' p	per CAN proto	ocol.							
hit 2 0		DLC - 2:0 - Data Langth Code hite									

BUFFER 21-3: ECAN™ MESSAGE BUFFER WORD 2

bit 3-0 DLC<3:0>: Data Length Code bits

BUFFER 21-4: ECAN[™] MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
			Ву	/te 1					
bit 15							bit 8		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
			Ву	rte 0					
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is un			nown			

bit 15-8 Byte 1<15:8>: ECAN Message Byte 1 bits

bit 7-0 Byte 0<7:0>: ECAN Message Byte 0 bits

BUFFER 21-5: ECAN™ MESSAGE BUFFER WORD 4

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 3			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	/te 2			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	

bit 15-8 Byte 3<15:8>: ECAN Message Byte 3 bits

bit 7-0 Byte 2<7:0>: ECAN Message Byte 2 bits

BUFFER 21-6: ECAN™ MESSAGE BUFFER WORD 5

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			В	yte 5			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
				yte 4			
bit 7				-			bit 0
Legend:							
R = Readable I	adable bit W = Writable bit U = Unimplemented bit, read as '0'				ad as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	

bit 15-8 Byte 5<15:8>: ECAN Message Byte 5 bits

bit 7-0 Byte 4<7:0>: ECAN Message Byte 4 bits

BUFFER 21-7: ECAN™ MESSAGE BUFFER WORD 6

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 7			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Ву	rte 6			
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit U = Unim			U = Unimpler	Jnimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	

bit 15-8 Byte 7<15:8>: ECAN Message Byte 7 bits

bit 7-0 Byte 6<7:0>: ECAN Message Byte 6 bits

BUFFER 21-8: ECAN[™] MESSAGE BUFFER WORD 7

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	FILHIT4 ⁽¹⁾	FILHIT3 ⁽¹⁾	FILHIT2 ⁽¹⁾	FILHIT1 ⁽¹⁾	FILHITO ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	_			—
bit 7							bit 0
Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	FILHIT<4:0>: Filter Hit Code bits ⁽¹⁾
	Encodes number of filter that resulted in writing this buffer.
bit 7-0	Unimplemented: Read as '0'

Note 1: Only written by module for receive buffers, unused for transmit buffers.

NOTES:

22.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Charge Time Measurement Unit (CTMU)" (DS70661) in the "dsPIC33/PIC24 Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:

- Four Edge Input Trigger Sources
- Polarity Control for Each Edge Source
- Control of Edge Sequence
- Control of Response to Edges
- · Precise Time Measurement Resolution of 1 ns
- Accurate Current Source Suitable for Capacitive Measurement
- On-Chip Temperature Measurement using a Built-in Diode

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance or generate output pulses that are independent of the system clock.

The CTMU module is ideal for interfacing with capacitive-based sensors. The CTMU is controlled through three registers: CTMUCON1, CTMUCON2 and CTMUICON. CTMUCON1 and CTMUCON2 enable the module and control edge source selection, edge source polarity selection and edge sequencing. The CTMUICON register controls the selection and trim of the current source.

FIGURE 22-1: CTMU BLOCK DIAGRAM



5: The switch connected to ADC CH0 is closed when IDISSEN (CTMUCON1<9>) = 1, and opened when IDISSEN = 0.

22.1 CTMU Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

22.1.1 KEY RESOURCES

- "Charge Time Measurement Unit (CTMU)" (DS70661) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- · Development Tools

22.2 CTMU Control Registers

REGISTER	22-1: CTM	UCON1: CTM	J CONTROL	- REGISTER	1				
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CTMUEN		CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN ⁽¹⁾	CTTRIG		
bit 15							bit 8		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—		—	_	—		—			
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable b	oit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			own		
bit 15	CTMUEN: C ⁻ 1 = Module i 0 = Module i								
bit 14	Unimplemen	nted: Read as '0	,						
bit 13	CTMUSIDL:	CTMU Stop in Ic	lle Mode bit						
		nues module ope es module opera			dle mode				
bit 12	TGEN: Time	Generation Ena	ble bit						
		edge delay gene edge delay gen							
bit 11	EDGEN: Edg	e Enable bit							
	 1 = Hardware modules are used to trigger edges (TMRx, CTEDx, etc.) 0 = Software is used to trigger edges (manual set of EDGxSTAT) 								

REGISTER 22-1: CTMUCON1: CTMU CONTROL REGISTER 1

- bit 10 EDGSEQEN: Edge Sequence Enable bit
 - 1 = Edge 1 event must occur before Edge 2 event can occur
 - 0 = No edge sequence is needed
- bit 9 IDISSEN: Analog Current Source Control bit⁽¹⁾
 - 1 = Analog current source output is grounded
 - 0 = Analog current source output is not grounded
- bit 8 **CTTRIG:** ADC Trigger Control bit
 - 1 = CTMU triggers ADC start of conversion
 - 0 = CTMU does not trigger ADC start of conversion
- bit 7-0 Unimplemented: Read as '0'
- **Note 1:** The ADC module Sample-and-Hold capacitor is not automatically discharged between sample/conversion cycles. Software using the ADC as part of a capacitance measurement must discharge the ADC capacitor before conducting the measurement. The IDISSEN bit, when set to '1', performs this function. The ADC must be sampling while the IDISSEN bit is active to connect the discharge sink to the capacitor array.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT			
bit 15		1		11		1	bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0			
EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	—	_			
bit 7				1 1			bit C			
Legend:										
R = Readab	le bit	W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unknown				
bit 15	EDG1MOD: Edge 1 Edge Sampling Mode Selection bit									
	1 = Edge 1 is edge-sensitive									
	•	s level-sensitive								
bit 14		EDG1POL: Edge 1 Polarity Select bit								
	1 = Edge 1 is programmed for a positive edge response									
	0 = Edge 1 is programmed for a negative edge response									
bit 13-10	EDG1SEL<3:0>: Edge 1 Source Select bits									
	1xxx = Reserved 01xx = Reserved									
	0011 = CTED1 pin									
	0010 = CTED2 pin									
	0001 = OC1 module									
	0000 = Timer1 module									
bit 9	EDG2STAT: Edge 2 Status bit									
	Indicates the status of Edge 2 and can be written to control the edge source. 1 = Edge 2 has occurred									
	0 = Edge 2 has not occurred									
bit 8	EDG1STAT: Edge 1 Status bit									
	Indicates the status of Edge 1 and can be written to control the edge source.									
	1 = Edge 1 has occurred 0 = Edge 1 has not occurred									
	-									
bit 7	EDG2MOD: Edge 2 Edge Sampling Mode Selection bit									
	 1 = Edge 2 is edge-sensitive 0 = Edge 2 is level-sensitive 									
bit 6	EDG2POL: Edge 2 Polarity Select bit									
	1 = Edge 2 is programmed for a positive edge response									
	0 = Edge 2 is programmed for a negative edge response									
bit 5-2	EDG2SEL<3:0>: Edge 2 Source Select bits									
	1111 = Reserved									
	01xx = Reserved									
	0100 = CMP1 module									
	0011 = CTED2 pin 0010 = CTED1 pin									
	0001 = OC1 module									
	0001 = OC1	•								
	0001 = OC1 0000 = IC1 m	module								

REGISTER 22-2: CTMUCON2: CTMU CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0			
bit 15	·						bit			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	—	—	—			
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-10	ITRIM<5:0>: (Current Source	e Trim bits							
	011111 = Maximum positive change from nominal current + 62%									
	011110 = Maximum positive change from nominal current + 60%									
	•									
	•									
	•									
	000010 = Minimum positive change from nominal current + 4%									
	000001 = Minimum positive change from nominal current + 2% 000000 = Nominal current output specified by IRNG<1:0>									
	111111 = Minimum negative change from nominal current – 2%									
	111110 = Minimum negative change from nominal current – 4%									
	•									
	•									
	•									
	100010 = Maximum negative change from nominal current – 60% 100001 = Maximum negative change from nominal current – 62%									
bit 9-8	IRNG<1:0>: Current Source Range Select bits									
	11 = 100 × Base Current ⁽²⁾									
	$10 = 10 \times \text{Base Current}^{(2)}$									
	01 = Base Current Level ⁽²⁾ 00 = 1000 × Base Current ^(1,2)									
bit 7-0		ted: Read as '								
	is current range									

REGISTER 22-3: CTMUICON: CTMU CURRENT CONTROL REGISTER

2: Refer to the CTMU Current Source Specifications (Table 30-56) in Section 30.0 "Electrical Characteristics" for the current range selection values.

NOTES:

23.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- **Note 1:** This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet. refer to "Analog-to-Digital Converter (ADC)" (DS70621) in the "dsPIC33/PIC24 Family Reference Manual', which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices have one ADC module. The ADC module supports up to 16 analog input channels.

On ADC1, the AD12B bit (AD1CON1<10>) allows the ADC module to be configured by the user as either a 10-bit, 4 Sample-and-Hold (S&H) ADC (default configuration) or a 12-bit, 1 S&H ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

23.1 Key Features

23.1.1 10-BIT ADC CONFIGURATION

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) conversion
- · Conversion speeds of up to 1.1 Msps
- · Up to 16 analog input pins
- Connections to three internal op amps
- Connections to the Charge Time Measurement Unit (CTMU) and temperature measurement diode
- Channel selection and triggering can be controlled by the Peripheral Trigger Generator (PTG)
- External voltage reference input pins
- · Simultaneous sampling of:
 - Up to four analog input pins
 - Three op amp outputs
 - Combinations of analog inputs and op amp outputs
- Automatic Channel Scan mode
- Selectable conversion Trigger source
- · Selectable Buffer Fill modes
- Four result alignment options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle modes

23.1.2 12-BIT ADC CONFIGURATION


The 12-bit ADC configuration supports all the features listed above, with the exception of the following:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one S&H amplifier in the 12-bit configuration; therefore, simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 16 analog input pins, designated AN0 through AN15. These analog inputs are shared with op amp inputs and outputs, comparator inputs, and external voltage references. When op amp/comparator functionality is enabled, or an external voltage reference is used, the analog input that shares that pin is no longer available. The actual number of analog input pins, op amps and external voltage reference input configuration depends on the specific device.

A block diagram of the ADC module is shown in Figure 23-1. Figure 23-2 provides a diagram of the ADC conversion clock period.

FIGURE 23-1: ADC MODULE BLOCK DIAGRAM WITH CONNECTION OPTIONS FOR ANX PINS AND OP AMPS




VREF+, VREF- inputs can be multiplexed with other analog inputs. Note 1: 2:

Channels 1, 2 and 3 are not applicable for the 12-bit mode of operation. These bits can be updated with Step commands from the PTG module. See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for more information When ADDMAEN (AD1CON4<8>) = 1, enabling DMA, only ADC1BUF0 is used. 3: 4:

5: OA3 is not available for 28-pin devices.

0





23.2 ADC Helpful Tips

- 1. The SMPIx control bits in the AD1CON2 register:
 - a) Determine when the ADC interrupt flag is set and an interrupt is generated, if enabled.
 - b) When the CSCNA bit in the AD1CON2 registers is set to '1', this determines when the ADC analog scan channel list, defined in the AD1CSSL/AD1CSSH registers, starts over from the beginning.
 - c) When the DMA peripheral is not used (ADDMAEN = 0), this determines when the ADC Result Buffer Pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0.
 - d) When the DMA peripheral is used (ADDMAEN = 1), this determines when the DMA Address Pointer is incremented after a sample/conversion operation. ADC1BUF0 is the only ADC buffer used in this mode. The ADC Result Buffer Pointer to ADC1BUF0-ADC1BUFF gets reset back to the beginning at ADC1BUF0. The DMA address is incremented after completion of every 32nd sample/conversion operation. Conversion results are stored in the ADC1BUF0 register for transfer to RAM using DMA.
- 2. When the DMA module is disabled (ADDMAEN = 0), the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF, regardless of which analog inputs are being used subject to the SMPIx bits and the condition described in 1c) above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
- 3. When the DMA module is enabled (ADDMAEN = 1), the ADC module has only 1 ADC result buffer (i.e., ADC1BUF0) per ADC peripheral and the ADC conversion result must be read, either by the CPU or DMA Controller, before the next ADC conversion is complete to avoid overwriting the previous value.
- 4. The DONE bit (AD1CON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely, even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in Manual Sample mode, particularly where the user's code is setting the SAMP bit (AD1CON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.

5. Enabling op amps, comparator inputs and external voltage references can limit the availability of analog inputs (ANx pins). For example, when Op Amp 2 is enabled, the pins for ANO, AN1 and AN2 are used by the op amp's inputs and output. This negates the usefulness of Alternate Input mode since the MUXA selections use AN0-AN2. Carefully study the ADC block diagram to determine the configuration that will best suit your application. Configuration examples are available in the "Analog-to-Digital Converter (ADC)" (DS70621) section in the "dsPIC33/ PIC24 Family Reference Manual".

23.3 ADC Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

23.3.1 KEY RESOURCES

- "Analog-to-Digital Converter (ADC)" (DS70621) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

23.4 ADC Control Registers

REGISTER 23-1: AD1CON1: ADC1 CONTROL REGISTER 1

	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
ADON		ADSIDL	ADDMABM	—	AD12B	FORM1	FORM0
bit 15				•			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HC, HS	R/C-0. HC. HS
SSRC2	SSRC1	SSRC0	SSRCG	SIMSAM	ASAM	SAMP	DONE ⁽³⁾
bit 7							bit (
Legend:		HC - Hardwar	o Clearable bit	HS - Hardwa	re Settable bit	C = Clearable bi	ŧ
R = Readable	a hit	W = Writable b			nented bit, read		it.
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unknow	MD.
	FUR				aieu		VII
bit 15	ADON: ADO	C1 Operating M	ode bit				
	1 = ADC mc 0 = ADC is c	odule is operatir off	ıg				
bit 14	Unimpleme	nted: Read as	'0'				
bit 13	ADSIDL: A	DC1 Stop in Idle	Mode bit				
	1 = Disconti	nues module op	peration when o	device enters	ldle mode		
	0 = Continue	es module oper	ation in Idle mo	ode			
bit 12	ADDMABM	: DMA Buffer B	uild Mode bit				
						rovides an addre	ess to the DM
						nd-alone buffer des a Scatter/Ga	ther address t
					•	size of the DMA	
bit 11		nted: Read as		· · ·			
bit 10	AD12B: AD	C1 10-Bit or 12	-Bit Operation I	Mode bit			
	1 = 12-bit, 1	-channel ADC	operation				
	0 = 10-bit, 4	-channel ADC	operation				
bit 9-8	FORM<1:0>	: Data Output I	Format bits				
	For 10-Bit O						
		l fractional (Dou nal (Dout = dd			0, where s = .	NO1.d<9>)	
		l integer (Dout		,	where $s = .NC$)T.d<9>)	
						,	
	00 = Integer	(D001 - 0000	uuuu uuuu	aaaa			
	For 12-Bit O	peration:					
	For 12-Bit O	peration: I fractional (Dou	JT = sddd ddd	ld dddd 000	0, where s = . f	NOT.d<11>)	
	For 12-Bit O 11 = Signed 10 = Fractio	peration:	IT = sddd ddd dd dddd ddd	ld dddd 000 Id 0000)			

- 2: This setting is available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.
- 3: Do not clear the DONE bit in software if Auto-Sample is enabled (ASAM = 1).

REGISTER 23-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)

bit 7-5	SSRC<2:0>: Sample Trigger Source Select bits
	If SSRCG = 1: 111 = Reserved 110 = PTGO15 primary trigger compare ends sampling and starts conversion ⁽¹⁾ 101 = PTGO14 primary trigger compare ends sampling and starts conversion ⁽¹⁾ 100 = PTGO13 primary trigger compare ends sampling and starts conversion ⁽¹⁾ 011 = PTGO12 primary trigger compare ends sampling and starts conversion ⁽¹⁾ 010 = PWM Generator 3 primary trigger compare ends sampling and starts conversion ⁽²⁾ 001 = PWM Generator 2 primary trigger compare ends sampling and starts conversion ⁽²⁾ 000 = PWM Generator 1 primary trigger compare ends sampling and starts conversion ⁽²⁾
	If SSRCG = 0:111 = Internal counter ends sampling and starts conversion (auto-convert)110 = CTMU ends sampling and starts conversion101 = Reserved100 = Timer5 compare ends sampling and starts conversion011 = PWM primary Special Event Trigger ends sampling and starts conversion010 = Timer3 compare ends sampling and starts conversion011 = Active transition on the INT0 pin ends sampling and starts conversion000 = Clearing the Sample bit (SAMP) ends sampling and starts conversion (Manual mode)
bit 4	SSRCG: Sample Trigger Source Group bit
	See SSRC<2:0> for details.
bit 3	SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 or 1x) In 12-bit mode (AD21B = 1), SIMSAM is Unimplemented and is Read as '0': 1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01) 0 = Samples multiple channels individually in sequence
bit 2	ASAM: ADC1 Sample Auto-Start bit
	 1 = Sampling begins immediately after the last conversion; SAMP bit is auto-set 0 = Sampling begins when the SAMP bit is set
bit 1	SAMP: ADC1 Sample Enable bit
	 1 = ADC Sample-and-Hold amplifiers are sampling 0 = ADC Sample-and-Hold amplifiers are holding If ASAM = 0, software can write '1' to begin sampling. Automatically set by hardware if ASAM = 1. If SSRC<2:0> = 000, software can write '0' to end sampling and start conversion. If SSRC<2:0> ≠ 000, automatically cleared by hardware to end sampling and start conversion.
bit 0	DONE: ADC1 Conversion Status bit ⁽³⁾
	 1 = ADC conversion cycle has completed 0 = ADC conversion has not started or is in progress Automatically set by hardware when the ADC conversion is complete. Software can write '0' to clear the DONE status bit (software is not allowed to write '1'). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at the start of a new conversion.
	One One time 04.0 (Preside and Trianer One and the (PTO) Merchan life information on this cale time

- Note 1: See Section 24.0 "Peripheral Trigger Generator (PTG) Module" for information on this selection.
 - 2: This setting is available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.
 - 3: Do not clear the DONE bit in software if Auto-Sample is enabled (ASAM = 1).

	23-2: Al	DICONZ. ADCI	CONTROL REG	ISIER Z			
R/W-0	R/W-	0 R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
VCFG2	VCFO	G1 VCFG0	—	—	CSCNA	CHPS1	CHPS0
bit 15							bit
R-0	R/W-	0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	SMP		SMPI2	SMPI1	SMPI0	BUFM	ALTS
bit 7	OWIT					Borim	bit
Legend:							
R = Readable	, hit	W = Writable	bit I	l – Llnimolo	monted hit rea	d oo 'O'	
					mented bit, read		
-n = Value at	POR	'1' = Bit is se	t 't)' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-13	VCFG<2	2:0>: Converter Vol	tage Reference C	onfiguration	bits		
	Value	VREFH	VREFL				
	000	Avdd	Avss				
	001	External VREF+	Avss				
	010	Avdd	External VREF-				
	011	External VREF+	External VREF-				
	1xx	Avdd	Avss				
bit 12-11	Unimple	emented: Read as	ʻ0'				
bit 10	CSCNA	Input Scan Select	bit				
		ns inputs for CH0+		JXA			
	0 = Does	s not scan inputs	C .				
bit 9-8	CHPS<1	:0>: Channel Sele	ct bits				
		mode (AD21B = 1)		bits are Uni	mplemented ar	id are Read as	<u>'0':</u>
		nverts CH0, CH1, C					
		nverts CH0 and CH nverts CH0	11				
bit 7		Buffer Fill Status bit	(oply valid when F				
		C is currently filling t			ne user applicat	ion should acco	ee data in th
		half of the buffer		ule bullet, u	ie usei applicat		555 Uala III li
		C is currently filling	the first half of the	e buffer; the	e user applicatio	on should acce	ss data in th
	seco	ond half of the buffe	er				
bit 6-2	SMPI<4	:0>: Increment Rate	e bits				
		DDMAEN = 0:					
		Generates interrup					
	x1110 =	Generates interrup	ot after completion	of every 18	oth sample/conv	ersion operation	on
	•						
	•						
		Generates interrup					n
		Generates interrup	ot after completion	of every sa	imple/conversion	on operation	
		$\frac{\text{DDMAEN} = 1}{\text{Increments the DN}}$	1A address after a	omplotion o	of overy 32nd s	mplo/convorsi	on operation
		Increments the DN					
	•						
	•						
	•					., .	
	00001 -	Increments the DI	"A address offer a	omplation o	t avany 2nd aar		

. . ACOND. ADCA CONTROL DECISTED 2

REGISTER 23-2: AD1CON2: ADC1 CONTROL REGISTER 2 (CONTINUED)

bit 1	BUFM: Buffer Fill Mode Select bit
	 1 = Starts the buffer filling the first half of the buffer on the first interrupt and the second half of the buffer on next interrupt 0 = Always starts filling the buffer from the start address.
bit 0	ALTS: Alternate Input Sample Mode Select bit

1 = Uses channel input selects for Sample MUXA on first sample and Sample MUXB on next sample 0 = Always uses channel input selects for Sample MUXA

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	—	—	SAMC4 ⁽¹⁾	SAMC3 ⁽¹⁾	SAMC2 ⁽¹⁾	SAMC1 ⁽¹⁾	SAMC0 ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADCS7 ⁽²⁾	ADCS6 ⁽²⁾	ADCS5 ⁽²⁾	ADCS4 ⁽²⁾	ADCS3 ⁽²⁾	ADCS2 ⁽²⁾	ADCS1 ⁽²⁾	ADCS0 ⁽²⁾
bit 7							bit 0
Legend:			.,				
R = Readable		W = Writable I	DIT	-	nented bit, read		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown
bit 15		Conversion Cl	ock Source bit				
bit 15	1 = ADC inter						
		ived from syste	m clock				
bit 14-13		ted: Read as '0					
bit 12-8	•	Auto-Sample T					
	11111 = 31 T						
	•						
	•						
	•	2					
	00001 = 1 TA 00000 = 0 TA						
bit 7-0	ADCS<7:0>:	- ADC1 Convers	ion Clock Sele	ect bits ⁽²⁾			
		TP • (ADCS<7:					
	•	Υ.	,				
	•						
	•	TP • (ADCS<7:	$0 > + 1 = T_{P}$	3 - TAD			
		TP • (ADCS<7: TP • (ADCS<7:	,				
		TP • (ADCS<7:					
Note 1: Thi	s bit is only use	d if SSRC<2:0>	> (AD1CON1<	7:5>) = 111 ar	nd SSRCG (AD)1CON1<4>) =	0.
	s bit is not used			,	(- /	
		``	,				

REGISTER 23-3: AD1CON3: ADC1 CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	_	—		—	_	—	ADDMAEN
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
0-0	0-0	0-0	0-0	0-0			-
	—	—	_	—	DMABL2	DMABL1	DMABL0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable b	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-9	Unimplemen	ted: Read as '0	3				
bit 8	ADDMAEN: A	ADC1 DMA Ena	ıble bit				
				0	ster for transfer ADC1BUFF reg	0	
bit 7-3	Unimplemen	ted: Read as '0	,				
bit 2-0	DMABL<2:0>	Selects Numb	per of DMA B	uffer Locations	per Analog Inpu	ut bits	
	110 = Allocat 101 = Allocat 100 = Allocat 011 = Allocat 010 = Allocat 001 = Allocat	es 128 words of es 64 words of es 32 words of es 16 words of es 8 words of b es 4 words of b es 2 words of b es 1 word of bu	buffer to each buffer to each buffer to each uffer to each uffer to each a uffer to each a	analog input analog input analog input analog input analog input analog input analog input			

REGISTER 23-4: AD1CON4: ADC1 CONTROL REGISTER 4

REGISTER 23-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—	—	_	_	CH123NB1	CH123NB0	CH123SB
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0

0-0	0-0	0-0	0-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_		CH123NA1	CH123NA0	CH123SA
bit 7							bit 0

Legend:

Legenu.				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-11 Unimplemented: Read as '0'

bit 10-9

CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample MUXB bits

In 12-bit mode (AD21B = 1), CH123NB is Unimplemented and is Read as '0':

Value	ADC Channel					
value	CH1	CH2	CH3			
11	AN9	AN10	AN11			
10 (1,2)	OA3/AN6	AN7	AN8			
0x	VREFL	VREFL	VREFL			

bit 8 **CH123SB:** Channel 1, 2, 3 Positive Input Select for Sample MUXB bit In 12-bit mode (AD21B = 1), CH123SB is Unimplemented and is Read as '0':

Value			
value	CH1	CH2	CH3
1 (2)	OA1/AN3	OA2/AN0	OA3/AN6
0 (1,2)	OA2/AN0	AN1	AN2

bit 7-3 Unimplemented: Read as '0'

bit 2-1 **CH123NA<1:0>:** Channel 1, 2, 3 Negative Input Select for Sample MUXA bits In 12-bit mode (AD21B = 1), CH123NA is Unimplemented and is Read as '<u>0</u>':

Value	ADC Channel					
value	CH1	CH2	CH3			
11	AN9	AN10	AN11			
10 (1,2)	OA3/AN6	AN7	AN8			
0x	VREFL	VREFL	VREFL			

- **Note 1:** AN0 through AN7 are repurposed when comparator and op amp functionality is enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.
 - 2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON<10>) = 1); otherwise, the ANx input is used.

REGISTER 23-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER (CONTINUED)

bit 0

CH123SA: Channel 1, 2, 3 Positive Input Select for Sample MUXA bit In 12-bit mode (AD21B = 1), CH123SA is Unimplemented and is Read as '0':

Value	ADC Channel					
value	CH1	CH2	CH3			
1 (2)	OA1/AN3	OA2/AN0	OA3/AN6			
0 (1,2)	OA2/AN0	AN1	AN2			

- **Note 1:** AN0 through AN7 are repurposed when comparator and op amp functionality is enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.
 - 2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON<10>) = 1); otherwise, the ANx input is used.

REGISTE		ICHS0: ADC1					
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB	—	—	CH0SB4 ⁽¹⁾	CH0SB3 ⁽¹⁾	CH0SB2 ⁽¹⁾	CH0SB1 ⁽¹⁾	CH0SB0 ⁽¹⁾
bit 15							bit 8
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA		_	CH0SA4 ⁽¹⁾	CH0SA3 ⁽¹⁾	CH0SA2 ⁽¹⁾	CH0SA1 ⁽¹⁾	CH0SA0 ⁽¹⁾
bit 7							bit C
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15	 CHONB: Channel 0 Negative Input Select for Sample MUXB bit 1 = Channel 0 negative input is AN1⁽¹⁾ 0 = Channel 0 negative input is VREFL 						
bit 14-13	Unimpleme	nted: Read as ')'				
bit 12-8	CH0SB<4:0:	>: Channel 0 Po	sitive Input Sele	ect for Sample	MUXB bits ⁽¹⁾		
	<pre>11110 = Channel 0 positive input is connected to the CTMU temperature measurement diode (CTMU TEN 11101 = Reserved 1100 = Reserved 11010 = Channel 0 positive input is the output of OA3/AN6^(2,3) 11001 = Channel 0 positive input is the output of OA2/AN0⁽²⁾ 11000 = Channel 0 positive input is the output of OA1/AN3⁽²⁾ 10111 = Reserved</pre>						
bit 7	00000 = Channel 0 positive input is AN0 ⁽³⁾ CH0NA: Channel 0 Negative Input Select for Sample MUXA bit 1 = Channel 0 negative input is AN1 ⁽¹⁾						
		0 negative input					
bit 6-5	Unimpleme	nted: Read as ')'				
Note 1:		N7 are repurpos ow enabling a pa					
2:	The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON<10>) = 1);						

REGISTER 23-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER

3: See the **"Pin Diagrams"** section for the available analog channels for each device.

otherwise, the ANx input is used.

REGISTER 23-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER (CONTINUED)

bit 4-0	CH0SA<4:0>: Channel 0 Positive Input Select for Sample MUXA bits ⁽¹⁾ 11111 = Open; use this selection with CTMU capacitive and time measurement 11100 = Channel 0 positive input is connected to the CTMU temperature measurement diode (CTMU TEMP) 11101 = Reserved 11000 = Reserved 11010 = Channel 0 positive input is the output of OA3/AN6 ^(2,3) 11001 = Channel 0 positive input is the output of OA2/AN0 ⁽²⁾ 11000 = Channel 0 positive input is the output of OA1/AN3 ⁽²⁾ 10110 = Reserved
	•
	10000 = Reserved 01111 = Channel 0 positive input is AN15 ^(1,3) 01110 = Channel 0 positive input is AN14 ^(1,3) 01101 = Channel 0 positive input is AN13 ^(1,3)
	•
	• 00010 = Channel 0 positive input is AN2 ^(1,3) 00001 = Channel 0 positive input is AN1 ^(1,3) 00000 = Channel 0 positive input is AN0 ^(1,3)

- **Note 1:** AN0 through AN7 are repurposed when comparator and op amp functionality is enabled. See Figure 23-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.
 - 2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON<10>) = 1); otherwise, the ANx input is used.
 - 3: See the "Pin Diagrams" section for the available analog channels for each device.

R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
CSS31	CSS30		_	_	CSS26 ⁽²⁾	CSS25 ⁽²⁾	CSS24 ⁽²⁾			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—	_	—	—		—			
bit 7							bit (
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'				
-n = Value a	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown			
bit 15		1 Input Scan S								
	 1 = Selects CTMU capacitive and time measurement for input scan (Open) 0 = Skips CTMU capacitive and time measurement for input scan (Open) 									
	•	•		surement for ir	nput scan (Open)				
bit 14		1 Input Scan Selection bit								
					r input scan (CT					
	•	-	•	asurement for i	input scan (CTN					
bit 13-11	•	ted: Read as '								
bit 10		1 Input Scan S								
		A3/AN6 for inp 3/AN6 for input								
h:+ 0		-								
bit 9 CSS25: ADC1 Input Scan Selection bit ⁽²⁾ 1 = Selects OA2/AN0 for input scan										
		2/AN0 for input								
bit 8	•	CSS24: ADC1 Input Scan Selection bit ⁽²⁾								
	1 = Selects OA1/AN3 for input scan									
		1/AN3 for input								
bit 7-0	Unimplemen	ted: Read as '	0'							
Note 1: A	II AD1CSSH bits	and he had to the								

REGISTER 23-7: AD1CSSH: ADC1 INPUT SCAN SELECT REGISTER HIGH⁽¹⁾

2: The OAx input is used if the corresponding op amp is selected (OPMODE (CMxCON<10>) = 1); otherwise, the ANx input is used.

R = Readable bit -n = Value at POR		W = Writable bit '1' = Bit is set		U = Unimplemented bit, ı '0' = Bit is cleared		x = Bit is unknown	
Legend:	h:t	W - Writchlo	ait		monted bit rea	d aa '0'	
bit 7							bit (
CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15							bit 8
CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

REGISTER 23-8: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW^(1,2)

bit 15-0 CSS<15:0>: ADC1 Input Scan Selection bits

1 = Selects ANx for input scan

0 = Skips ANx for input scan

Note 1: On devices with less than 16 analog inputs, all AD1CSSL bits can be selected by the user. However, inputs selected for scan, without a corresponding input on the device, convert VREFL.

2: CSSx = ANx, where x = 0-15.

24.0 PERIPHERAL TRIGGER GENERATOR (PTG) MODULE


- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Peripheral Trigger Generator (PTG)" (DS70669) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

24.1 Module Introduction

The Peripheral Trigger Generator (PTG) provides a means to schedule complex high-speed peripheral operations that would be difficult to achieve using software. The PTG module uses 8-bit commands, called "Steps", that the user writes to the PTG Queue registers (PTGQUE0-PTGQUE7), which perform operations, such as wait for input signal, generate output trigger and wait for timer.

The PTG module has the following major features:

- Multiple clock sources
- Two 16-bit general purpose timers
- Two 16-bit general limit counters
- Configurable for rising or falling edge triggering
- Generates processor interrupts to include:
 - Four configurable processor interrupts
 - Interrupt on a Step event in Single-Step modeInterrupt on a PTG Watchdog Timer time-out
- Able to receive trigger signals from these peripherals:
 - ADC
 - PWM
 - Output Compare
 - Input Capture
 - Op Amp/Comparator
 - INT2
- Able to trigger or synchronize to these peripherals:
 - Watchdog Timer
 - Output Compare
 - Input Capture
 - ADC
 - PWM
- Op Amp/Comparator





24.2 PTG Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

24.2.1 KEY RESOURCES

- "Peripheral Trigger Generator" (DS70669) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- · Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

24.3 PTG Control Registers

REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
PTGEN	—	PTGSIDL	PTGTOGL	—	PTGSWT ⁽²⁾	PTGSSEN ⁽³⁾	PTGIVIS
bit 15							bit 8
R/W-0	HS-0	U-0	U-0	U-0	U-0	R/V	V-0
PTGSTRT	PTGWDTO	_	—	_	_	PTGITM1 ⁽¹⁾	PTGITM0 ⁽¹⁾

bit 7

Legend:	HS = Hardware Settable bit	t	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15		PTGEN: Module Enable bit
		1 = PTG module is enabled
		0 = PTG module is disabled
bit 14		Unimplemented: Read as '0'
bit 13		PTGSIDL: PTG Stop in Idle Mode bit
		 1 = Discontinues module operation when device enters Idle mode 0 = Continues module operation in Idle mode
bit 12		PTGTOGL: PTG TRIG Output Toggle Mode bit
		 1 = Toggle state of the PTGOx for each execution of the PTGTRIG command 0 = Each execution of the PTGTRIG command will generate a single PTGOx pulse determined by the value in the PTGPWDx bits
bit 11		Unimplemented: Read as '0'
bit 10		PTGSWT: PTG Software Trigger bit ⁽²⁾
		1 = Triggers the PTG module
		0 = No action (clearing this bit will have no effect)
bit 9		PTGSSEN: PTG Enable Single-Step bit ⁽³⁾
		1 = Enables Single-Step mode
		0 = Disables Single-Step mode
bit 8		PTGIVIS: PTG Counter/Timer Visibility Control bit
		1 = Reads of the PTGSDLIM, PTGCxLIM or PTGTxLIM registers return the current values of their corresponding counter/timer registers (PTGSD, PTGCx, PTGTx)
		 Reads of the PTGSDLIM, PTGCxLIM or PTGTxLIM registers return the value previously written to those limit registers
bit 7		PTGSTRT: PTG Start Sequencer bit
		1 = Starts to sequentially execute commands (Continuous mode)0 = Stops executing commands
bit 6		PTGWDTO: PTG Watchdog Timer Time-out Status bit
		1 = PTG Watchdog Timer has timed out
		0 = PTG Watchdog Timer has not timed out.
bit 5-2		Unimplemented: Read as '0'
Note	1:	These bits apply to the PTGWHI and PTGWLO commands only.
	2:	This bit is only used with the PTGCTRL step command software trigger option.

3: Use of the PTG Single-Step mode is reserved for debugging tools only.

bit 0

REGISTER 24-1: PTGCST: PTG CONTROL/STATUS REGISTER (CONTINUED)

- PTGITM<1:0>: PTG Input Trigger Command Operating Mode bits⁽¹⁾
 - 11 = Single level detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
 - 10 = Single level detect with Step delay executed on exit of command
 - 01 = Continuous edge detect with Step delay not executed on exit of command (regardless of the PTGCTRL command)
 - 00 = Continuous edge detect with Step delay executed on exit of command
- Note 1: These bits apply to the PTGWHI and PTGWLO commands only.

bit 1-0

- **2:** This bit is only used with the PTGCTRL step command software trigger option.
- **3:** Use of the PTG Single-Step mode is reserved for debugging tools only.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGCLK2	PTGCLK1	PTGCLK0	PTGDIV4	PTGDIV3	PTGDIV2	PTGDIV1	PTGDIV0
bit 15	1	1	1		1		bit
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
PTGPWD3	PTGPWD2	PTGPWD1	PTGPWD0	_	PTGWDT2	PTGWDT1	PTGWDTC
bit 7							bit
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-13	111 = Reserv 110 = Reserv 101 = PTG m 100 = PTG m 011 = PTG m 010 = PTG m 001 = PTG m		urce will be T3 urce will be T2 urce will be T1 urce will be TA urce will be Fc	SCLK SCLK CLK D DSC			
bit 12-8	PTGDIV<4:0>: PTG Module Clock Prescaler (divider) bits 11111 = Divide-by-32 11110 = Divide-by-31 • • • • • • • • • • • • •						
bit 7-4	<pre>00000 = Divide-by-1 PTGPWD<3:0>: PTG Trigger Output Pulse-Width bits 1111 = All trigger outputs are 16 PTG clock cycles wide 1110 = All trigger outputs are 15 PTG clock cycles wide</pre>						
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	Unimplemented: Read as '0' PTGWDT<2:0>: Select PTG Watchdog Timer Time-out Count Value bits 111 = Watchdog Timer will time-out after 512 PTG clocks 110 = Watchdog Timer will time-out after 256 PTG clocks 101 = Watchdog Timer will time-out after 128 PTG clocks 100 = Watchdog Timer will time-out after 64 PTG clocks 011 = Watchdog Timer will time-out after 32 PTG clocks 010 = Watchdog Timer will time-out after 16 PTG clocks 010 = Watchdog Timer will time-out after 8 PTG clocks 001 = Watchdog Timer will time-out after 8 PTG clocks 000 = Watchdog Timer is disabled						

REGISTER 24-2: PTGCON: PTG CONTROL REGISTER

RW-0 RW-0 <th< th=""><th>R/W-0</th><th>R/W-0</th><th>R/W-0</th><th>R/W-0</th><th>R/W-0</th><th>R/W-0</th><th>R/W-0</th><th>R/W-0</th></th<>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
RW-0 RW-0 <th< th=""><th>ADCTS4</th><th>ADCTS3</th><th>ADCTS2</th><th>ADCTS1</th><th>IC4TSS</th><th>IC3TSS</th><th>IC2TSS</th><th>IC1TSS</th></th<>	ADCTS4	ADCTS3	ADCTS2	ADCTS1	IC4TSS	IC3TSS	IC2TSS	IC1TSS				
OC4CS OC3CS OC2CS OC1CS OC4TSS OC3TSS OC2TSS OC1TSS bit 7 bit bit bit bit bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ADCTS4: Sample Trigger PTGO15 for ADC bit 1 = Generates Trigger is when the broadcast command is executed 0 = Does not generate Trigger PTGO14 for ADC bit 1 = Generates Trigger PTGO15 for ADC bit 1 = Generates Trigger PTGO15 for ADC bit 1 = Generates Trigger PTGO15 for ADC bit 1 = Generates Trigger PTGO16 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger PSynchronization Source for IC4 bit 1 = Generates Trigger PSynchronization Source for IC4 bit 1 = Generates Trigger PSynchronization Source for IC4 bit 1 = Generates Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization Source for IC1 bit 1 = Generates Trigger/Synchronization Source for	bit 15							bit 8				
OC4CS OC3CS OC2CS OC1CS OC4TSS OC3TSS OC2TSS OC1TSS bit 7 bit bit bit bit bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ADCTS4: Sample Trigger PTGO15 for ADC bit 1 = Generates Trigger is when the broadcast command is executed 0 = Does not generate Trigger PTGO14 for ADC bit 1 = Generates Trigger PTGO15 for ADC bit 1 = Generates Trigger PTGO15 for ADC bit 1 = Generates Trigger PTGO15 for ADC bit 1 = Generates Trigger PTGO16 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger PSynchronization Source for IC4 bit 1 = Generates Trigger PSynchronization Source for IC4 bit 1 = Generates Trigger PSynchronization Source for IC4 bit 1 = Generates Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization Source for IC1 bit 1 = Generates Trigger/Synchronization Source for												
bit 7 bit Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ADCTS4: Sample Trigger PTGO15 for ADC bit 1 E Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger Vench ToO13 for ADC bit 1 = Generates Trigger When the broadcast command is executed 0 = Does not generate Trigger TOO12 for ADC bit 1 = Generates Trigger When the broadcast command is executed 0 = Does not generate Trigger TOO12 for ADC bit 1 = Generates Trigger/Synchronization Source for IC4 bit 1 = Generates Trigger/Synchronization Source for IC4 bit 1 = Generates Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed <t< td=""><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td><td>R/W-0</td></t<>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ADCTS4: Sample Trigger PTGO15 for ADC bit 1 = Generates Trigger when the broadcast command is executed bit 14 ADCTS3: Sample Trigger PTGO14 for ADC bit 1 = Generates Trigger PTGO13 for ADC bit 1 = Generates Trigger PTGO13 for ADC bit 1 = Generates Trigger PTGO13 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger/Synchronization source for IC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 10 IC3TSS: Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed bit 9 IC2TSS: Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 0 IC3TSS: Trigger/Synchronizatio	OC4CS	OC3CS	OC2CS	OC1CS	OC4TSS	OC3TSS	OC2TSS	OC1TSS				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ADCT54: Sample Trigger PTGO15 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed bit 14 ADCT53: Sample Trigger PTGO13 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 1 = Generates Trigger When the broadcast command is executed 0 = Does not generate Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger/Synchronization source for IC4 bit 1 = Generates Trigger/Synchronization source for IC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 10 IC3TSS: Trigger/Synchronization Source for IC2 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed <td>bit 7</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>bit C</td>	bit 7							bit C				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ADCT54: Sample Trigger PTGO15 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed bit 14 ADCT53: Sample Trigger PTGO13 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 1 = Generates Trigger When the broadcast command is executed 0 = Does not generate Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 1 = Generates Trigger/Synchronization source for IC4 bit 1 = Generates Trigger/Synchronization source for IC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 10 IC3TSS: Trigger/Synchronization Source for IC2 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed <td>l egend:</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	l egend:											
n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 ADCTS4: Sample Trigger PTGO15 for ADC bit 1 = Generates Trigger When the broadcast command is executed bit 14 ADCTS3: Sample Trigger PTGO14 for ADC bit 1 = Generates Trigger When the broadcast command is executed bit 14 ADCTS2: Sample Trigger When the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed bit 13 ADCTS2: Sample Trigger When the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed bit 13 ADCTS2: Sample Trigger PTGO12 for ADC bit 1 = Generates Trigger When the broadcast command is executed bit 12 ADCTS1: Sample Trigger PTGO12 for ADC bit 1 = Generates Trigger/Synchronization Source for IC4 bit 1 = Generates Trigger/Synchronization Source for IC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed bit 10 ICSTSS: Trigger/Synchronization Source for IC2 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 10 ICSTSS: Trigger/Synchronization Source for IC2 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed	-	e hit	W = Writable	hit	II = Unimplei	mented bit reac	l as '0'					
bit 15 ADCTS4: Sample Trigger PTGO15 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadca					-			nown				
 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed bit 14 ADCTS3: Sample Trigger PTGO13 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger/Synchronization Source for IC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate				•	o Ditio die							
0 = Does not generate Trigger When the broadcast command is executed bit 14 ADCTS3: Sample Trigger PTGO14 for ADC bit 1 = Generates Trigger When the broadcast command is executed bit 13 ADCTS2: Sample Trigger PTGO13 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger When the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broa	bit 15	ADCTS4: Sa	Imple Trigger P	TGO15 for AE	OC bit							
bit 14 ADCTS3: Sample Trigger PTGO14 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger PTGO13 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger/Synchronization Source for IC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>												
 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed bit 13 ADCTS2: Sample Trigger PTGO13 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 Does not generate Trigger when the broadcast command is executed bit 12 ADCTS1: Sample Trigger PTGO12 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger/Synchronization Source for IC4 bit 1 = Generates Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization Source for IC2 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed						nand is execute	ed					
 b = Does not generate Trigger When the broadcast command is executed bit 13 ADCTS2: Sample Trigger PTGO13 for ADC bit 1 = Generates Trigger when the broadcast command is executed b = Does not generate Trigger when the broadcast command is executed bit 12 ADCTS1: Sample Trigger PTGO12 for ADC bit 1 = Generates Trigger when the broadcast command is executed bit 11 IC4TSS: Trigger/Synchronization Source for IC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed bit 10 IC3TSS: Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed bit 20 boes not generate Trigger/Synchronization when the broadcast command is executed bit 20 boes not generate Trigger/Synchronization when the broadcast command is executed bit 20 boes not generate Trigger/Synchronization when the broadcast command is executed bit 30 IC2TSS: Trigger/Synchronization Source for IC2 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigg	bit 14											
bit 13 ADCTS2: Sample Trigger PTGO13 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed bit 12 ADCTS1: Sample Trigger PTGO12 for ADC bit 1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger/Synchronization source for IC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate T							ad					
1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger PTGO12 for ADC bit 1 = Generates Trigger PTGO12 for ADC bit 0 = Does not generate Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed bit 11 IC4TSS: Trigger/Synchronization Source for IC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger	hit 13						,u					
 0 = Does not generate Trigger when the broadcast command is executed bit 12 ADCTS1: Sample Trigger PTGO12 for ADC bit a Generates Trigger when the broadcast command is executed b Does not generate Trigger when the broadcast command is executed bit 11 IC4TSS: Trigger/Synchronization Source for IC4 bit 	bit to											
1 = Generates Trigger when the broadcast command is executed 0 = Does not generate Trigger when the broadcast command is executed bit 11 IC4TSS: Trigger/Synchronization Source for IC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when t												
 0 = Does not generate Trigger when the broadcast command is executed bit 11 IC4TSS: Trigger/Synchronization Source for IC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 10 IC3TSS: Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Clock bulse when the broadcast command is executed 0 = Does not generate clock pulse when the broa	bit 12	ADCTS1: Sample Trigger PTGO12 for ADC bit										
bit 11 IC4TSS: Trigger/Synchronization Source for IC4 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 10 IC3TSS: Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Clock puls												
 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 10 IC3TSS: Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 9 IC2TSS: Trigger/Synchronization Source for IC2 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast	L:1 4 4											
 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 10 IC3TSS: Trigger/Synchronization Source for IC3 bit = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 9 IC2TSS: Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Clock pulse when the broadcast command is executed 0 = Does not generate Clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed	DICT											
bit 10 IC3TSS: Trigger/Synchronization Source for IC3 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 9 IC2TSS: Trigger/Synchronization Source for IC2 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast comm												
 bit 9 in C2TSS: Trigger/Synchronization Source for IC2 bit in = Generates Trigger/Synchronization when the broadcast command is executed bit 9 in = Generates Trigger/Synchronization when the broadcast command is executed bit 8 in C1TSS: Trigger/Synchronization Source for IC1 bit in = Generates Trigger/Synchronization when the broadcast command is executed bit 8 in C1TSS: Trigger/Synchronization when the broadcast command is executed bit 8 in C1TSS: Trigger/Synchronization when the broadcast command is executed bit 7 in = Generates Trigger/Synchronization when the broadcast command is executed bit 7 in = Generates Trigger/Synchronization when the broadcast command is executed bit 7 in = Generates Trigger/Synchronization when the broadcast command is executed bit 7 in = Generates Clock pulse when the broadcast command is executed bit 6 in = Generates clock pulse when the broadcast command is executed bit 6 in = Generates clock pulse when the broadcast command is executed in = Generates clock pulse when the broadcast command is executed bit 5 in = Generates clock pulse when the broadcast command is executed bit 5 in = Generates clock pulse when the broadcast command is executed in = Generates clock pulse when the broadcast command is executed in = Generates clock pulse when the broadcast command is executed in = Generates clock pulse when the broadcast command is executed in = Generates clock pulse when the broadcast command is executed in = Generates clock pulse when the broadcast command is executed in = Generates clock pulse when the broadcast command is executed<!--</td--><td>bit 10</td><td colspan="10"></td>	bit 10											
bit 9 IC2TSS: Trigger/Synchronization Source for IC2 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 8 IC1TSS: Trigger/Synchronization Source for IC1 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 7 OC4CS: Clock Source for OC4 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed <td></td> <td colspan="10">1 = Generates Trigger/Synchronization when the broadcast command is executed</td>		1 = Generates Trigger/Synchronization when the broadcast command is executed										
 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 8 IC1TSS: Trigger/Synchronization Source for IC1 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 7 OC4CS: Clock Source for OC4 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed bit 6 OC3CS: Clock Source for OC3 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed bit 5 OC2CS: Clock Source for OC2 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed												
0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 8 IC1TSS: Trigger/Synchronization Source for IC1 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 7 OC4CS: Clock Source for OC4 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed	bit 9	•										
bit 8 IC1TSS: Trigger/Synchronization Source for IC1 bit 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 7 OC4CS: Clock Source for OC4 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed bit 6 OC3CS: Clock Source for OC3 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed bit 5 OC2CS: Clock Source for OC2 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcas												
 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 7 OC4CS: Clock Source for OC4 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed bit 6 OC3CS: Clock Source for OC3 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 	bit 8											
 0 = Does not generate Trigger/Synchronization when the broadcast command is executed bit 7 OC4CS: Clock Source for OC4 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed bit 6 OC3CS: Clock Source for OC3 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1). 												
 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed bit 6 OC3CS: Clock Source for OC3 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed bit 5 OC2CS: Clock Source for OC2 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed bit 5 OC2CS: Clock Source for OC2 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1). 												
 0 = Does not generate clock pulse when the broadcast command is executed bit 6 OC3CS: Clock Source for OC3 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed bit 5 OC2CS: Clock Source for OC2 bit a = Generates clock pulse when the broadcast command is executed bit 5 OC2CS: Clock Source for OC2 bit 	bit 7	OC4CS: Clock Source for OC4 bit										
bit 6 OC3CS: Clock Source for OC3 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed bit 5 OC2CS: Clock Source for OC2 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).												
 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed bit 5 OC2CS: Clock Source for OC2 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1). 	bit 6											
bit 5 OC2CS: Clock Source for OC2 bit 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).		1 = Generate	es clock pulse v	when the broad			cuted					
 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1). 	bit 5											
 0 = Does not generate clock pulse when the broadcast command is executed Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1). 												
PTGSTRT = 1).							cuted					
2: This register is only used with the PTGCTRL OPTION = 1111 Step command.			ad-only when th	ne PTG modul	e is executing	Step commands	s (PTGEN = 1 ;	and				
	2: Th	nis register is on	ly used with the	PTGCTRL O	PTION = 1111	Step command	l.					

REGISTER 24-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER^(1,2)

REGISTER 24-3: PTGBTE: PTG BROADCAST TRIGGER ENABLE REGISTER^(1,2) (CONTINUED)

OC1CS: Clock Source for OC1 bit
 1 = Generates clock pulse when the broadcast command is executed 0 = Does not generate clock pulse when the broadcast command is executed
OC4TSS: Trigger/Synchronization Source for OC4 bit
 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed
OC3TSS: Trigger/Synchronization Source for OC3 bit
 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed
OC2TSS: Trigger/Synchronization Source for OC2 bit
 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed
OC1TSS: Trigger/Synchronization Source for OC1 bit
 1 = Generates Trigger/Synchronization when the broadcast command is executed 0 = Does not generate Trigger/Synchronization when the broadcast command is executed

- **Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).
 - 2: This register is only used with the PTGCTRL OPTION = 1111 Step command.

REGISTER 24-4: PTGT0LIM: PTG TIMER0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F\/ VV-U	FX/VV-U	N/W-U	N/W-0	N/W-U	N/VV-0	N/W-U	N/VV-0
			PTGT0L	_IM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGT0	LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				d as '0'			
-n = Value at P	OR	(1' = Bit is set (0' = Bit is cleared x = Bit is unknown			nown		

bit 15-0 **PTGT0LIM<15:0>:** PTG Timer0 Limit Register bits General Purpose Timer0 Limit register (effective only with a PTGT0 Step command).

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-5: PTGT1LIM: PTG TIMER1 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGT1LIM<15:8>							
bit 15 bit i							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTGT1LIM<7:0>							
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGT1LIM<15:0>:** PTG Timer1 Limit Register bits

General Purpose Timer1 Limit register (effective only with a PTGT1 Step command).

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-0. FIGSDEIWI. FIG STEF DELAT EIWIT REGISTER	REGISTER 24-6:	PTGSDLIM: PTG STEP DELAY LIMIT REGISTER ^(1,2)
---	----------------	--

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSD	LIM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGSE)LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				d as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 **PTGSDLIM<15:0>:** PTG Step Delay Limit Register bits Holds a PTG Step delay value representing the number of additional PTG clocks between the start of a Step command and the completion of a Step command.

Note 1: A base Step delay of one PTG clock is added to any value written to the PTGSDLIM register (Step Delay = (PTGSDLIM) + 1).

2: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-7: PTGC0LIM: PTG COUNTER 0 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC0	LIM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC)LIM<7:0>			
bit 7							bit 0
Legend:							
R = Readable	e Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at F	= Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow			nown			

bit 15-0 **PTGC0LIM<15:0>:** PTG Counter 0 Limit Register bits May be used to specify the loop count for the PTGJMPC0 Step command or as a limit register for the General Purpose Counter 0.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-8: PTGC1LIM: PTG COUNTER 1 LIMIT REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC1L	IM<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGC1L	_IM<7:0>			
bit 7							bit C

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGC1LIM<15:0>:** PTG Counter 1 Limit Register bits May be used to specify the loop count for the PTGJMPC1 Step command or as a limit register for the General Purpose Counter 1.

REGISTER 24-9: PTGHOLD: PTG HOLD REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGHOL	_D<15:8>			
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGHO	LD<7:0>			
bit 7 bi							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **PTGHOLD<15:0>:** PTG General Purpose Hold Register bits Holds user-supplied data to be copied to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 registers with the PTGCOPY command.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-10: PTGADJ: PTG ADJUST REGISTER⁽¹⁾

bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTGA	DJ<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0 **PTGADJ<15:0>:** PTG Adjust Register bits This register holds user-supplied data to be added to the PTGTxLIM, PTGCxLIM, PTGSDLIM or PTGL0 registers with the PTGADD command.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-11: PTGL0: PTG LITERAL 0 REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PTGL0<15:8>						
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PTGL0<7:0>						
bit 7 bi						bit 0	

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 PTGL0<15:0>: PTG Literal 0 Register bits

This register holds the 16-bit value to be written to the AD1CHS0 register with the ${\tt PTGCTRL}$ Step command.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-12: PTGQPTR: PTG STEP QUEUE POINTER REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—		—	—	—	_	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_			PTGQPTR<4:0	>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 **PTGQPTR<4:0>:** PTG Step Queue Pointer Register bits This register points to the currently active Step command in the Step queue.

Note 1: This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).

REGISTER 24-13: PTGQUEX: PTG STEP QUEUE REGISTER x (x = 0-7)^(1,3)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
STEP(2x + 1)<7:0> ⁽²⁾								
bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STEP(2x)<7:0> ⁽²⁾							
bit 7							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	STEP(2x + 1)<7:0>: PTG Step Queue Pointer Register bits ⁽²⁾
	A queue location for storage of the STEP(2x + 1) command byte.
bit 7-0	STEP(2x)<7:0>: PTG Step Queue Pointer Register bits ⁽²⁾
	A queue location for storage of the STEP(2x) command byte.

- **Note 1:** This register is read-only when the PTG module is executing Step commands (PTGEN = 1 and PTGSTRT = 1).
 - 2: Refer to Table 24-1 for the Step command encoding.

3: The Step registers maintain their values on any type of Reset.

24.4 Step Commands and Format

TABLE 24-1: PTG STEP COMMAND FORMAT

Step Command Byte:				
STEPx<7:0>				
CMD<3:0>		OPTION<3:0>		
bit 7	bit 4 bit 3		bit 0	

bit 7-4	CMD<3:0>	Step Command	Command Description
	0000	PTGCTRL	Execute control command as described by OPTION<3:0>.
	0001	PTGADD	Add contents of PTGADJ register to target register as described by OPTION<3:0>.
		PTGCOPY	Copy contents of PTGHOLD register to target register as described by OPTION<3:0>.
	001x	PTGSTRB	Copy the value contained in CMD<0>:OPTION<3:0> to the CH0SA<4:0> bits (AD1CHS0<4:0>).
	0100	PTGWHI	Wait for a low-to-high edge input from the selected PTG trigger input as described by OPTION<3:0>.
	0101	PTGWLO	Wait for a high-to-low edge input from the selected PTG trigger input as described by OPTION<3:0>.
	0110	Reserved	Reserved.
	0111	PTGIRQ	Generate individual interrupt request as described by OPTION3<:0>.
	100x	PTGTRIG	Generate individual trigger output as described by < <cmd<0>:OPTION<3:0>>.</cmd<0>
	101x	PTGJMP	Copy the value indicated in < <cmd<0>:OPTION<3:0>> to the Queue Pointer (PTGQPTR) and jump to that Step queue.</cmd<0>
	110x	PTGJMPC0	PTGC0 = PTGC0LIM: Increment the Queue Pointer (PTGQPTR).
			$PTGC0 \neq PTGC0LIM$: Increment Counter 0 (PTGC0) and copy the value indicated in < <cmd<0>:OPTION<3:0>> to the Queue Pointer (PTGQPTR), and jump to that Step queue</cmd<0>
	111x	PTGJMPC1	PTGC1 = PTGC1LIM: Increment the Queue Pointer (PTGQPTR).
			$PTGC1 \neq PTGC1LIM$: Increment Counter 1 (PTGC1) and copy the value indicated in < <cmd<0>:OPTION<3:0>> to the Queue Pointer (PTGQPTR), and jump to that Step queue.</cmd<0>

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

3-0	Step Command	OPTION<3:0>	• Option Description				
	PTGCTRL ⁽¹⁾	0000	Reserved.				
		0001	Reserved.				
		0010	Disable Step Delay Timer (PTGSD).				
		0011	Reserved.				
		0100	Reserved.				
		0101	Reserved.				
		0110	Enable Step Delay Timer (PTGSD).				
		0111	Reserved.				
		1000	Start and wait for the PTG Timer0 to match the Timer0 Limit Register.				
		1001	Start and wait for the PTG Timer1 to match the Timer1 Limit Register.				
		1010	Reserved.				
		1011	Wait for the software trigger bit transition from low-to-high before continuing $(PTGSWT = 0 \text{ to } 1)$.				
		1100	Copy contents of the Counter 0 register to the AD1CHS0 register.				
		1101	Copy contents of the Counter 1 register to the AD1CHS0 register.				
		1110	Copy contents of the Literal 0 register to the AD1CHS0 register.				
		1111	Generate triggers indicated in the Broadcast Trigger Enable register (PTGBTE).				
	PTGADD ⁽¹⁾	0000	Add contents of the PTGADJ register to the Counter 0 Limit register (PTGC0LIM)				
		0001	Add contents of the PTGADJ register to the Counter 1 Limit register (PTGC1LIM)				
		0010	Add contents of the PTGADJ register to the Timer0 Limit register (PTGT0LIM).				
		0011	Add contents of the PTGADJ register to the Timer1 Limit register (PTGT1LIM).				
		0100	Add contents of the PTGADJ register to the Step Delay Limit register (PTGSDLIN				
		0101	Add contents of the PTGADJ register to the Literal 0 register (PTGL0).				
		0110	Reserved.				
		0111	Reserved.				
	PTGCOPY ⁽¹⁾	1000	Copy contents of the PTGHOLD register to the Counter 0 Limit register (PTGC0LIM).				
		1001	Copy contents of the PTGHOLD register to the Counter 1 Limit register (PTGC1LIM).				
		1010	Copy contents of the PTGHOLD register to the Timer0 Limit register (PTGT0LIM).				
		1011	Copy contents of the PTGHOLD register to the Timer1 Limit register (PTGT1LIM).				
		1100	Copy contents of the PTGHOLD register to the Step Delay Limit register (PTGSDLIM).				
		1101	Copy contents of the PTGHOLD register to the Literal 0 register (PTGL0).				
		1110	Reserved.				
		1111	Reserved.				

TABLE 24-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

bit 3-0	Step Command	OPTION<3:0>				
	PTGWHI(1)	0000	PWM Special Event Trigger. ⁽³⁾			
	or _{PTGWLO} (1)	0001	PWM master time base synchronization output. ⁽³⁾			
		0010	PWM1 interrupt. ⁽³⁾			
		0011	PWM2 interrupt. ⁽³⁾			
		0100	PWM3 interrupt. ⁽³⁾			
		0101	Reserved.			
		0110	Reserved.			
		0111	OC1 Trigger event.			
		1000	OC2 Trigger event.			
		1001	IC1 Trigger event.			
		1010	CMP1 Trigger event.			
		1011	CMP2 Trigger event.			
		1100	CMP3 Trigger event.			
		1101	CMP4 Trigger event.			
		1110	ADC conversion done interrupt.			
		1111	INT2 external interrupt.			
	PTGIRQ ⁽¹⁾	0000	Generate PTG Interrupt 0.			
		0001	Generate PTG Interrupt 1.			
		0010	Generate PTG Interrupt 2.			
		0011	Generate PTG Interrupt 3.			
		0100	Reserved.			
		•	•			
		•	•			
		•	•			
	(2)	1111	Reserved.			
	PTGTRIG ⁽²⁾	00000	PTGO0.			
		00001	PTGO1.			
		•	•			
		•	•			
		•	•			
		11110	PTGO30.			
		11111	PTGO31.			

TABLE 24-1: PTG STEP COMMAND FORMAT (CONTINUED)

Note 1: All reserved commands or options will execute but have no effect (i.e., execute as a NOP instruction).

2: Refer to Table 24-2 for the trigger output descriptions.

3: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

PTG Output Number	PTG Output Description			
PTGO0	Trigger/Synchronization Source for OC1			
PTGO1	Trigger/Synchronization Source for OC2			
PTGO2	Trigger/Synchronization Source for OC3			
PTGO3	Trigger/Synchronization Source for OC4			
PTGO4	Clock Source for OC1			
PTGO5	Clock Source for OC2			
PTGO6	Clock Source for OC3			
PTGO7	Clock Source for OC4			
PTGO8	Trigger/Synchronization Source for IC1			
PTGO9	Trigger/Synchronization Source for IC2			
PTGO10	Trigger/Synchronization Source for IC3			
PTGO11	Trigger/Synchronization Source for IC4			
PTGO12	Sample Trigger for ADC			
PTGO13	Sample Trigger for ADC			
PTGO14	Sample Trigger for ADC			
PTGO15	Sample Trigger for ADC			
PTGO16	PWM Time Base Synchronous Source for PWM ⁽¹⁾			
PTGO17	PWM Time Base Synchronous Source for PWM ⁽¹⁾			
PTGO18	Mask Input Select for Op Amp/Comparator			
PTGO19	Mask Input Select for Op Amp/Comparator			
PTGO20	Reserved			
PTGO21	Reserved			
PTGO22	Reserved			
PTGO23	Reserved			
PTGO24	Reserved			
PTGO25	Reserved			
PTGO26	Reserved			
PTGO27	Reserved			
PTGO28	Reserved			
PTGO29	Reserved			
PTGO30	PTG Output to PPS Input Selection			
PTGO31	PTG Output to PPS Input Selection			

TABLE 24-2: PTG OUTPUT DESCRIPTIONS

Note 1: This feature is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

NOTES:

25.0 OP AMP/COMPARATOR MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Op Amp/Comparator" (DS70357) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices contain up to four comparators, which can be configured in various ways. Comparators, CMP1, CMP2 and CMP3, also have the option to be configured as op amps, with the output being brought to an external pin for gain/filtering connections. As shown in Figure 25-1, individual comparator options are specified by the comparator module's Special Function Register (SFR) control bits.


Note: Op Amp/Comparator 3 is not available on the dsPIC33EPXXXGP502/MC502/MC202 and PIC24EP256GP/MC202 (28-pin) devices.


These options allow users to:

- · Select the edge for trigger and interrupt generation
- · Configure the comparator voltage reference
- · Configure output blanking and masking
- Configure as a comparator or op amp (CMP1, CMP2 and CMP3 only)


Note: Not all op amp/comparator input/output connections are available on all devices. See the "Pin Diagrams" section for available connections.


FIGURE 25-1: OP AMP/COMPARATOR x MODULE BLOCK DIAGRAM (MODULES 1, 2 AND 3)
















DIGITAL FILTER INTERCONNECT BLOCK DIAGRAM




25.1 Op Amp Application Considerations

There are two configurations to take into consideration when designing with the op amp modules that available in the dsPIC33EPXXXGP50X. are dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X devices. Configuration A (see Figure 25-6) takes advantage of the internal connection to the ADC module to route the output of the op amp directly to the ADC for measurement. Configuration B (see Figure 25-7) requires that the designer externally route the output of the op amp (OAxOUT) to a separate analog input pin (ANy) on the device. Table 30-55 in Section 30.0 "Electrical Characteristics" describes the performance characteristics for the op amps, distinguishing between the two configuration types where applicable.

25.1.1 OP AMP CONFIGURATION A

Figure 25-6 shows a typical inverting amplifier circuit taking advantage of the internal connections from the op amp output to the input of the ADC. The advantage of this configuration is that the user does not need to consume another analog input (ANy) on the device, and allows the user to simultaneously sample all three op amps with the ADC module, if needed. However, the presence of the internal resistance, RINT1, adds an error in the feedback path. Since RINT1 is an internal resistance, in relation to the op amp output (VOAXOUT) and ADC internal connection (VADC), RINT1 must be included in the numerator term of the transfer function. See Table 30-53 in Section 30.0 "Electrical Characteristics" for the typical value of RINT1. Table 30-60 and Table 30-61 in Section 30.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration. Figure 25-6 also defines the equations that should be used when calculating the expected voltages at points, VADC and VOAXOUT.

FIGURE 25-6: OP AMP CONFIGURATION A



Note 1: See Table 30-53 for the Typical value.

- 2: See Table 30-53 for the Minimum value for the feedback resistor.
- 3: See Table 30-60 and Table 30-61 for the minimum sample time (TSAMP).
- 4: CVREF10 or CVREF20 are two options that are available for supplying bias voltage to the op amps.

25.1.2 OP AMP CONFIGURATION B

Figure 25-7 shows a typical inverting amplifier circuit with the output of the op amp (OAxOUT) externally routed to a separate analog input pin (ANy) on the device. This op amp configuration is slightly different in terms of the op amp output and the ADC input connection, therefore, RINT1 is not included in the transfer function. However, this configuration requires the designer to externally route the op amp output (OAxOUT) to another analog input pin (ANy). See Table 30-53 in Section 30.0 "Electrical Characteristics" for the typical value of RINT1. Table 30-60 and Table 30-61 in Section 30.0 "Electrical Characteristics" describe the minimum sample time (TSAMP) requirements for the ADC module in this configuration.

Figure 25-7 also defines the equation to be used to calculate the expected voltage at point VOAxOUT. This is the typical inverting amplifier equation.

25.2 Op Amp/Comparator Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter this URL in your browser:
	http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en555464

25.2.1 KEY RESOURCES

- "Op Amp/Comparator" (DS70357) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- Application Notes
- Software Libraries
- · Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools




FIGURE 25-7: OP AMP CONFIGURATION B

25.3 Op Amp/Comparator Registers

R/W-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
PSIDL			_	C4EVT ⁽¹⁾	C3EVT ⁽¹⁾	C2EVT ⁽¹⁾	C1EVT ⁽¹⁾			
bit 15							bit			
U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0			
_	—	—	—	C4OUT ⁽²⁾	C3OUT ⁽²⁾	C2OUT ⁽²⁾	C10UT ⁽²⁾			
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'				
-n = Value at		'1' = Bit is set			0° = Bit is cleared x = Bit is					
bit 15	PSIDL: Comp	parator Stop in	Idle Mode bit	t						
	1 = Discontinues operation of all comparators when device enters Idle mode									
	0 = Continues operation of all comparators in Idle mode									
bit 14-12		ted: Read as		(1)						
bit 11	C4EVT: Op Amp/Comparator 4 Event Status bit ⁽¹⁾									
	 1 = Op amp/comparator event occurred 0 = Op amp/comparator event did not occur 									
bit 10	0 = Op amp/comparator event did not occur C3EVT: Comparator 3 Event Status bit ⁽¹⁾									
	1 = Comparator event occurred									
	0 = Comparator event did not occur									
bit 9	C2EVT: Com	parator 2 Ever	t Status bit ⁽¹⁾							
	1 = Comparator event occurred									
	0 = Comparator event did not occur									
bit 8	C1EVT: Comparator 1 Event Status bit ⁽¹⁾									
	1 = Comparator event occurred									
L:1 7 4	0 = Comparator event did not occur Unimplemented: Read as '0'									
bit 7-4	•			2)						
bit 3	C4OUT: Comparator 4 Output Status bit ⁽²⁾									
	$\frac{\text{When CPOL} = 0:}{1 = \text{VIN} + \text{VIN}}$									
	D = VIN + > VIN - UIN									
	When CPOL = 1:									
	$1 = VIN + \langle VIN - VIN $									
	0 = VIN + > VIN -									
bit 2		parator 3 Outp	out Status bit ⁽	2)						
	When CPOL									
	1 = VIN+ > VII 0 = VIN+ < VII	•								
	When CPOL									
	1 = VIN + < VII									
		N-								

REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER

- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator Control register, CMxCON<9>.
 - 2: Reflects the value of the COUT bit in the respective Op Amp/Comparator Control register, CMxCON<8>.

REGISTER 25-1: CMSTAT: OP AMP/COMPARATOR STATUS REGISTER (CONTINUED)

- C2OUT: Comparator 2 Output Status bit⁽²⁾ bit 1 When CPOL = 0: 1 = VIN + > VIN -0 = VIN + < VIN-When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN -C10UT: Comparator 1 Output Status bit⁽²⁾ bit 0 When CPOL = 0: 1 = VIN + > VIN-0 = VIN + < VIN-When CPOL = 1: 1 = VIN + < VIN-0 = VIN + > VIN -
- **Note 1:** Reflects the value of the of the CEVT bit in the respective Op Amp/Comparator Control register, CMxCON<9>.
 - 2: Reflects the value of the COUT bit in the respective Op Amp/Comparator Control register, CMxCON<8>.

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
CON	COE ⁽²⁾	CPOL	—	—	OPMODE	CEVT	COUT
bit 15					•		bit 8
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	EVPOL0		CREF ⁽¹⁾		_	CCH1 ⁽¹⁾	CCH0 ⁽¹⁾
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	CON: Op Am	p/Comparator	Enable bit				
		comparator is e					
		comparator is d					
bit 14		rator Output E					
		tor output is pr		xOUT pin			
	•	tor output is int	•				
bit 13	•	arator Output		bit			
		tor output is inv tor output is no					
bit 12-11	-	ted: Read as '					
bit 10	-	p Amp/Compa		n Mode Select	bit		
	•	erates as an o	•				
	0 = Circuit op	erates as a co	mparator				
bit 9	CEVT: Compa	arator Event bi	t				
		tor event acco s until the bit is		VPOL<1:0> se	ettings occurred	; disables futur	e triggers an
	0 = Compara	tor event did n	ot occur				
bit 8	COUT: Comp	arator Output l	oit				
		= 0 (non-invert	ed polarity):				
	$1 = V_{IN} + > V_{II}$	•					
	0 = VIN + < VII	-					
		= 1 (inverted p	olarity).				
	1 = VIN + < VII	N-					

REGISTER 25-2: CMxCON: COMPARATOR x CONTROL REGISTER (x = 1, 2 OR 3)

- Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.
 - 2: This output is not available when OPMODE (CMxCON<10>) = 1.

REGISTER 25-2: CMxCON: COMPARATOR x CONTROL REGISTER (x = 1, 2 OR 3) (CONTINUED)

bit 7-6	EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits
	11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0)
	 10 = Trigger/event/interrupt generated only on high-to-low transition of the polarity selected comparator output (while CEVT = 0)
	If CPOL = 1 (inverted polarity):
	Low-to-high transition of the comparator output.
	If CPOL = 0 (non-inverted polarity):
	High-to-low transition of the comparator output.
	 01 = Trigger/event/interrupt generated only on low-to-high transition of the polarity-selected comparator output (while CEVT = 0)
	If CPOL = 1 (inverted polarity):
	High-to-low transition of the comparator output.
	If CPOL = 0 (non-inverted polarity):
	Low-to-high transition of the comparator output
	00 = Trigger/event/interrupt generation is disabled
bit 5	Unimplemented: Read as '0'
bit 4	CREF: Comparator Reference Select bit (VIN+ input) ⁽¹⁾
	1 = VIN+ input connects to internal CVREFIN voltage ⁽²⁾ 0 = VIN+ input connects to CxIN1+ pin
bit 3-2	Unimplemented: Read as '0'
bit 1-0	CCH<1:0>: Op Amp/Comparator Channel Select bits ⁽¹⁾
	11 = Unimplemented
	10 = Unimplemented
	01 = Inverting input of the comparator connects to the CxIN2- pin(2)
	00 = Inverting input of the op amp/comparator connects to the CxIN1- pin
Noto 1	Inputs that are selected and not available will be tied to Viss. See the "Pin Diagrams" section for available

- **Note 1:** Inputs that are selected and not available will be tied to Vss. See the "**Pin Diagrams**" section for available inputs for each package.
 - 2: This output is not available when OPMODE (CMxCON<10>) = 1.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER	25-3: CM40	CON: COMPA	RATOR 4 CO	ONTROL RE	GISTER		
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
CON	COE	CPOL		_	—	CEVT	COUT
bit 15			·		•		bit 8
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	EVPOL0	0-0	CREF ⁽¹⁾	0-0	0-0	CCH1 ⁽¹⁾	CCH0 ⁽¹⁾
bit 7	EVFOLU				_		bit (
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown
	001		•				
bit 15		arator Enable b	DIC				
		ator is enabled ator is disabled					
bit 14	COE: Comp	arator Output E	nable bit				
		ator output is pr ator output is in		xOUT pin			
bit 13	CPOL: Com	parator Output	Polarity Select	bit			
	•	ator output is in					
bit 12-10	•	ator output is no					
	-	nted: Read as					
bit 9		parator Event b				diachlas futura	triagoro one
	interrup	ator event acc ts until the bit is ator event did r	cleared	OL<1:0> seu	ings occurred;	disables future	e inggers and
bit 8	•	parator Output					
		. = 0 (non-inver					
	1 = VIN + > V		<u></u>				
	0 = VIN+ < V	'IN-					
		= 1 (inverted p	olarity):				
	1 = VIN+ < V 0 = VIN+ > V						
bit 7-6		Trigger/Ever	t/Intorrupt Polo	rity Soloct bit	-		
	11 = Trigger 10 = Trigger	/event/interrupt /event/interrupt	generated on generated only	any change of	f the comparate	or output (while (e polarity selecte	
	If CPO	(while CEVT = (<u>L = 1 (inverted</u> -high transition	polarity):	ator output			
		L = 0 (non-inve	-				
	High-to	-low transition	of the compara	•			
		/event/interrupt (while CEVT = (on low-to-high	n transition of th	e polarity selecte	ed comparato
		L = 1 (inverted -low transition		tor output.			
		L = 0 (non-inve -high transition		ator output.			
	00 = Trigge r	/event/interrupt	generation is	disabled			
Note 1: In	puts that are se	lected and not a	available will be	tied to Vss. S	ee the "Pin Dia	agrams" sectior	n for available

Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.

REGISTER 25-3: CM4CON: COMPARATOR 4 CONTROL REGISTER (CONTINUED)

- bit 5 Unimplemented: Read as '0'
- bit 4 **CREF:** Comparator Reference Select bit (VIN+ input)⁽¹⁾
 - 1 = VIN+ input connects to internal CVREFIN voltage
 - 0 = VIN+ input connects to C4IN1+ pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Comparator Channel Select bits⁽¹⁾
 - 11 = VIN- input of comparator connects to OA3/AN6
 - 10 = VIN- input of comparator connects to OA2/AN0
 - 01 = VIN- input of comparator connects to OA1/AN3
 - 00 = VIN- input of comparator connects to C4IN1-
- Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 25-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
—	—	—	_	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0
bit 15							bit 8

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| SELSRCB3 | SELSRCB2 | SELSRCB1 | SELSRCB0 | SELSRCA3 | SELSRCA2 | SELSRCA1 | SELSRCA0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

DIL 15-12	Unimplemented. Read as 0
bit 11-8	SELSRCC<3:0>: Mask C Input Select bits
	1111 = FLT4
	1110 = FLT2
	1101 = PTGO19
	1100 = PTGO18
	1011 = Reserved
	1010 = Reserved
	1001 = Reserved
	1000 = Reserved
	0111 = Reserved
	0110 = Reserved
	0101 = PWM3H
	0100 = PWM3L
	0011 = PWM2H
	0010 = PWM2L
	0001 = PWM1H
	0000 = PWM1L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits 1111 = FLT4
bit 7-4	•
bit 7-4	1111 = FLT4
bit 7-4	1111 = FLT4 1110 = FLT2
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0110 = Reserved 0101 = PWM3H
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0110 = Reserved 0101 = PWM3H 0100 = PWM3L
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0110 = Reserved 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 0111 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 0111 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM1H
bit 7-4	1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 0111 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L

REGISTER 25-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER (CONTINUED)

- bit 3-0 SELSRCA<3:0>: Mask A Input Select bits
 - 1111 = FLT4 1110 = FLT2 1101 = PTGO19 1100 = PTGO18 1011 = Reserved 1010 = Reserved 1001 = Reserved 1000 = Reserved 0111 = Reserved 0110 = Reserved 0101 = PWM3H 0100 = PWM3L 0011 = PWM2H 0010 = PWM2L 0001 = PWM1H 0000 = PWM1L

REGISTER 25-5:	CMxMSKCON: COMPARATOR x MASK GATING
	CONTROL REGISTER

R/W-0							
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
HLMS	—	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN
bit 7				1			bit
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unki	nown
bit 15	HLMS: High	or Low-Level N	lasking Select	bits			
	•		•		erted ('0') compa	rator signal from	n propagatin
					erted ('1') compa		
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	OCEN: OR G	ate C Input Er	able bit				
	1 = MCI is co	nnected to OR	gate				
	0 = MCI is no	t connected to	OR gate				
bit 12		Gate C Input I		e bit			
		MCI is connect					
		MCI is not conr		jate			
bit 11		ate B Input En					
		nnected to OR t connected to	•				
bit 10		Gate B Input I	•	a hit			
		VBI is connect					
		MBI is not conr	•	ate			
bit 9		ate A Input En	-				
		nnected to OR					
	0 = MAI is no	t connected to	OR gate				
bit 8	OANEN: OR	Gate A Input I	nverted Enable	e bit			
		MAI is connect					
		MAI is not conr	-				
bit 7		Gate Output Ir					
		ANDI is conneo ANDI is not cor					
				9			
bit 6	PAGS: AND Gate Output Enable bit 1 = ANDI is connected to OR gate						
bit 6		•					
bit 6	1 = ANDI is c	•	R gate				
bit 6 bit 5	1 = ANDI is c 0 = ANDI is n ACEN: AND	onnected to O ot connected t Gate C Input E	R gate o OR gate inable bit				
	1 = ANDI is c 0 = ANDI is n ACEN: AND 1 = MCI is co	onnected to O ot connected t Gate C Input E nnected to AN	R gate o OR gate inable bit D gate				
bit 5	1 = ANDI is c 0 = ANDI is n ACEN: AND 1 = MCI is co 0 = MCI is no	onnected to O lot connected t Gate C Input E nnected to AN it connected to	R gate o OR gate Inable bit D gate AND gate				
	1 = ANDI is c 0 = ANDI is n ACEN: AND 1 = MCI is co 0 = MCI is no ACNEN: AND	onnected to O lot connected t Gate C Input E nnected to AN	R gate o OR gate inable bit D gate AND gate Inverted Enab				

REGISTER 25-5: CMxMSKCON: COMPARATOR x MASK GATING CONTROL REGISTER (CONTINUED)

bit 3 ABEN: AND Gate B Input Enable bit 1 = MBI is connected to AND gate 0 = MBI is not connected to AND gate bit 2 ABNEN: AND Gate B Input Inverted Enable bit 1 = Inverted MBI is connected to AND gate 0 = Inverted MBI is not connected to AND gate bit 1 AAEN: AND Gate A Input Enable bit 1 = MAI is connected to AND gate 0 = MAI is not connected to AND gate bit 0 AANEN: AND Gate A Input Inverted Enable bit 1 = Inverted MAI is connected to AND gate 0 = Inverted MAI is not connected to AND gate

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	—	—		—	—	_	_		
bit 15							bit		
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	CFSEL2	CFSEL1	CFSEL0	CFLTREN	CFDIV2	CFDIV1	CFDIV0		
bit 7							bit		
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown		
oit 15-7	Unimplemer	nted: Read as	0'						
oit 6-4	CFSEL<2:0>	: Comparator	Filter Input Clo	ock Select bits					
	111 = T5CL	<(1)							
		$110 = T4CLK^{(2)}$							
		$101 = T3CLK^{(1)}$							
	100 = T2CL								
	011 = Reser								
	010 = SYNC								
	001 = Fosc ⁽								
	$000 = FP^{(4)}$								
bit 3		Comparator Filt	er Enable bit						
	1 = Digital filt	ter is enabled							
	0 = Digital filt	ter is disabled							
bit 2-0	CFDIV<2:0>	: Comparator F	ilter Clock Div	vide Select bits					
	111 = Clock	Divide 1:128							
	110 = Clock	Divide 1:64							
	101 = Clock	Divide 1:32							
	100 = Clock	Divide 1:16							
	011 = Clock	Divide 1:8							
	010 = Clock	Divide 1:4							
	001 = Clock	Divide 1:2							
	000 = Clock	Divide 1:1							
Note 1. C	ee the Type C Ti	mer Block Dia	aram (Figure 1	3-2)					
	ee the Type C Ti ee the Type B Ti	-		-					
	as the High Spe	-			Diagram (Figure	16.0)			

REGISTER 25-6: CMxFLTR: COMPARATOR x FILTER CONTROL REGISTER

- 3: See the High-Speed PWMx Module Register Interconnection Diagram (Figure 16-2).
 - 4: See the Oscillator System Diagram (Figure 9-1).

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0
	CVR2OE ⁽¹⁾	_	—	_	VREFSEL	—	
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVR10E ⁽¹⁾	CVRR	CVRSS ⁽²⁾	CVR3	CVR2	CVR1	CVR0
bit 7							bit
Legend:							
R = Readable	hit	W = Writable	hit	= Inimple	mented bit, read	as 'O'	
-n = Value at P		'1' = Bit is set		0' = Bit is cle		x = Bit is unkn	own
							own
bit 15	Unimplement	ed: Read as '	0'				
bit 14	CVR2OE: Cor	nparator Volta	ge Reference	2 Output Ena	ble bit ⁽¹⁾		
			ected to the C				
	0 = (AVDD - A)	Vss)/2 is disco	onnected from	the CVREF20	pin		
bit 13-11	Unimplement	ed: Read as '	0'				
bit 10		-	age Reference	Select bit			
	1 = CVREFIN =			- 4			
L: 1 0 0		•	the resistor ne	etwork			
bit 9-8							
bit 7			e Reference E				
			rence circuit is rence circuit is		wn		
bit 6	•	•	ge Reference	•			
		•	n the CVREF10				
	0 = Voltage lev	vel is disconne	ected from ther	CVREF10 pi	n		
bit 5	CVRR: Compa	arator Voltage	Reference Ra	nge Selectior	ı bit		
	1 = CVRSRC/2 0 = CVRSRC/3						
bit 4	CVRSS: Com	parator Voltag	e Reference S	ource Selecti	on bit ⁽²⁾		
	1 = Comparate	or voltage refe	erence source,	CVRSRC = (V	ref+) – (AVss)		
	0 = Comparate	or voltage refe	rence source,	CVRSRC = A	/dd – AVss		
bit 3-0			age Reference	Value Select	ion $0 \leq CVR < 3$:	$0> \le 15$ bits	
	When CVRR = CVREFIN = (C)		(CVRSRC)				
	When CVRR =	-					
			VR<3:0>/32) •	(CVRSRC)			
	- (-	, (,	· /			

REGISTER 25-7: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

- **Note 1:** CVRxOE overrides the TRISx and the ANSELx bit settings.
 - 2: In order to operate with CVRSS = 1, at least one of the comparator modules must be enabled.

NOTES:

26.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

- Note 1: This data sheet summarizes the features of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Programmable Cyclic Redundancy Check (CRC)" (DS70346) of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The programmable CRC generator offers the following features:

- User-programmable (up to 32nd order) polynomial CRC equation
- · Interrupt output
- Data FIFO

The programmable CRC generator provides a hardware implemented method of quickly generating checksums for various networking and security applications. It offers the following features:

- User-programmable CRC polynomial equation, up to 32 bits
- Programmable shift direction (little or big-endian)
- · Independent data and polynomial lengths
- Configurable interrupt output
- Data FIFO

A simplified block diagram of the CRC generator is shown in Figure 26-1. A simple version of the CRC shift engine is shown in Figure 26-2.





FIGURE 26-1: CRC BLOCK DIAGRAM





26.1 Overview

The CRC module can be programmed for CRC polynomials of up to the 32nd order, using up to 32 bits. Polynomial length, which reflects the highest exponent in the equation, is selected by the PLEN<4:0> bits (CRCCON2<4:0>).

The CRCXORL and CRCXORH registers control which exponent terms are included in the equation. Setting a particular bit includes that exponent term in the equation; functionally, this includes an XOR operation on the corresponding bit in the CRC engine. Clearing the bit disables the XOR.

For example, consider two CRC polynomials, one a 16-bit equation and the other a 32-bit equation:

$$\begin{array}{c} x16+x12+x5+1\\ \text{and}\\ x32+x26+x23+x22+x16+x12+x11+x10+x8+x7\\ +x5+x4+x2+x+1 \end{array}$$

To program these polynomials into the CRC generator, set the register bits as shown in Table 26-1.

Note that the appropriate positions are set to '1' to indicate that they are used in the equation (for example, X26 and X23). The 0 bit required by the equation is always XORed; thus, X0 is a don't care. For a polynomial of length N, it is assumed that the *N*th bit will always be used, regardless of the bit setting. Therefore, for a polynomial length of 32, there is no 32nd bit in the CRCxOR register.

TABLE 26-1:CRC SETUP EXAMPLES FOR16 AND 32-BIT POLYNOMIAL

CRC Control	Bit Values					
Bits	16-bit Polynomial	32-bit Polynomial				
PLEN<4:0>	01111	11111				
X<31:16>	0000 0000 0000 000x	0000 0100 1100 0001				
X<15:0>	0001 0000 0010 000x	0001 1101 1011 011x				

26.2 Programmable CRC Resources

Many useful resources are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note:	In the event you are not able to access the product page using the link above, enter
	this URL in your browser:
	http://www.microchip.com/wwwproducts/
	Devices.aspx?dDocName=en555464

26.2.1 KEY RESOURCES

- "Programmable Cyclic Redundancy Check (CRC)" (DS70346) in the "dsPIC33/PIC24 Family Reference Manual"
- Code Samples
- · Application Notes
- Software Libraries
- Webinars
- All Related "dsPIC33/PIC24 Family Reference Manual" Sections
- Development Tools

26.3 Programmable CRC Registers

REGISTER 26-1: CRCCON1: CRC CONTROL REGISTER 1

	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
CRCEN	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15							bit 8
R-0	R-1	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CRCFUL	CRCMPT	CRCISEL	CRCGO	LENDIAN	—	_	—
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	0 = CRC mo	dule is enabled		chines, pointer	s and CRCWD	AT/CRCDAT a	re reset, othe
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	CSIDL: CRC	Stop in Idle Mo	de bit				
	1 = Discontir	ues module op s module opera	eration when		ldle mode		
bit 12-8	Indicates the	Pointer Value number of valid		EIEO Has a m	avimum value	of 9 when DL E	
	or 16 whon D	$I \equiv N < 1 \cdot 0 > < 7$		1 II O. 1185 & 11		OI & WHEN PLE	N<4:0> > 7
bit 7				1 II O. 1185 8 II			N<4:0> > 7
	CRCFUL : CF 1 = FIFO is f 0 = FIFO is r	C FIFO Full bit ull lot full RC FIFO Empty empty	t	1 II O. 1163 d II		or o when PLE	N<4:0> > 7
bit 7 bit 6 bit 5	CRCFUL: CF 1 = FIFO is f 0 = FIFO is r CRCMPT: CF 1 = FIFO is r CRCISEL: CI 1 = Interrupt	C FIFO Full bit ull lot full C FIFO Empty empty lot empty RC Interrupt Se	Bit election bit oty; final word	of data is still s	shifting through		N<4:0> > 7
bit 6	CRCFUL: CF 1 = FIFO is f 0 = FIFO is r CRCMPT: CF 1 = FIFO is r CRCISEL: CI 1 = Interrupt 0 = Interrupt CRCGO: Stat 1 = Starts CF	C FIFO Full bit ull not full C FIFO Empty empty not empty RC Interrupt Se on FIFO is emp on shift is com	⁷ Bit election bit oty; final word plete and CRC	of data is still s	shifting through		N<4:0> > 7
bit 6 bit 5	CRCFUL: CF 1 = FIFO is f 0 = FIFO is r CRCMPT: CF 1 = FIFO is r CRCISEL: CI 1 = Interrupt 0 = Interrupt CRCGO: Star 1 = Starts CF 0 = CRC ser LENDIAN: Da 1 = Data wor	C FIFO Full bit ull not full C FIFO Empty mpty not empty RC Interrupt Se on FIFO is emp on shift is comp t CRC bit RC serial shifter ial shifter is turr ata Word Little- d is shifted into	Bit election bit oty; final word plete and CRC ned off Endian Config the CRC star	of data is still s CWDAT results guration bit ting with the LS	shifting through	CRC	N<4:0> > 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	—	—	DWIDTH4	DWIDTH3	DWIDTH2	DWIDTH1	DWIDTH0		
bit 15							bit 8		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	—	PLEN4	PLEN3	PLEN2	PLEN1	PLEN0		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-13	Unimplemen	ted: Read as '	0'						
bit 12-8	bit 12-8 DWIDTH<4:0>: Data Width Select bits								
These bits set the width of the data word (DWIDTH<4:0> + 1).									
bit 7-5	Unimplemented: Read as '0'								

REGISTER 26-2: CRCCON2: CRC CONTROL REGISTER 2

bit 4-0 **PLEN<4:0>:** Polynomial Length Select bits

These bits set the length of the polynomial (Polynomial Length = PLEN<4:0> + 1).

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 26-3: CRCXORH: CRC XOR POLYNOMIAL HIGH REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X<3	31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			X<2	23:16>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow					nown		

bit 15-0 X<31:16>: XOR of Polynomial Term Xⁿ Enable bits

REGISTER 26-4: CRCXORL: CRC XOR POLYNOMIAL LOW REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			Х<	15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
			X<7:1>				_
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplen	nented bit, rea	ıd as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

bit 15-1X<15:1>: XOR of Polynomial Term Xⁿ Enable bitsbit 0Unimplemented: Read as '0'

NOTES:

27.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a То comprehensive reference source. complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Familv Reference Manual', which is available from the Microchip web site (www.microchip.com).

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard™ Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation

27.1 Configuration Bits

In dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices, the Configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in at the top of the on-chip program memory space, known as the Flash Configuration bytes. Their specific locations are shown in Table 27-1. The configuration data is automatically loaded from the Flash Configuration bytes to the proper Configuration Shadow registers during device Resets.

Note:	Configuration data is reloaded on all types
	of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration bytes for configuration data in their code for the compiler. This is to make certain that program code is not stored in this address when the code is compiled.

The upper 2 bytes of all Flash Configuration Words in program memory should always be '1111 1111 1111 1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

Note: Performing a page erase operation on the last page of program memory clears the Flash Configuration bytes, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

The Configuration Flash bytes map is shown in Table 27-1.

Reserved 0007FC 32 1007FC 128 <	File Name	Address	Device Memory Size (Kbytes)	Bits 23-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1975/C 128 <	Reserved	0057EC	32									
1024FC 258 100 10		00AFEC	64									
Image: Post of a contract o		0157EC	128	_	_	_	_	_	_	_	_	_
Image: Post of a contract o												
Reserved 007FE 007FE 12 000000000000000000000000000000000000												
004FEE 64 (167ER 128 (267E	Reserved											
0157E 128 </td <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>				-								
Image: Construction of the imag				_	_	_	_	_	_	_	_	_
0557EE 512 ··· ··· ··· ··· ··· ··· FICD 02AFF0 04 0.24 <				-								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $												
Image: constraint of the	FICD											
0157F0 128 (024F70 Reserved ⁽³⁾ Reserved ⁽³⁾ ICS<1:>- FPOR 0057F2 004F2 64 (057F2 32 (004F2	TIOD											
02AFF0 256 0<					Reserved(3)			Reserved(2)	Reserved(3)	_	ICSC	1.0>
0657F0 512 0007F2 32 0007F2 32 0024F2 44 0157F2 128 0224F5 256 0257F4 512 0007F4 64 0157F4 128 0007F5 612 0007F6 64 0157F6 512 0007F6 64 0157F6 512 0007F6 64 0157F6 512 0007F6 64 0157F8 128 0037F6 612 0037F6 512 FOSC 0057F6 0037F6 512 0037F6 512 0037F6 512 0037F6 512 FOSC 0057F6 0037F6 512 0037F6 51					Tteserveu.	_	JIAOLIN	Tteserveu.	Tteserveu.		100 -	1.04
FPOR 0057F2 32 00AFF2 64 0157F2 128 02AFF2 WDTWIN<1:0> ALTI2C2 ALTI2C1 Reserved ⁽³⁾												
Image: constraint of the imag	EDOD											
1057F2 128 02AFF2 WDTWIN<1:0> ALTI2C2 ALTI2C1 Reserved ⁽³⁾ FWDT 0057F4 32	FPUR											
02AFF2 256 0557F2 512 FWDT 0057F4 32 00AFF4 64 0157F4 128 02AFF4 256 0557F6 512 FOSC 0057F6 32 00AFF6 64 0157F6 512 0057F6 512 0057F6 512 0057F8 512 0057F4 512 0057F5 512 0057F4 266 0557F6 512 0557F6 512 0557F6 512 0557F6 512 0557F6 512 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>												
0557F2 512 Image: constraint of the sector					WDTV	VIN<1:0>	ALTI2C2	ALTI2C1	Reserved	_	_	_
FWDT 0057F4 32 00AFF4 64 0157F4				-								
Image: married base was served was ser	EN DE					r						
0157F4128 02AFF4FWDTENWINDISPLLKENWDTPREWDTPREWDTPOST-3:0>FOSC 00AFF60657F632 0567F6	FWDI			-								
02AFF4 256 00 0												
0567F4 512 Image: Constraint of the sector				—	FWDTEN	WINDIS	PLLKEN	WDTPRE		WDTPOST<3:0>		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $												
IDAFF664 0157F6128 128 0557F6FCKSM<1:0>IDL1WAYOSCIOFNC POSCMD<1:0>POSCMD<1:0>FOSCSEL0057F6512 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td>										1		
0157F6 128 FCKSM<1:0> IDL1WAY OSCIOFNC POSCMD<1:0> 02AFF6 256 OSCIOFNC POSCMD<1:0> FOSCSEL 0057F8 32 <	FOSC			-								
02AFF6 256 0557F6 512 FOSCSEL 0057F8 32 00AFF8 64 0157F8 128 02AFF6 256 0557F6 512 057F8 128 02AFF8 256 0557F8 512 0557F8 512 0557F8 512 0557F4 128 00AFF4 266 0557F4 512 0557F5 512 0557F6		00AFF6	64									
0557F6612Image: constraint of the second seco		0157F6	128	—	FCKS	SM<1:0>	IOL1WAY	—	—	OSCIOFNC	POSCN	D<1:0>
FOSCSEL 0057F8 32 IESO PWMLOCK ⁽¹⁾ — — — — FNOSC<2:0> 00AFF8 64 0157F8 128 — IESO PWMLOCK ⁽¹⁾ — — — — FNOSC<2:0> FGS 0057FA 32 — … … … … … … … … … …												
00AFF8 64 0157F8 128 02AFF8 256 0557F8 512 FGS 0057FA 32 00AFFA 64 0157FA 128 00AFFA 64 0157FA 128 00AFFA 64 0157FA 128 02AFFA 256 0557FA 512 Reserved 0057FC 32 00AFFC 64 0157FC 128 02AFFA 256 0557FC 512 Reserved 057FC 0557FC 512 Reserved 057FFC 0557FC 512 Reserved 057FFE 057FFE 32 02AFFE 64 0157FE 128 02AFFE 64 0157FE 128 02AFFE 64 0157FE 128 02AFFE 256		0557F6	512									
0157F8 128 IESO PWMLOCK ⁽¹⁾ FNOSC<2:0> 02AFF8 256 0557F8 512	FOSCSEL	0057F8	32									
02AFF8 256 0557F8 512 FGS 0057FA 32 00AFFA 64 0157FA 128 02AFFA 256 0557FA 512 Reserved 0057FC 00AFFC 64 0157FA 512 Reserved 0057FC 00AFFC 64 0157FC 128 00AFFC 64 0157FC 128 00AFFC 64 0157FC 128 00AFFC 512 Reserved 057FFE 0537FC 512 Reserved 057FFE 054FFE 32 00AFFE 64 0157FE 128 0AFFE 64 0157FE 128 00AFFE 64 0157FE 128 02AFFE 256		00AFF8	64									
0557F8 512 Image: constraint of the synthematic of the synthematex of the synthematex		0157F8	128	—	IESO	PWMLOCK ⁽¹⁾	—	—	—	F	NOSC<2:0>	
FGS 0057FA 32 GCP GWRP 00AFFA 04 0157FA 128 GCP GWRP 02AFFA 256 0557FA 512 GCP GWRP Reserved 0057FC 32		02AFF8	256									
00AFFA 64 0157FA 128 02AFFA 256 02AFFA 256 0557FA 512 Reserved 0057FC 32 00AFFC 64 0157FA 128 00AFFC 64 0157FC 128 02AFFC 256 0557FC 512 02AFFC 256 0557FC 512 Reserved 057FFE 32 00AFFC 44 057FF 128 00AFFC 512 Reserved 057FFE 057FFE 128 00AFFE 64 0157FE 128 02AFFE 256		0557F8	512									
0157FA 128 GCP GWRP 02AFFA 256 0557FA 512 GCP GWRP Reserved 0057FC 32	FGS	0057FA	32									
0157FA 128 GCP GWRP 02AFFA 256 0557FA 512 GCP GWRP Reserved 0057FC 32		00AFFA	64									
$ \begin{array}{ c c c c c c c } \hline 0557FA & 512 \\ \hline 0557FC & 32 \\ \hline 00AFFC & 64 \\ \hline 0157FC & 128 \\ \hline 02AFFC & 256 \\ \hline 0557FC & 512 \\ \hline 00AFFE & 32 \\ \hline 00AFFE & 64 \\ \hline 0157FE & 128 \\ \hline 00AFFE & 64 \\ \hline 0157FE & 128 \\ \hline 02AFFE & 256 \\ \hline \end{array} \begin{array}{ c c c c c c c } \hline & & & & & & & & & & & & & & & & & & $			128	—	_	—	_	—	—	—	GCP	GWRP
Reserved 0057FC 32 00AFFC <td></td> <td>02AFFA</td> <td>256</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		02AFFA	256									
00AFFC 64 0157FC 128 02AFFC 256 0557FC 512 Reserved 057FFE 32 00AFFE 64 0157FE 128 00AFFE 256		0557FA	512									
0157FC 128 -<	Reserved	0057FC	32									
0157FC 128 -<												
02AFFC 256 0557FC 512 Reserved 057FFE 32 00AFFE 64 0157FE 128 02AFFE 256				_	_	_	_	_	_	_	_	_
0557FC 512 Image: Constraint of the system												
Reserved 057FFE 32 00AFFE 64 0157FE 128 02AFFE 256												
00AFFE 64 0157FE 128 02AFFE 256	Reserved											
0157FE 128 — — — — — — — — — — — — — — —												
02AFFE 256					_	_	_	_	_	_	_	_
		02AFFE 0557FE	512									

TABLE 27-1: CONFIGURATION BYTE REGISTER MAP

Legend: — = unimplemented, read as '1'.

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

2: This bit is reserved and must be programmed as '0'.

3: These bits are reserved and must be programmed as '1'.

Bit Field	Description						
GCP	General Segment Code-Protect bit 1 = User program memory is not code-protected 0 = Code protection is enabled for the entire program memory space						
GWRP	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected						
IESO	 Two-Speed Oscillator Start-up Enable bit 1 = Start up device with FRC, then automatically switch to the user-selected oscillator source when ready 0 = Start up device with user-selected oscillator source 						
PWMLOCK ⁽¹⁾	PWM Lock Enable bit 1 = Certain PWM registers may only be written after a key sequence 0 = PWM registers may be written without a key sequence						
FNOSC<2:0>	Oscillator Selection bits 111 = Fast RC Oscillator with Divide-by-N (FRCDIVN) 110 = Fast RC Oscillator with Divide-by-16 (FRCDIV16) 101 = Low-Power RC Oscillator (LPRC) 100 = Reserved; do not use 011 = Primary Oscillator with PLL module (XT + PLL, HS + PLL, EC + PLL) 010 = Primary Oscillator (XT, HS, EC) 001 = Fast RC Oscillator with Divide-by-N with PLL module (FRCPLL) 000 = Fast RC Oscillator (FRC)						
FCKSM<1:0>	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled						
IOL1WAY	Peripheral Pin Select Configuration bit 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations						
OSCIOFNC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is the clock output 0 = OSC2 is a general purpose digital I/O pin						
POSCMD<1:0>	Primary Oscillator Mode Select bits 11 = Primary Oscillator is disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode						
FWDTEN	 Watchdog Timer Enable bit 1 = Watchdog Timer is always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect.) 0 = Watchdog Timer is enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register) 						
WINDIS	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode						
PLLKEN	PLL Lock Enable bit 1 = PLL lock is enabled 0 = PLL lock is disabled nly available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.						

TABLE 27-2: CONFIGURATION BITS DESCRIPTION

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

2: When JTAGEN = 1, an internal pull-up resistor is enabled on the TMS pin. Erased devices default to JTAGEN = 1. Applications requiring I/O pins in a high-impedance state (tri-state) in Reset should use pins other than TMS for this purpose.

Bit Field	Description
WDTPRE	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
WDTWIN<1:0>	Watchdog Window Select bits 11 = WDT window is 25% of WDT period 10 = WDT window is 37.5% of WDT period 01 = WDT window is 50% of WDT period 00 = WDT window is 75% of WDT period
ALTI2C1	Alternate I2C1 pin 1 = I2C1 is mapped to the SDA1/SCL1 pins 0 = I2C1 is mapped to the ASDA1/ASCL1 pins
ALTI2C2	Alternate I2C2 pin 1 = I2C2 is mapped to the SDA2/SCL2 pins 0 = I2C2 is mapped to the ASDA2/ASCL2 pins
JTAGEN ⁽²⁾	JTAG Enable bit 1 = JTAG is enabled 0 = JTAG is disabled
ICS<1:0>	ICD Communication Channel Select bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use

TABLE 27-2: CONFIGURATION BITS DESCRIPTION (CONTINUED)

Note 1: This bit is only available on dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices.

2: When JTAGEN = 1, an internal pull-up resistor is enabled on the TMS pin. Erased devices default to JTAGEN = 1. Applications requiring I/O pins in a high-impedance state (tri-state) in Reset should use pins other than TMS for this purpose.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

REGISTER 27-1: DEVID: DEVICE ID REGISTER

R	R	R	R	R	R	R	R
			DEVID<2	23:16>(<mark>1</mark>)			
bit 23							bit 16
R	R	R	R	R	R	R	R
			DEVID<	15:8> ⁽¹⁾			
bit 15							bit 8
R	R	R	R	R	R	R	R
			DEVID	<7:0> ⁽¹⁾			
bit 7							bit 0
Legend:	R = Read-Only bit			U = Unimplen	nented bit		

bit 23-0 **DEVID<23:0>:** Device Identifier bits⁽¹⁾

Note 1: Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration *Bits*" (DS70663) for the list of device ID values.

REGISTER 27-2: DEVREV: DEVICE REVISION REGISTER

R	R	R	R	R	R	R	R
			DEVREV	<23:16> ⁽¹⁾			
bit 23							bit 16
R	R	R	R	R	R	R	R
			DEVREV	<15:8>(1)			
bit 15							bit 8
R	R	R	R	R	R	R	R
				/<7:0> ⁽¹⁾			
bit 7							bit 0
Legend: R =	Read-only bit			U = Unimplem	nented bit		

bit 23-0 **DEVREV<23:0>:** Device Revision bits⁽¹⁾

Note 1: Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration *Bits*" (DS70663) for the list of device revision values.

27.2 User ID Words

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices contain four User ID Words, located at addresses, 0x800FF8 through 0x800FFE. The User ID Words can be used for storing product information such as serial numbers, system manufacturing dates, manufacturing lot numbers and other application-specific information.

The User ID Words register map is shown in Table 27-3.

TABLE 27-3: USER ID WORDS REGISTER MAP

File Name	Address	Bits 23-16	Bits 15-0
FUID0	0x800FF8	_	UID0
FUID1	0x800FFA	_	UID1
FUID2	0x800FFC	—	UID2
FUID3	0x800FFE	_	UID3

Legend: — = unimplemented, read as '1'.

27.3 On-Chip Voltage Regulator


All of the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X devices power their core digital logic at a nominal 1.8V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family incorporate an onchip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. A low-ESR (less than 1 Ohm) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 27-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 30-5 located in Section 30.0 "Electrical Characteristics".

Note: It is important for the low-ESR capacitor to be placed as close as possible to the VCAP pin.

FIGURE 27-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE





27.4 Brown-out Reset (BOR)

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage, VCAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT Time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM is applied. The total delay in this case is TFSCM. Refer to Parameter SY35 in Table 30-22 of **Section 30.0 "Electrical Characteristics"** for specific TFSCM values.

The BOR status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

27.5 Watchdog Timer (WDT)

For dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

27.5.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a WDT Timeout period (TWDT), as shown in Parameter SY12 in Table 30-22.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution
- Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.




FIGURE 27-2: WDT BLOCK DIAGRAM

27.5.2 SLEEP AND IDLE MODES

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bit (RCON<3,2>) needs to be cleared in software after the device wakes up.

27.5.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

27.5.4 WDT WINDOW

The Watchdog Timer has an optional Windowed mode, enabled by programming the WINDIS bit in the WDT Configuration register (FWDT<6>). In the Windowed mode (WINDIS = 0), the WDT should be cleared based on the settings in the programmable Watchdog Timer Window select bits (WDTWIN<1:0>).

27.6 JTAG Interface

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X devices implement a JTAG interface, which supports boundary scan device testing. Detailed information on this interface is provided in future revisions of the document.

Note:	Refer to "Programming and Diagnostics"
	(DS70608) in the "dsPIC33/PIC24 Family
	Reference Manual" for further information
	on usage, configuration and operation of the
	JTAG interface.

27.7 In-Circuit Serial Programming

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X and PIC24EPXXXGP/MC20X devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33E/PIC24E Flash Programming Specification for Devices with Volatile Configuration Bits" (DS70663) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

27.8 In-Circuit Debugger

When MPLAB[®] ICD 3 or REAL ICE[™] is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, Vss and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins (PGECx and PGEDx).

27.9 Code Protection and CodeGuard™ Security

The dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/ 50X, and PIC24EPXXXGP/MC20X devices offer basic implementation of CodeGuard Security that supports only General Segment (GS) security. This feature helps protect individual Intellectual Property.

Note: Refer to "CodeGuard[™] Security" (DS70634) in the "dsPIC33/PIC24 Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.

28.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33EPXXXGP50X. dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X families of devices. It is not intended to be a comprehensive reference source. То complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Familv Reference Manual', which is available from the Microchip web site (www.microchip.com).

The dsPIC33EP instruction set is almost identical to that of the dsPIC30F and dsPIC33F. The PIC24EP instruction set is almost identical to that of the PIC24F and PIC24H.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- DSP operations
- · Control operations

 Table 28-1 lists the general symbols used in describing the instructions.

The dsPIC33E instruction set summary in Table 28-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could be either the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/ shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- · The X and Y address space prefetch operations
- The X and Y address space prefetch destinations
- The accumulator write back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register 'Wn' or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the Table Read and Table Write instructions

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction, or a PSV or Table Read is performed, or an SFR register is read. In these cases, the execution takes multiple instruction cycles with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157). For more information on instructions that take more than one instruction cycle to execute, refer to **"CPU"** (DS70359) in the *"dsPIC33/PIC24 Family Reference Manual"*, particularly the **"Instruction Flow Types"** section.

Field	Description				
#text	Means literal defined by "text"				
(text)	Means "content of text"				
[text]	Means "the location addressed by text"				
{}	Optional field or operation				
$a \in \{b, c, d\}$	a is selected from the set of values b, c, d				
<n:m></n:m>	Register bit field				
.b	Byte mode selection				
.d	Double-Word mode selection				
.S	Shadow register select				
.w	Word mode selection (default)				
Acc	One of two accumulators {A, B}				
AWB	Accumulator write back destination address register ∈ {W13, [W13]+ = 2}				
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$				
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero				
Expr	Absolute address, label or expression (resolved by the linker)				
f	File register address ∈ {0x00000x1FFF}				
lit1	1-bit unsigned literal $\in \{0,1\}$				
lit4	4-bit unsigned literal ∈ {015}				
lit5	5-bit unsigned literal ∈ {031}				
lit8	8-bit unsigned literal ∈ {0255}				
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode				
lit14	14-bit unsigned literal ∈ {016384}				
lit16	16-bit unsigned literal ∈ {065535}				
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'				
None	Field does not require an entry, can be blank				
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate				
PC	Program Counter				
Slit10	10-bit signed literal ∈ {-512511}				
Slit16	16-bit signed literal ∈ {-3276832767}				
Slit6	6-bit signed literal ∈ {-1616}				
Wb	Base W register ∈ {W0W15}				
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }				
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }				

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions \in {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = [W11 + W12], none}	
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

TABLE 28-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED))
	······································	,

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽²⁾	Status Flags Affected
1	ADD	ADD	Acc ⁽¹⁾	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SE
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
	11010	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb, Wns, Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
0	DCIIK	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (4)	None
0	DIA	BRA		Branch if greater than or equal	1	1 (4)	None
			GE, Expr	Branch if unsigned greater than or equal	1		None
		BRA	GEU, Expr		1	1 (4)	None
		BRA	GT, Expr	Branch if greater than	1	1 (4)	None
		BRA	GTU, Expr	Branch if unsigned greater than		1 (4)	
		BRA	LE,Expr	Branch if less than or equal	1	1 (4)	None
		BRA	LEU, Expr	Branch if unsigned less than or equal	1	1 (4)	None
		BRA	LT,Expr	Branch if less than	1	1 (4)	None
		BRA	LTU, Expr	Branch if unsigned less than	1	1 (4)	None
		BRA	N,Expr	Branch if Negative	1	1 (4)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (4)	None
		BRA	NN,Expr	Branch if Not Negative	1	1 (4)	None
		BRA	NOV,Expr	Branch if Not Overflow	1	1 (4)	None
		BRA	NZ, Expr	Branch if Not Zero	1	1 (4)	None
		BRA	OA, Expr ⁽¹⁾	Branch if Accumulator A overflow	1	1 (4)	None
		BRA	OB, Expr(1)	Branch if Accumulator B overflow	1	1 (4)	None
		BRA	OV, Expr(1)	Branch if Overflow	1	1 (4)	None
		BRA	SA, Expr(1)	Branch if Accumulator A saturated	1	1 (4)	None
		BRA	SB, Expr ⁽¹⁾	Branch if Accumulator B saturated	1	1 (4)	None
		BRA	Expr	Branch Unconditionally	1	4	None
		BRA	Z,Expr	Branch if Zero	1	1 (4)	None
		BRA	Wn	Computed Branch	1	4	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
		BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
		BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None

TABLE 28-2: INSTRUCTION SET OVERVIEW

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽²⁾	Status Flags Affected
9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
		BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	4	SFA
		CALL	Wn	Call indirect subroutine	1	4	SFA
		CALL.L	Wn	Call indirect subroutine (long address)	1	4	SFA
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc, Wx, Wxd, Wy, Wyd, AWB(1)	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	$f = \overline{f}$	1	1	N,Z
.,	CON			WREG = \overline{f}	1	1	N,Z
		COM	f,WREG	WREG = 1 Wd = \overline{WS}	-		
40	~~	COM	Ws,Wd		1	1	N,Z
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		CP	Wb,#lit8	Compare Wb with lit8	1	1	C,DC,N,OV,Z
10		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		CPB CPB	Wb,#lit8 Wb,Ws	Compare Wb with lit8, with Borrow Compare Wb with Ws, with Borrow	1	1 1	C,DC,N,OV,Z C,DC,N,OV,Z
21	CPSEQ	CPSEQ	Wb,Wn	(Wb – Ws – C) Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
	CPBEQ	CPBEQ	Wb,Wn,Expr	Compare Wb with Wn, branch if =	1	1 (5)	None
22	CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
	CPBGT	CPBGT	Wb,Wn,Expr	Compare Wb with Wn, branch if >	1	1 (5)	None
23	CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
	CPBLT	CPBLT	Wb,Wn,Expr	Compare Wb with Wn, branch if <	1	1 (5)	None
24	CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
	CPBNE	CPBNE	Wb,Wn,Expr	Compare Wb with Wn, branch if ≠	1	1 (5)	None

TABLE 28-2:	INSTRUCTION SET OVERVIEW (CONTINUED)

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽²⁾	Status Flags Affected
25	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f – 1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f – 2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
28	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
29	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C,OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C,OV
30	DIVF	DIVF	Wm, Wn ⁽¹⁾	Signed 16/16-bit Fractional Divide	1	18	N,Z,C,OV
31	DO	DO	#lit15,Expr ⁽¹⁾	Do code to PC + Expr, lit15 + 1 times	2	2	None
		DO	Wn,Expr(1)	Do code to PC + Expr, (Wn) + 1 times	2	2	None
32	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd ⁽¹⁾	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
33	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd ⁽¹⁾	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
34	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
35	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
36	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
37	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
38	GOTO	GOTO	Expr	Go to address	2	4	None
		GOTO	Wn	Go to indirect	1	4	None
		GOTO.L	Wn	Go to indirect (long address)	1	4	None
39	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
40	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
41	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f .IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
42	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
43	LNK	LNK	#lit14	Link Frame Pointer	1	1	SFA
44	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
45	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd,AWB ⁽¹⁾	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽²⁾	Status Flags Affected
46	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	None
		MOV	f,WREG	Move f to WREG	1	1	None
		MOV	#litl6,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG, f	Move WREG to f	1	1	None
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns + 1) to Wd	1	2	None
		MOV.D	Ws , Wnd	Move Double from Ws to W(nd + 1):W(nd)	1	2	None
47	MOVPAG	MOVPAG	#lit10,DSRPAG	Move 10-bit literal to DSRPAG	1	1	None
		MOVPAG	#lit9,DSWPAG	Move 9-bit literal to DSWPAG	1	1	None
		MOVPAG	#lit8,TBLPAG	Move 8-bit literal to TBLPAG	1	1	None
		MOVPAG	Ws, DSRPAG	Move Ws<9:0> to DSRPAG	1	1	None
		MOVPAG	Ws, DSWPAG	Move Ws<8:0> to DSWPAG	1	1	None
		MOVPAG	Ws, TBLPAG	Move Ws<7:0> to TBLPAG	1	1	None
48	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB ⁽¹⁾	Prefetch and store accumulator	1	1	None
49	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd ⁽¹⁾	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
50	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd(1)	-(Multiply Wm by Wn) to Accumulator	1	1	None
51	MSC	MSC	Wm*Wm, Acc, Wx, Wxd, Wy, Wyd, AWB ⁽¹⁾	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽²⁾	Status Flags Affected
52	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SS	Wb,Ws,Acc ⁽¹⁾	Accumulator = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,Ws,Acc ⁽¹⁾	Accumulator = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Acc ⁽¹⁾	Accumulator = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.US	Wb,Ws,Acc ⁽¹⁾	Accumulator = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.UU	Wb,#lit5,Acc ⁽¹⁾	Accumulator = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,Ws,Acc ⁽¹⁾	Accumulator = unsigned(Wb) * unsigned(Ws)	1	1	None
		MULW.SS	Wb,Ws,Wnd	Wnd = signed(Wb) * signed(Ws)	1	1	None
		MULW.SU	Wb,Ws,Wnd	Wnd = signed(Wb) * unsigned(Ws)	1	1	None
		MULW.US	Wb,Ws,Wnd	Wnd = unsigned(Wb) * signed(Ws)	1	1	None
		MULW.UU	Wb,Ws,Wnd	Wnd = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	Wnd = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	Wnd = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽²⁾	Status Flags Affected
53	NEG	NEG	Acc ⁽¹⁾	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = $f + 1$	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
54	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
55	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
56	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
57	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
58	RCALL	RCALL	Expr	Relative Call	1	4	SFA
		RCALL	Wn	Computed Call	1	4	SFA
59	REPEAT	REPEAT	#lit15	Repeat Next Instruction lit15 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
60	RESET	RESET		Software device Reset	1	1	None
61	RETFIE	RETFIE		Return from interrupt	1	6 (5)	SFA
62	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	6 (5)	SFA
63	RETURN	RETURN		Return from Subroutine	1	6 (5)	SFA
64	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
65	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
66	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
67	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
68	SAC	SAC	Acc, #Slit4, Wdo ⁽¹⁾	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo ⁽¹⁾	Store Rounded Accumulator	1	1	None
69 70	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z
70	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFF	1	1	None
71	SFTAC	SETM SFTAC	Ws Acc, Wn ⁽¹⁾	Ws = 0xFFFF Arithmetic Shift Accumulator by (Wn)	1	1 1	None OA,OB,OAB
		SFTAC	Acc,#Slit6 ⁽¹⁾	Arithmetic Shift Accumulator by Slit6	1	1	SA,SB,SAB OA,OB,OAB, SA,SB,SAB

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles ⁽²⁾	Status Flags Affected
72	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
73	SUB	SUB	Acc ⁽¹⁾	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
74	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = f – WREG – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
75	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z
76	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG – f – (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = Iit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
77	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
78	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	5	None
79	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	5	None
80	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
81	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
82	ULNK	ULNK		Unlink Frame Pointer	1	1	SFA
83	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
84	ZE	ZE	Ws,Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

Note 1: These instructions are available in dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X devices only.

29.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

29.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

29.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16 and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

29.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

29.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

29.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

29.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

29.11 Demonstration/Development Boards, Evaluation Kits and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

29.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

30.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(3)}$	0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽³⁾	0.3V to +3.6V
Maximum current out of Vss pin	
Maximum current into Vod pin ⁽²⁾	
Maximum current sunk/sourced by any 4x I/O pin	15 mA
Maximum current sunk/sourced by any 8x I/O pin	25 mA
Maximum current sunk by all ports ^(2,4)	200 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 30-2).
 - 3: See the "Pin Diagrams" section for the 5V tolerant pins.
 - 4: Exceptions are: dsPIC33EPXXXGP502, dsPIC33EPXXXMC202/502 and PIC24EPXXXGP/MC202 devices, which have a maximum sink/source capability of 130 mA.

30.1 DC Characteristics

			Maximum MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X
	3.0V to 3.6V ⁽¹⁾	-40°C to +85°C	70
—	3.0V to 3.6V ⁽¹⁾	-40°C to +125°C	60

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

TABLE 30-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Тур.	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$	PD	PINT + PI/O			W
I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$					
Maximum Allowed Power Dissipation	РDMAX (ΤJ – ΤΑ)/θJA				W

TABLE 30-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур.	Max.	Unit	Notes
Package Thermal Resistance, 64-Pin QFN	θJA	28.0		°C/W	1
Package Thermal Resistance, 64-Pin TQFP 10x10 mm	θJA	48.3	_	°C/W	1
Package Thermal Resistance, 48-Pin UQFN 6x6 mm	θJA	41	-	°C/W	1
Package Thermal Resistance, 44-Pin QFN	θJA	29.0	_	°C/W	1
Package Thermal Resistance, 44-Pin TQFP 10x10 mm	θJA	49.8	_	°C/W	1
Package Thermal Resistance, 44-Pin VTLA 6x6 mm	θJA	25.2	_	°C/W	1
Package Thermal Resistance, 36-Pin VTLA 5x5 mm	θJA	28.5	—	°C/W	1
Package Thermal Resistance, 28-Pin QFN-S	θJA	30.0	_	°C/W	1
Package Thermal Resistance, 28-Pin SSOP	θJA	71.0	_	°C/W	1
Package Thermal Resistance, 28-Pin SOIC	θJA	69.7	_	°C/W	1
Package Thermal Resistance, 28-Pin SPDIP	θJA	60.0	—	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

DC CHARACTERISTICS			$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
Operating Voltage									
DC10	Vdd	Supply Voltage	3.0		3.6	V			
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	-	_	Vss	V			
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.03	_	—	V/ms	0V-1V in 100 ms		

TABLE 30-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Device functionality is tested but not characterized. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

TABLE 30-5: FILTER CAPACITOR (CEFC) SPECIFICATIONS

	Standard Operating Conditions (unless otherwise stated):Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended								
Param No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments		
	Cefc	External Filter Capacitor Value ⁽¹⁾	4.7	10	1	μF	Capacitor must have a low series resistance (< 1 Ohm)		

Note 1: Typical VCAP voltage = 1.8 volts when VDD \geq VDDMIN.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

DC CHARACT	ERISTICS		(unless othe	•	s: 3.0V to 3.6V ≤ Ta ≤ +85°C for Indi ≤ Ta ≤ +125°C for Ex	for Industrial		
Parameter No.	Тур.	Max.	Units	Conditions				
Operating Cur	rent (IDD) ⁽¹⁾							
DC20d	9	15	mA	-40°C				
DC20a	9	15	mA	+25°C	3.3V	10 MIPS		
DC20b	9	15	mA	+85°C	3.3V			
DC20c	9	15	mA	+125°C				
DC22d	16	25	mA	-40°C				
DC22a	16	25	mA	+25°C	3.3∨	20 MIPS		
DC22b	16	25	mA	+85°C	3.3V	20 1011-5		
DC22c	16	25	mA	+125°C				
DC24d	27	40	mA	-40°C				
DC24a	27	40	mA	+25°C	3.3V	40 MIPS		
DC24b	27	40	mA	+85°C	3.3V	40 1011-5		
DC24c	27	40	mA	+125°C				
DC25d	36	55	mA	-40°C				
DC25a	36	55	mA	+25°C	3.3V	60 MIPS		
DC25b	36	55	mA	+85°C	3.3V	OU IVIIPS		
DC25c	36	55	mA	+125°C	7			
DC26d	41	60	mA	-40°C				
DC26a	41	60	mA	+25°C	3.3V	70 MIPS		
DC26b	41	60	mA	+85°C				

TABLE 30-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU is executing while(1) {NOP(); } statement
- · JTAG is disabled

DC CHARACTE	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Parameter No.	Тур.	Max.	Units	Conditions				
Idle Current (III	DLE) ⁽¹⁾							
DC40d	3	8	mA	-40°C				
DC40a	3	8	mA	+25°C	- 3.3V	10 MIPS		
DC40b	3	8	mA	+85°C	- 3.3V	10 MIPS		
DC40c	3	8	mA	+125°C	_			
DC42d	6	12	mA	-40°C				
DC42a	6	12	mA	+25°C	3.3V	20 MIPS		
DC42b	6	12	mA	+85°C	3.3V	20 101173		
DC42c	6	12	mA	+125°C				
DC44d	11	18	mA	-40°C				
DC44a	11	18	mA	+25°C	3.3V	40 MIPS		
DC44b	11	18	mA	+85°C	3.3V	40 101175		
DC44c	11	18	mA	+125°C				
DC45d	17	27	mA	-40°C				
DC45a	17	27	mA	+25°C	- 3.3V	60 MIPS		
DC45b	17	27	mA	+85°C	3.3V			
DC45c	17	27	mA	+125°C				
DC46d	20	35	mA	-40°C				
DC46a	20	35	mA	+25°C	3.3V	70 MIPS		
DC46b	20	35	mA	+85°C				

TABLE 30-7: DC CHARACTERISTICS: IDLE CURRENT (lidle)

Note 1: Base Idle current (IIDLE) is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$ = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to standby while the device is in Idle mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)
- JTAG is disabled

DC CHARACTE	RISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industri $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Parameter No.	Тур.	Max.	Units	Conditions			
Power-Down Cu	urrent (IPD) ⁽¹⁾ –	dsPIC33EP32GI	P50X, dsPIC33EF	P32MC20X/50X and PIC2	4EP32GP/MC20X		
DC60d	30	100	μA	-40°C			
DC60a	35	100	μA	+25°C	3.3V		
DC60b	150	200	μA	+85°C	3.3V		
DC60c	250	500	μA	+125°C			
Power-Down Cu	urrent (IPD) ⁽¹⁾ –	dsPIC33EP64GI	P50X, dsPIC33EF	P64MC20X/50X and PIC2	4EP64GP/MC20X		
DC60d	25	100	μA	-40°C			
DC60a	30	100	μA	+25°C	3.3V		
DC60b	150	350	μΑ	+85°C	5.50		
DC60c	350	800	μΑ	+125°C			
Power-Down Cu	urrent (IPD) ⁽¹⁾ –	dsPIC33EP128G	P50X, dsPIC33E	P128MC20X/50X and PIC	24EP128GP/MC20X		
DC60d	30	100	μΑ	-40°C			
DC60a	35	100	μΑ	+25°C	3.3V		
DC60b	150	350	μΑ	+85°C	5.5 V		
DC60c	550	1000	μΑ	+125°C			
Power-Down Cu	urrent (IPD) ⁽¹⁾ –	dsPIC33EP256G	P50X, dsPIC33E	P256MC20X/50X and PIC	24EP256GP/MC20X		
DC60d	35	100	μΑ	-40°C			
DC60a	40	100	μΑ	+25°C	3.3V		
DC60b	250	450	μΑ	+85°C	5.5 V		
DC60c	1000	1200	μΑ	+125°C			
Power-Down Cu	urrent (IPD) ⁽¹⁾ –	dsPIC33EP512G	P50X, dsPIC33E	P512MC20X/50X and PIC	24EP512GP/MC20X		
DC60d	40	100	μΑ	-40°C			
DC60a	45	100	μΑ	+25°C	3.3V		
DC60b	350	800	μΑ	+85°C	0.0 v		
DC60c	1100	1500	μA	+125°C			

TABLE 30-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: IPD (Sleep) current is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock is active; OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all set)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to standby while the device is in Sleep mode)
- The VREGSF bit (RCON<11>) = 0 (i.e., Flash regulator is set to standby while the device is in Sleep mode)

JTAG is disabled

DC CHARACTER	ISTICS		$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$				
Parameter No.	Тур.	Max.	Units	Conditions			
DC61d	8		μΑ	-40°C			
DC61a	10	—	μA	+25°C	2.21/		
DC61b	12	—	μA	+85°C	3.3V		
DC61c	13	—	μA	+125°C			

TABLE 30-9: DC CHARACTERISTICS: WATCHDOG TIMER DELTA CURRENT (Δ Iwdt)⁽¹⁾

Note 1: The \triangle IwDT current is the additional current consumed when the module is enabled. This current should be added to the base IPD current. All parameters are characterized but not tested during manufacturing.

TABLE 30-10: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARACTER	ISTICS	Standard C (unless oth Operating t	nerwise st	ated) [·] e -40°C	≤ TA ≤ +8	5°C for Industrial 25°C for Extended		
Parameter No.	Тур.	Doze Ratio	Units	Conditions				
Doze Current (IDOZE) ⁽¹⁾								
DC73a ⁽²⁾	35	_	1:2	mA	-40°C	3.3V	Fosc = 140 MHz	
DC73g	20	30	1:128	mA	-40 C	3.3V	FUSC - 140 MINZ	
DC70a ⁽²⁾	35	—	1:2	mA	+25°C	3.3V	Fosc = 140 MHz	
DC70g	20	30	1:128	mA	+25 C	3.3V	FUSC - 140 MINZ	
DC71a ⁽²⁾	35	—	1:2	mA	195%	3.3V		
DC71g	20	30	1:128	mA	+85°C	3.3V	Fosc = 140 MHz	
DC72a ⁽²⁾	28	—	1:2	mA	+125°C	3.3V	Ecco - 120 MHz	
DC72g	15	30	1:128	mA	+125 C	3.3V	Fosc = 120 MHz	

Note 1: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

- Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration Word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU is executing while(1) statement
- · JTAG is disabled
- 2: Parameter is characterized but not tested in manufacturing.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
	VIL	Input Low Voltage						
DI10		Any I/O Pin and MCLR	Vss	—	0.2 VDD	V		
DI18		I/O Pins with SDAx, SCLx	Vss	—	0.3 VDD	V	SMBus disabled	
DI19		I/O Pins with SDAx, SCLx	Vss	—	0.8	V	SMBus enabled	
	VIH	Input High Voltage						
DI20		I/O Pins Not 5V Tolerant	0.8 VDD	—	Vdd	V	(Note 3)	
		I/O Pins 5V Tolerant and MCLR	0.8 VDD	—	5.5	V	(Note 3)	
		I/O Pins with SDAx, SCLx	0.8 VDD	—	5.5	V	SMBus disabled	
		I/O Pins with SDAx, SCLx	2.1	_	5.5	V	SMBus enabled	
	ICNPU	Change Notification Pull-up Current						
DI30			150	250	550	μA	VDD = 3.3V, VPIN = VSS	
	ICNPD	Change Notification Pull-Down Current ⁽⁴⁾						
DI31			20	50	100	μA	Vdd = 3.3V, Vpin = Vdd	

TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

2: Negative current is defined as current sourced by the pin.

3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.

4: VIL source < (Vss – 0.3). Characterized but not tested.

5: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.

7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.

8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CH	DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions			
	lı∟	Input Leakage Current ^(1,2)								
DI50		I/O Pins 5V Tolerant ⁽³⁾	-1	—	+1	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in \ at \ high-impedance} \end{split}$			
DI51		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μA	$\label{eq:VSS} \begin{array}{l} Vss \leq V \text{PIN} \leq V \text{DD}, \\ \text{Pin at high-impedance}, \\ -40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C} \end{array}$			
DI51a		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +85^{\circ}C$			
DI51b		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance, -40°C ≤ TA ≤ +125°C			
DI51c		I/O Pins Not 5V Tolerant ⁽³⁾	-1	_	+1	μA	Analog pins shared with external reference pins, $-40^{\circ}C \le TA \le +125^{\circ}C$			
DI55		MCLR	-5	_	+5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$			
DI56		OSC1	-5	—	+5	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$			

TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

- 2: Negative current is defined as current sourced by the pin.
- 3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.
- 4: VIL source < (Vss 0.3). Characterized but not tested.
- **5:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.

8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40 \ ^\circ C \leq TA \leq +85 \ ^\circ C \ for \ Industrial \\ -40 \ ^\circ C \leq TA \leq +125 \ ^\circ C \ for \ Extended \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
DI60a	licl	Input Low Injection Current	0		₋₅ (4,7)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP and RB7	
DI60b	Іісн	Input High Injection Current	0		+5 ^(5,6,7)	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB7 and all 5V tolerant pins ⁽⁶⁾	
DI60c ∑IICT Total Input Injection Current (sum of all I/O and control pins)		-20 ⁽⁸⁾	_	+20 ⁽⁸⁾	mA	Absolute instantaneous sum of all \pm input injection cur- rents from all I/O pins (IICL + IICH) $\leq \sum$ IICT		

TABLE 30-11: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.

2: Negative current is defined as current sourced by the pin.

3: See the "Pin Diagrams" section for the 5V tolerant I/O pins.

4: VIL source < (Vss – 0.3). Characterized but not tested.

5: Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

6: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.

7: Non-zero injection currents can affect the ADC results by approximately 4-6 counts.

8: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHA	DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions			
DO10	Vol	Output Low Voltage 4x Sink Driver Pins ⁽²⁾			0.4	V	VDD = 3.3V, $IOL \le 6 \text{ mA}, -40^{\circ}\text{C} \le TA \le +85^{\circ}\text{C}$ $IOL \le 5 \text{ mA}, +85^{\circ}\text{C} < TA \le +125^{\circ}\text{C}$			
		Output Low Voltage 8x Sink Driver Pins ⁽³⁾	_		0.4	V				
DO20	Vон	Output High Voltage 4x Source Driver Pins ⁽²⁾	2.4		_	V	$IOH \ge -10 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$			
		Output High Voltage 8x Source Driver Pins ⁽³⁾	2.4	_	—	V	$IOH \ge -15 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$			
DO20A	Von1	Output High Voltage	1.5 ⁽¹⁾	_		V	$IOH \ge -14 \text{ mA}, \text{ VDD} = 3.3 \text{V}$			
		4x Source Driver Pins ⁽²⁾	2.0 ⁽¹⁾		_		$IOH \ge -12 \text{ mA}, \text{ VDD} = 3.3 \text{V}$			
			3.0 ⁽¹⁾		—		$IOH \ge -7 \text{ mA}, \text{ VDD} = 3.3 \text{V}$			
		Output High Voltage 8x Source Driver Pins ⁽³⁾	1.5 ⁽¹⁾	_	—	V	$IOH \ge -22 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$			
			2.0 ⁽¹⁾	_	—		$IOH \ge -18 \text{ mA}, \text{ VDD} = 3.3 \text{V}$			
			3.0 ⁽¹⁾	_	—	1	IOH \geq -10 mA, VDD = 3.3V			

TABLE 30-12: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized but not tested.

2: Includes all I/O pins that are not 8x Sink Driver pins (see below).

Includes the following pins:
 For devices with less than 64 pins: RA3, RA4, RA9, RB<7:15> and RC3
 For 64-pin devices: RA4, RA9, RB<7:15>, RC3 and RC15

TABLE 30-13: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min. ⁽²⁾	Min. ⁽²⁾ Typ. Max.		Units	Conditions		
BO10	VBOR	BOR Event on VDD Transition High-to-Low	2.65	_	2.95	V	VDD (Notes 2 and 3)		

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance.

2: Parameters are for design guidance only and are not tested in manufacturing.

3: The VBOR specification is relative to VDD.

DC CHA	RACTER	ISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
							\leq TA \leq +85°C for Industrial \leq TA \leq +125°C for Extended			
Param No.	Symbol	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions			
		Program Flash Memory								
D130	Eр	Cell Endurance	10,000	—	—	E/W	-40°C to +125°C			
D131	Vpr	VDD for Read	3.0	—	3.6	V				
D132b	VPEW	VDD for Self-Timed Write	3.0	—	3.6	V				
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C			
D135	IDDP	Supply Current during Programming ⁽²⁾	—	10	_	mA				
D136	IPEAK	Instantaneous Peak Current During Start-up	—	—	150	mA				
D137a	TPE	Page Erase Time	17.7	—	22.9	ms	TPE = 146893 FRC cycles, TA = +85°C (See Note 3)			
D137b	Тре	Page Erase Time	17.5	—	23.1	ms	TPE = 146893 FRC cycles, TA = +125°C (See Note 3)			
D138a	Tww	Word Write Cycle Time	41.7	—	53.8	μs	Tww = 346 FRC cycles, TA = +85°C (See Note 3)			
D138b	Tww	Word Write Cycle Time	41.2	—	54.4	μs	Tww = 346 FRC cycles, TA = +125°C (See Note 3)			

TABLE 30-14: DC CHARACTERISTICS: PROGRAM MEMORY

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Parameter characterized but not tested in manufacturing.

3: Other conditions: FRC = 7.37 MHz, TUN<5:0> = 011111 (for Minimum), TUN<5:0> = 100000 (for Maximum). This parameter depends on the FRC accuracy (see Table 30-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time, see Section 5.3 "Programming Operations".

30.2 AC Characteristics and Timing Parameters

This section defines dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X AC characteristics and timing parameters.

TABLE 30-15: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)							
AC CHARACTERISTICS	$\begin{array}{ll} Operating \ temperature & -40^\circ C \leq TA \leq +85^\circ C \ for \ Industrial \\ -40^\circ C \leq TA \leq +125^\circ C \ for \ Extended \end{array}$							
	Operating voltage VDD range as described in Section 30.1 "DC Characteristics".							

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	—	15		In XT and HS modes, when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	—	400	pF	In I ² C™ mode



AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symb	Characteristic	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions			
OS10 FIN		External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	60	MHz	EC			
		Oscillator Crystal Frequency	3.5 10		10 25	MHz MHz	XT HS			
OS20	Tosc	Tosc = 1/Fosc	8.33		DC	ns	+125°C			
		Tosc = 1/Fosc	7.14		DC	ns	+85°C			
OS25	Тсү	Instruction Cycle Time ⁽²⁾	16.67		DC	ns	+125°C			
		Instruction Cycle Time ⁽²⁾	14.28		DC	ns	+85°C			
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.45 x Tosc	—	0.55 x Tosc	ns	EC			
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC			
OS40	TckR	CLKO Rise Time ^(3,4)	—	5.2	_	ns				
OS41	TckF	CLKO Fall Time ^(3,4)	—	5.2		ns				
OS42	42 GM External Oscillator Transconductance ⁽⁴⁾		-	12		mA/V	HS, VDD = 3.3V, TA = +25°C			
			—	6		mA/V	XT, VDD = 3.3V, TA = +25°C			

TABLE 30-17: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- 2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Minimum" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Maximum" cycle time limit is "DC" (no clock) for all devices.
- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: This parameter is characterized, but not tested in manufacturing.

TABLE 30-18: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Condition				Conditions		
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range	0.8	_	8.0	MHz	ECPLL, XTPLL modes		
OS51	Fvco	On-Chip VCO System Frequency	120	—	340	MHz			
OS52	TLOCK	PLL Start-up Time (Lock Time)	0.9	1.5	3.1	ms			
OS53	53 DCLK CLKO Stability (Jitter) ⁽²⁾		-3	0.5	3	%			

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This jitter specification is based on clock cycle-by-clock cycle measurements. To get the effective jitter for individual time bases, or communication clocks used by the application, use the following formula:

$$Effective Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Time Base or Communication Clock}}}$$

For example, if Fosc = 120 MHz and the SPIx bit rate = 10 MHz, the effective jitter is as follows:

Effective Jitter =
$$\frac{DCLK}{\sqrt{\frac{120}{10}}} = \frac{DCLK}{\sqrt{12}} = \frac{DCLK}{3.464}$$

TABLE 30-19: INTERNAL FRC ACCURACY

AC CHA	RACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$								
Param No.	Characteristic	Min.	Тур.	Max.	Units	Conditio	ons			
Internal	FRC Accuracy @ FRC Fre	equency =	: 7.37 MHz	<mark>,(1</mark>)						
F20a	FRC	-1.5	0.5	+1.5	%	$-40^{\circ}C \le TA \le -10^{\circ}C$	VDD = 3.0-3.6V			
		-1	0.5	+1	%	$-10^{\circ}C \le TA \le +85^{\circ}C$ VDD = 3.0				
F20b	FRC	-2	1	+2	%	$+85^{\circ}C \le TA \le +125^{\circ}C$	VDD = 3.0-3.6V			

Note 1: Frequency is calibrated at +25°C and 3.3V. TUNx bits can be used to compensate for temperature drift.

TABLE 30-20: INTERNAL LPRC ACCURACY

AC CH	ARACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Characteristic		Тур.	Max.	Units	Conditions				
LPRC (@ 32.768 kHz ⁽¹⁾									
F21a	LPRC	-30	—	+30	%	$-40^{\circ}C \le TA \le -10^{\circ}C$	VDD = 3.0-3.6V			
		-20	_	+20	%	$-10^{\circ}C \leq TA \leq +85^{\circ}C$	VDD = 3.0-3.6V			
F21b	LPRC	-30	_	+30	%	$+85^{\circ}C \leq TA \leq +125^{\circ}C$	VDD = 3.0-3.6V			

Note 1: The change of LPRC frequency as VDD changes.





FIGURE 30-3: I/O TIMING CHARACTERISTICS

TABLE 30-21: I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature } -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min. Typ. ⁽¹⁾ Max. Units Condition				Conditions
DO31	TioR	Port Output Rise Time		5	10	ns	
DO32	TIOF	Port Output Fall Time	_	5	10	ns	
DI35	TINP	INTx Pin High or Low Time (input)	20	—	_	ns	
DI40	Trbp	CNx High or Low Time (input)	2	_	_	Тсү	

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

FIGURE 30-4: BOR AND MASTER CLEAR RESET TIMING CHARACTERISTICS




AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SY00	Τρυ	Power-up Period	_	400	600	μS			
SY10	Tost	Oscillator Start-up Time		1024 Tosc			Tosc = OSC1 period		
SY12	Twdt	Watchdog Timer Time-out Period	0.81	0.98	1.22	ms	WDTPRE = 0, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21 (see Table 30-20) at +85°C		
			3.26	3.91	4.88	ms	WDTPRE = 1, WDTPOST<3:0> = 0000, using LPRC tolerances indicated in F21 (see Table 30-20) at +85°C		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS			
SY20	TMCLR	MCLR Pulse Width (low)	2	_	_	μS			
SY30	TBOR	BOR Pulse Width (low)	1	—	_	μS			
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μS	-40°C to +85°C		
SY36	TVREG	Voltage Regulator Standby-to-Active mode Transition Time	_	—	30	μS			
SY37	TOSCDFRC	FRC Oscillator Start-up Delay	46	48	54	μS			
SY38	Toscdlprc	LPRC Oscillator Start-up Delay		—	70	μS			

TABLE 30-22:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X



AC CH	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Charao	cteristic ⁽²⁾	Min.	Тур.	Max.	Units	Conditions	
TA10	ТтхН	T1CK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N		_	ns	Must also meet Parameter TA15, N = prescaler value (1, 8, 64, 256)	
			Asynchronous	35	_	—	ns		
TA11	TTXL	T1CK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	_	ns	Must also meet Parameter TA15, N = prescaler value (1, 8, 64, 256)	
			Asynchronous	10	_	—	ns		
TA15	ΤτχΡ	T1CK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_	—	ns	N = prescale value (1, 8, 64, 256)	
OS60	Ft1	T1CK Oscillator Input Frequency Range (oscillator enabled by setting bit, TCS (T1CON<1>))		DC	_	50	kHz		
TA20	TCKEXTMRL	Delay from E Clock Edge t Increment	xternal T1CK o Timer	0.75 TCY + 40	_	1.75 Tcy + 40	ns		

Note 1: Timer1 is a Type A.

2: These parameters are characterized, but are not tested in manufacturing.

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Charao	cteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
TB10	TtxH	TxCK High Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_	—	ns	Must also meet Parameter TB15, N = prescale value (1, 8, 64, 256)		
TB11	TtxL	TxCK Low Time	Synchronous mode	Greater of: 20 or (Tcy + 20)/N	_		ns	Must also meet Parameter TB15, N = prescale value (1, 8, 64, 256)		
TB15	TtxP	TxCK Input Period	Synchronous mode	Greater of: 40 or (2 Tcy + 40)/N	_		ns	N = prescale value (1, 8, 64, 256)		
TB20	TCKEXTMRL	Delay from Clock Edge Increment	External TxCK to Timer	0.75 Tcy + 40	—	1.75 Tcy + 40	ns			

TABLE 30-24: TIMER2 AND TIMER4 (TYPE B TIMER) EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 30-25: TIMER3 AND TIMER5 (TYPE C TIMER) EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Charac	teristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
TC10	TtxH	TxCK High Time	Synchronous	Tcy + 20			ns	Must also meet Parameter TC15		
TC11	TtxL	TxCK Low Time	Synchronous	Tcy + 20		—	ns	Must also meet Parameter TC15		
TC15	TtxP	TxCK Input Period	Synchronous, with prescaler	2 Tcy + 40	—	_	ns	N = prescale value (1, 8, 64, 256)		
TC20	TCKEXTMRL	Delay from E Clock Edge t Increment	xternal TxCK o Timer	0.75 Tcy + 40	_	1.75 Tcy + 40	ns			

Note 1: These parameters are characterized, but are not tested in manufacturing.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

FIGURE 30-6: INPUT CAPTURE x (ICx) TIMING CHARACTERISTICS




TABLE 30-26: INPUT CAPTURE x MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param. No. Symbol Characteristics ⁽¹⁾			Min.	Max.	Units	Con	ditions		
IC10	TccL	ICx Input Low Time	Greater of 12.5 + 25 or (0.5 Tcy/N) + 25		ns	Must also meet Parameter IC15			
IC11	ТссН	ICx Input High Time	Greater of 12.5 + 25 or (0.5 Tcy/N) + 25	_	ns	Must also meet Parameter IC15	N = prescale value (1, 4, 16)		
IC15	TccP	ICx Input Period	Greater of 25 + 50 or (1 Tcy/N) + 50	_	ns				

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 30-7: OUTPUT COMPARE x MODULE (OCx) TIMING CHARACTERISTICS




TABLE 30-27: OUTPUT COMPARE x MODULE TIMING REQUIREMENTS

			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
OC10	TccF	OCx Output Fall Time	_	_	_	ns	See Parameter DO32		
OC11	TccR	OCx Output Rise Time	—	_	—	ns	See Parameter DO31		

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 30-8: OCx/PWMx MODULE TIMING CHARACTERISTICS





TABLE 30-28: OCx/PWMx MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions	
OC15	TFD	Fault Input to PWMx I/O Change	—	_	Tcy + 20	ns		
OC20	TFLT	Fault Input Pulse Width	TCY + 20		—	ns		

Note 1: These parameters are characterized but not tested in manufacturing.






FIGURE 30-10: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)




TABLE 30-29: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. Max. Units Conditions					
MP10	TFPWM	PWMx Output Fall Time	—		—	ns	See Parameter DO32	
MP11	TRPWM	PWMx Output Rise Time	_		_	ns	See Parameter DO31	
MP20	Tfd	Fault Input ↓ to PWMx I/O Change	_	_	15	ns		
MP30	Tfh	Fault Input Pulse Width	15		_	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 30-11: TIMERQ (QEI MODULE) EXTERNAL CLOCK TIMING CHARACTERISTICS (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)




TABLE 30-30: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X AND PIC24EPXXXMC20X DEVICES ONLY)

АС СНА	ARACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽¹⁾		Min.	Тур.	Max.	Units	Conditions
TQ10	TtQH	TQCK High Time	Synchronous, with prescaler	Greater of 12.5 + 25 or (0.5 Tcy/N) + 25	_	_	ns	Must also meet Parameter TQ15
TQ11	TtQL	TQCK Low Time	Synchronous, with prescaler	Greater of 12.5 + 25 or (0.5 Tcy/N) + 25	—	_	ns	Must also meet Parameter TQ15
TQ15	TtQP	TQCP Input Period	Synchronous, with prescaler	Greater of 25 + 50 or (1 TcY/N) + 50	—	_	ns	
TQ20	TCKEXTMRL	Delay from External TQCK Clock Edge to Timer Increment		—	1	Тсү	_	

Note 1: These parameters are characterized but not tested in manufacturing.




FIGURE 30-12: QEA/QEB INPUT CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

TABLE 30-31: QUADRATURE DECODER TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Indust} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Typ. ⁽²⁾ Max.		Units	Conditions	
TQ30	TQUL	Quadrature Input Low Time	6 Tcy	_	ns		
TQ31	ΤουΗ	Quadrature Input High Time	6 Tcy	—	ns		
TQ35	TQUIN	Quadrature Input Period	12 TCY	_	ns		
TQ36	TQUP	Quadrature Phase Period	3 TCY	_	ns		
TQ40	TQUFL	Filter Time to Recognize Low, with Digital Filter	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)	
TQ41	TQUFH	Filter Time to Recognize High, with Digital Filter	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 3)	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: N = Index Channel Digital Filter Clock Divide Select bits. Refer to "Quadrature Encoder Interface (QEI)" (DS70601) in the "*dsPIC33/PIC24 Family Reference Manual*". Please see the Microchip web site for the latest family reference manual sections.




FIGURE 30-13: QEI MODULE INDEX PULSE TIMING CHARACTERISTICS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

TABLE 30-32: QEI INDEX PULSE TIMING REQUIREMENTS (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X DEVICES ONLY)

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Conditions				
TQ50	TqiL	Filter Time to Recognize Low, with Digital Filter	3 * N * Tcy	—	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)		
TQ51	TqiH	Filter Time to Recognize High, with Digital Filter	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)		
TQ55	Tqidxr	Index Pulse Recognized to Position Counter Reset (ungated index)	3 TCY	_	ns			


Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of index pulses to QEA and QEB is shown for position counter Reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but index pulse recognition occurs on the falling edge.

AC CHARAG	CTERISTICS		Standard Operating (unless otherwise s Operating temperate	,					
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP			
15 MHz	Table 30-33	_	_	0,1	0,1	0,1			
9 MHz	_	Table 30-34	—	1	0,1	1			
9 MHz	—	Table 30-35	—	0	0,1	1			
15 MHz	—	—	Table 30-36	1	0	0			
11 MHz	_	—	Table 30-37	1	1	0			
15 MHz	—	—	Table 30-38	0	1	0			
11 MHz	_	—	Table 30-39	0	0	0			

TABLE 30-33: SPI2 MAXIMUM DATA/CLOCK RATE SUMMARY

FIGURE 30-14: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS






FIGURE 30-15: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS

Note: Refer to Figure 30-1 for load conditions.

TABLE 30-34: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param. Symbol Characteristic ⁽¹⁾ Min. Typ. ⁽²⁾ M					Max.	Units	Conditions
SP10	FscP	Maximum SCK2 Frequency	_	—	15	MHz	(Note 3)
SP20	TscF	SCK2 Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP21	TscR	SCK2 Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO2 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO2 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns	
SP36	TdiV2scH, TdiV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.




FIGURE 30-16: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 30-35:SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCK2 Frequency	_	—	9	MHz	(Note 3)	
SP20	TscF	SCK2 Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK2 Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdoV2sc, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30		—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK2 is 111 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPI2 pins.






TABLE 30-36:SPI2 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP10	FscP	Maximum SCK2 Frequency	_	—	9	MHz	-40°C to +125°C (Note 3)	
SP20	TscF	SCK2 Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK2 Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	_	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—		ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	—		ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK2 is 111 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPI2 pins.




FIGURE 30-18: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

TABLE 30-37:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP70	FscP	Maximum SCK2 Input Frequency	-	-	Lesser of FP or 15	MHz	(Note 3)	
SP72	TscF	SCK2 Input Fall Time	—			ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCK2 Input Rise Time	—			ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	—	_		ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	_		-	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	_	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30			ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30			ns		
SP50	TssL2scH, TssL2scL	$\overline{SS2}$ ↓ to SCK2 ↑ or SCK2 ↓ Input	120	_	_	ns		
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	_	50	ns	(Note 4)	
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 TCY + 40	_	_	ns	(Note 4)	
SP60	TssL2doV	SDO2 Data Output Valid after SS2 Edge	—	_	50	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 66.7 ns. Therefore, the SCK2 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.




FIGURE 30-19: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 30-38:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА		TICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCK2 Input Frequency	-	_	Lesser of FP or 11	MHz	(Note 3)
SP72	TscF	SCK2 Input Fall Time	—	_	—	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK2 Input Rise Time	—	_	—	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO2 Data Output Fall Time	—	_	—	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO2 Data Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	_	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	_	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	_	—	ns	
SP50	TssL2scH, TssL2scL	$\overline{SS2}$ ↓ to SCK2 ↑ or SCK2 ↓ Input	120	—	—	ns	
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	_	50	ns	(Note 4)
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 TCY + 40	—	—	ns	(Note 4)
SP60	TssL2doV	SDO2 Data Output Valid after SS2 Edge	—	—	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 91 ns. Therefore, the SCK2 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.




FIGURE 30-20: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 30-39:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

AC CHARACTERISTICS			$\label{eq:standard operating Conditions: 3.0V to 3.6V (unless otherwise stated) \\ Operating temperature & -40^{\circ}C \leq TA \leq +85^{\circ}C \text{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \text{ for Extended} \\ \end{aligned}$					
Param.	Symbol	Characteristic ⁽¹⁾	Min. Typ. ⁽²⁾ Max. U				Conditions	
SP70	FscP	Maximum SCK2 Input Frequency	_	_	15	MHz	(Note 3)	
SP72	TscF	SCK2 Input Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP73	TscR	SCK2 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO2 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO2 Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns		
SP50	TssL2scH, TssL2scL	SS2 ↓ to SCK2 ↑ or SCK2 ↓ Input	120	—	_	ns		
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	—	50	ns	(Note 4)	
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 TCY + 40	—		ns	(Note 4)	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 66.7 ns. Therefore, the SCK2 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.




FIGURE 30-21: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

TABLE 30-40:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)TIMING REQUIREMENTS

AC CHA	ARACTERIS	rics	$\begin{array}{c} \mbox{Standard Operating Conditions: 3.0V to 3.6'} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \end{array}$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCK2 Input Frequency		_	11	MHz	(Note 3)
SP72	TscF	SCK2 Input Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK2 Input Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO2 Data Output Fall Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP31	TdoR	SDO2 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	_	_	ns	
SP50	TssL2scH, TssL2scL	SS2 ↓ to SCK2 ↑ or SCK2 ↓ Input	120	—	_	ns	
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 TCY + 40	—		ns	(Note 4)

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 91 ns. Therefore, the SCK2 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.

AC CHARA	CTERISTICS		$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP			
15 MHz	Table 30-42	—	—	0,1	0,1	0,1			
10 MHz	_	Table 30-43	—	1	0,1	1			
10 MHz	—	Table 30-44	—	0	0,1	1			
15 MHz	—	—	Table 30-45	1	0	0			
11 MHz	—	—	Table 30-46	1	1	0			
15 MHz	_	—	Table 30-47	0	1	0			
11 MHz	_	—	Table 30-48	0	0	0			

TABLE 30-41: SPI1 MAXIMUM DATA/CLOCK RATE SUMMARY

FIGURE 30-22: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS




FIGURE 30-23: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 1) TIMING CHARACTERISTICS




TABLE 30-42: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.SymbolCharacteristic ⁽¹⁾ Min.Typ. ⁽²⁾ Max.UnitsCondition						Conditions		
SP10	FscP	Maximum SCK1 Frequency	—		15	MHz	(Note 3)	
SP20	TscF	SCK1 Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK1 Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	—	-	_	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	—		_	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns		
SP36	TdiV2scH, TdiV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	_	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.




FIGURE 30-24: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 30-43:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1)TIMING REQUIREMENTS

	1 1 1 1						
AC CHA	RACTERIST	ICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industria $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param.	Symbol	Characteristic ⁽¹⁾	Max.	Units	Conditions		
SP10	FscP	Maximum SCK1 Frequency	—	_	10	MHz	(Note 3)
SP20	TscF	SCK1 Output Fall Time	—	—	—	ns	See Parameter DO32 (Note 4)
SP21	TscR	SCK1 Output Rise Time	—	—	—	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2sc, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	—	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—		ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK1 is 100 ns. The clock generated in Master mode must not violate this specification.
- **4:** Assumes 50 pF load on all SPI1 pins.






TABLE 30-44:SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1)TIMING REQUIREMENTS

AC CHA	RACTERIST	ICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param.SymbolCharacteristic ⁽¹⁾ Min.Typ. ⁽²⁾ Max.							Conditions	
SP10	FscP	Maximum SCK1 Frequency		—	10	MHz	-40°C to +125°C (Note 3)	
SP20	TscF	SCK1 Output Fall Time	_	—	_	ns	See Parameter DO32 (Note 4)	
SP21	TscR	SCK1 Output Rise Time	_	—	_	ns	See Parameter DO31 (Note 4)	
SP30	TdoF	SDO1 Data Output Fall Time	_	—	—	ns	See Parameter DO32 (Note 4)	
SP31	TdoR	SDO1 Data Output Rise Time	_	—	—	ns	See Parameter DO31 (Note 4)	
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	_	6	20	ns		
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	-	—	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns		

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- **3:** The minimum clock period for SCK1 is 100 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPI1 pins.




FIGURE 30-26: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

TABLE 30-45:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS

АС СНА		rics	Standard Op (unless othe Operating ter	rwise st	ated) ⁻e -40°C <u>≤</u>	≤ TA ≤ +8	o 3.6V 35°C for Industrial 125°C for Extended
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCK1 Input Frequency	_		Lesser of FP or 15	MHz	(Note 3)
SP72	TscF	SCK1 Input Fall Time	—			ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK1 Input Rise Time	—			ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	_			ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	_			ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	_	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30			ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30		—	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	_	—	ns	
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120		—	ns	
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	—	_	ns	(Note 4)
SP60	TssL2doV	SDO1 Data Output Valid after SS1 Edge	—		50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.




FIGURE 30-27: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 30-46:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIST	rics	Standard Op (unless othe Operating ter	rwise st	ated) e -40°C	\leq Ta \leq +8	o 3.6V 85°C for Industrial 125°C for Extended
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCK1 Input Frequency	_		Lesser of FP or 11	MHz	(Note 3)
SP72	TscF	SCK1 Input Fall Time	—			ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK1 Input Rise Time	—			ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—			ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time				ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	_	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30		—	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30		—	ns	
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120	-	_	ns	
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	_	50	ns	(Note 4)
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	_	_	ns	(Note 4)
SP60	TssL2doV	SDO1 Data Output Valid after	—	_	50	ns	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.




FIGURE 30-28: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

TABLE 30-47:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА		rics	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Inc $-40^{\circ}C \le TA \le +125^{\circ}C$ for E				+85°C for Industrial
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCK1 Input Frequency		_	15	MHz	(Note 3)
SP72	TscF	SCK1 Input Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK1 Input Rise Time	_	—	—	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	_	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns	
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	_	ns	
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	(Note 4)
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 TCY + 40	—	—	ns	(Note 4)

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 66.7 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.




FIGURE 30-29: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

TABLE 30-48:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0)TIMING REQUIREMENTS


AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions
SP70	FscP	Maximum SCK1 Input Frequency	—	—	11	MHz	(Note 3)
SP72	TscF	SCK1 Input Fall Time	—	—	_	ns	See Parameter DO32 (Note 4)
SP73	TscR	SCK1 Input Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP30	TdoF	SDO1 Data Output Fall Time	—	_	_	ns	See Parameter DO32 (Note 4)
SP31	TdoR	SDO1 Data Output Rise Time	—	—	_	ns	See Parameter DO31 (Note 4)
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns	
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	30	—	_	ns	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	30	—	_	ns	
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	30	_	_	ns	
SP50	TssL2scH, TssL2scL	SS1 ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	_	ns	
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	-	50	ns	(Note 4)
SP52	TscH2ssH, TscL2ssH	SS1	1.5 TCY + 40	—		ns	(Note 4)

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 91 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.







AC CH4	ARACTER	ISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic ⁽⁴⁾		Min. ⁽¹⁾	Max.	Units	Conditions		
IM10	TLO:SCL	Clock Low Time	100 kHz mode	TCY/2 (BRG + 2)	_	μs			
			400 kHz mode	Tcy/2 (BRG + 2)	_	μS			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	—	μS			
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 2)		μs			
			400 kHz mode	Tcy/2 (BRG + 2)		μS			
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)		μS			
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	—	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF		
			1 MHz mode ⁽²⁾	—	300	ns			
IM25	TSU:DAT	Data Input	100 kHz mode	250	—	ns			
		Setup Time	400 kHz mode	100	—	ns			
			1 MHz mode ⁽²⁾	40		ns			
IM26	THD:DAT	Data Input	100 kHz mode	0	—	μS			
		Hold Time	400 kHz mode	0	0.9	μS			
			1 MHz mode ⁽²⁾	0.2	—	μS			
IM30	TSU:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 2)	—	μS	Only relevant for		
		Setup Time	400 kHz mode	TCY/2 (BRG + 2)	—	μS	Repeated Start		
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)		μS	condition		
IM31	THD:STA	Start Condition	100 kHz mode	TCY/2 (BRG + 2)	—	μS	After this period, the		
		Hold Time	400 kHz mode	Tcy/2 (BRG +2)	—	μS	first clock pulse is		
			1 MHz mode ⁽²⁾	TCY/2 (BRG + 2)	—	μS	generated		
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy/2 (BRG + 2)	—	μS			
		Setup Time	400 kHz mode	Tcy/2 (BRG + 2)	—	μS	_		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	—	μS			
IM34	THD:STO		100 kHz mode	Tcy/2 (BRG + 2)	—	μS	-		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 2)	—	μS	-		
			1 MHz mode ⁽²⁾	Tcy/2 (BRG + 2)	—	μS			
IM40	TAA:SCL	Output Valid	100 kHz mode	—	3500	ns			
		From Clock	400 kHz mode	—	1000	ns			
			1 MHz mode ⁽²⁾	—	400	ns			
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be		
			400 kHz mode	1.3	—	μS	free before a new		
			1 MHz mode ⁽²⁾	0.5	—	μS	transmission can start		
IM50	Св	Bus Capacitive L	oading	—	400	pF			
IM51	TPGD	Pulse Gobbler De	elay	65	390	ns	(Note 3)		

TABLE 30-49: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

Note 1: BRG is the value of the I²C[™] Baud Rate Generator. Refer to "Inter-Integrated Circuit (I²C[™])" (DS70330) in the "*dsPIC33/PIC24 Family Reference Manual*". Please see the Microchip web site for the latest family reference manual sections.

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- **3:** Typical value for this parameter is 130 ns.
- 4: These parameters are characterized, but not tested in manufacturing.





FIGURE 30-33: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)



	RACTERI	STICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industri $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param. No.	Symbol	Characte	eristic ⁽³⁾	Min.	Max.	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μS			
			400 kHz mode	1.3	_	μS			
			1 MHz mode ⁽¹⁾	0.5	_	μS			
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6		μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode ⁽¹⁾	0.5		μS			
IS20	TF:SCL	SDAx and SCLx	100 kHz mode		300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	—	100	ns			
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	—	300	ns			
IS25	TSU:DAT	Data Input	100 kHz mode	250	_	ns			
		Setup Time	400 kHz mode	100	_	ns			
			1 MHz mode ⁽¹⁾	100	_	ns			
IS26	THD:DAT	Data Input	100 kHz mode	0	_	μs			
		Hold Time	400 kHz mode	0	0.9	μs			
			1 MHz mode ⁽¹⁾	0	0.3	μs			
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	_	μs	Only relevant for Repeated		
		Setup Time	400 kHz mode	0.6	—	μs	Start condition		
			1 MHz mode ⁽¹⁾	0.25	_	μs			
IS31	THD:STA	Start Condition	100 kHz mode	4.0	_	μs	After this period, the first		
		Hold Time	400 kHz mode	0.6	_	μs	clock pulse is generated		
			1 MHz mode ⁽¹⁾	0.25	—	μS			
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μS			
		Setup Time	400 kHz mode	0.6	—	μS			
			1 MHz mode ⁽¹⁾	0.6	—	μS			
IS34	THD:STO	Stop Condition	100 kHz mode	4	—	μS			
		Hold Time	400 kHz mode	0.6	—	μS			
			1 MHz mode ⁽¹⁾	0.25		μS			
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns			
		From Clock	400 kHz mode	0	1000	ns			
			1 MHz mode ⁽¹⁾	0	350	ns			
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free		
			400 kHz mode	1.3		μS	before a new transmission		
			1 MHz mode ⁽¹⁾	0.5		μS	can start		
IS50	Св	Bus Capacitive Lo	ading	—	400	pF			
IS51	TPGD	Pulse Gobbler De	lay	65	390	ns	(Note 2)		

TABLE 30-50: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: Typical value for this parameter is 130 ns.

3: These parameters are characterized, but not tested in manufacturing.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X




FIGURE 30-34: ECANx MODULE I/O TIMING CHARACTERISTICS

TABLE 30-51: ECANx MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\label{eq:constraint} \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Condition				
CA10	TIOF	Port Output Fall Time	—			ns	See Parameter DO32
CA11	TioR	Port Output Rise Time	_	—	_	ns	See Parameter DO31
CA20	CA20 TCWF Pulse Width to Trigger CAN Wake-up Filter				_	ns	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-35: UARTX MODULE I/O TIMING CHARACTERISTICS




TABLE 30-52: UARTX MODULE I/O TIMING REQUIREMENTS

AC CHARA	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param Symbol Characteristic ⁽¹⁾			Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
UA10	TUABAUD	UARTx Baud Time	66.67		_	ns			
UA11	FBAUD	UARTx Baud Frequency	—		15	Mbps			
UA20	TCWF	Start Bit Pulse Width to Trigger UARTx Wake-up	500	_	_	ns			

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

DC CH	ARACTERIS	STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated) ⁽¹⁾ Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic	Min.	Тур. ⁽²⁾	Max.	Units	Conditions			
Compa	rator AC Ch	naracteristics								
CM10	TRESP	Response Time ⁽³⁾	—	19	_	ns	V+ input step of 100 mV V- input held at VDD/2			
CM11	Тмс2о∨	Comparator Mode Change to Output Valid	_	-	10	μs				
Compa	rator DC Ch	naracteristics								
CM30	VOFFSET	Comparator Offset Voltage	—	±10	40	mV				
CM31	VHYST	Input Hysteresis Voltage ⁽³⁾	_	30	—	mV				
CM32	Trise/ Tfall	Comparator Output Rise/ Fall Time ⁽³⁾	—	20	—	ns	1 pF load capacitance on input			
CM33	Vgain	Open-Loop Voltage Gain ⁽³⁾	—	90	—	db				
CM34	VICM	Input Common-Mode Voltage	AVss	-	AVDD	V				
Op Am	p AC Chara	cteristics								
CM20	SR	Slew Rate ⁽³⁾	_	9	_	V/µs	10 pF load			
CM21a	Рм	Phase Margin (Configuration A) ^(3,4)	—	55	—	Degree	G = 100V/V; 10 pF load			
CM21b	Рм	Phase Margin (Configuration B) ^(3,5)	_	40	_	Degree	G = 100V/V; 10 pF load			
CM22	Gм	Gain Margin ⁽³⁾	_	20	_	db	G = 100V/V; 10 pF load			
CM23a	GBW	Gain Bandwidth (Configuration A) ^(3,4)	—	10	—	MHz	10 pF load			
CM23b	GBW	Gain Bandwidth (Configuration B) ^(3,5)	_	6	_	MHz	10 pF load			

TABLE 30-53: OP AMP/COMPARATOR SPECIFICATIONS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- 3: Parameter is characterized but not tested in manufacturing.
- **4:** See Figure 25-6 for configuration information.
- 5: See Figure 25-7 for configuration information.
- 6: Resistances can vary by ±10% between op amps.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

DC CH/	ARACTERIS	TICS	$ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $								
Param No.	Symbol	Symbol Characteristic Min. Typ. ⁽²⁾ Max.		Max.	Units	Conditions					
Op Amp DC Characteristics											
CM40	VCMR	Common-Mode Input Voltage Range	AVss	_	AVDD	V					
CM41	CMRR	Common-Mode Rejection Ratio ⁽³⁾	—	40	—	db	VCM = AVDD/2				
CM42	VOFFSET	Op Amp Offset Voltage ⁽³⁾	—	±5	—	mV					
CM43	Vgain	Open-Loop Voltage Gain ⁽³⁾	—	90	—	db					
CM44	los	Input Offset Current	—	_	—	_	See pad leakage currents in Table 30-11				
CM45	lв	Input Bias Current	—	_	—	_	See pad leakage currents in Table 30-11				
CM46	Ιουτ	Output Current	—	-	420	μA	With minimum value of RFEEDBACK (CM48)				
CM48	RFEEDBACK	Feedback Resistance Value	8	-	—	kΩ					
CM49a	VOADC	Output Voltage Measured at OAx Using ADC ^(3,4)	AVss + 0.077 AVss + 0.037 AVss + 0.018	—	AVDD – 0.077 AVDD – 0.037 AVDD – 0.018	V V V	Ιουτ = 420 μΑ Ιουτ = 200 μΑ Ιουτ = 100 μΑ				
CM49b	Vout	Output Voltage Measured at OAxOUT Pin ^(3,4,5)	AVss + 0.210 AVss + 0.100 AVss + 0.050		AVDD - 0.210 AVDD - 0.100 AVDD - 0.050	V V V	ΙΟυΤ = 420 μΑ ΙΟυΤ = 200 μΑ ΙΟυΤ = 100 μΑ				
CM51	RINT1 ⁽⁶⁾	Internal Resistance 1 (Configuration A and B) ^(3,4,5)	198	264	317	Ω	Min = -40°C Typ = +25°C Max = +125°C				

TABLE 30-53: OP AMP/COMPARATOR SPECIFICATIONS (CONTINUED)

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.
- **3:** Parameter is characterized but not tested in manufacturing.
- 4: See Figure 25-6 for configuration information.
- 5: See Figure 25-7 for configuration information.
- 6: Resistances can vary by ±10% between op amps.

TABLE 30-54: OP AMP/COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

AC CHA	RACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 2): 3.0V to 3.6V \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
VR310	TSET	Settling Time	—	1	10	μS	(Note 1)	

Note 1: Settling time is measured while CVRR = 1 and CVR<3:0> bits transition from '0000' to '1111'.

2: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.</p>

TABLE 30-55: OP AMP/COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 1): 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristics	Min. Typ. Max. Units Conditions							
VRD310	CVRES	Resolution	CVRSRC/24		CVRSRC/32	LSb				
VRD311	CVRAA	Absolute Accuracy ⁽²⁾	—	±25	—	mV	CVRSRC = 3.3V			
VRD313	CVRSRC	Input Reference Voltage	0 — AVDD + 0.3 V							
VRD314	CVRout	Buffer Output Resistance ⁽²⁾		1.5k	_	Ω				

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: Parameter is characterized but not tested in manufacturing.

DC CHARA	Standard Operating Conditions:3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended										
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions				
CTMU Current Source											
CTMUI1	Ιουτ1	Base Range ⁽¹⁾	0.29	_	0.77	μA	CTMUICON<9:8> = 01				
CTMUI2	Ιουτ2	10x Range ⁽¹⁾	3.85		7.7	μA	CTMUICON<9:8> = 10				
CTMUI3	Ιουτ3	100x Range ⁽¹⁾	38.5	_	77	μA	CTMUICON<9:8> = 11				
CTMUI4	IOUT4	1000x Range ⁽¹⁾	385	_	770	μA	CTMUICON<9:8> = 00				
CTMUFV1	VF	Temperature Diode Forward Voltage ^(1,2)	_	0.598		V	TA = +25°C, CTMUICON<9:8> = 01				
			_	0.658	_	V	TA = +25°C, CTMUICON<9:8> = 10				
			_	0.721	_	V	TA = +25°C, CTMUICON<9:8> = 11				
CTMUFV2	VFVR	Temperature Diode Rate of		-1.92	_	mV/ºC	CTMUICON<9:8> = 01				
		Change ^(1,2,3)	_	-1.74		mV/ºC	CTMUICON<9:8> = 10				
			_	-1.56	_	mV/ºC	CTMUICON<9:8> = 11				

TABLE 30-56: CTMU CURRENT SOURCE SPECIFICATIONS

Note 1: Nominal value at center point of current trim range (CTMUICON<15:10> = 000000).

2: Parameters are characterized but not tested in manufacturing.

3: Measurements taken with the following conditions:

- VREF+ = AVDD = 3.3V
- ADC configured for 10-bit mode
- ADC module configured for conversion speed of 500 ksps
- All PMDx bits are cleared (PMDx = 0)
- Executing a while(1) statement
- · Device operating from the FRC with no PLL

AC CH	ARACTE	RISTICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated) ⁽¹⁾ Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions			
			Devi	ce Sup	ply					
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 3.0		Lesser of: VDD + 0.3 or 3.6	V				
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V				
			Refere	ence In	puts	•				
AD05	Vrefh	Reference Voltage High	AVss + 2.5		AVdd	V	VREFH = VREF+ VREFL = VREF- (Note 1)			
AD05a			3.0		3.6	V	VREFH = AVDD VREFL = AVSS = 0			
AD06	VREFL	Reference Voltage Low	AVss		AVDD - 2.5	V	(Note 1)			
AD06a			0		0	V	VREFH = AVDD VREFL = AVSS = 0			
AD07	VREF	Absolute Reference Voltage	2.5	_	3.6	V	VREF = VREFH - VREFL			
AD08	IREF	Current Drain	_		10 600	μΑ μΑ	ADC off ADC on			
AD09	IAD	Operating Current ⁽²⁾	—	5	—	mA	ADC operating in 10-bit mode (Note 1)			
			_	2	—	mA	ADC operating in 12-bit mode (Note 1)			
			Ana	log Inp	ut					
AD12	Vinh	Input Voltage Range VinH	VINL		Vrefh	V	This voltage reflects Sample-and Hold Channels 0, 1, 2 and 3 (CH0-CH3), positive input			
AD13	VINL	Input Voltage Range VINL	VREFL	_	AVss + 1V	V	This voltage reflects Sample-and Hold Channels 0, 1, 2 and 3 (CH0-CH3), negative input			
AD17	Rin	Recommended Impedance of Analog Voltage Source	_		200	Ω	Impedance to achieve maximur performance of ADC			

TABLE 30-57: ADC MODULE SPECIFICATIONS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: Parameter is characterized but not tested in manufacturing.

AC CHA	RACTERIS	STICS	$ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
		ADC A	Accuracy	(12-Bit	Mode)				
AD20a	Nr	Resolution	12	2 Data Bi	ts	bits			
AD21a	INL	Integral Nonlinearity	-2.5	_	2.5	LSb	-40°C ≤ TA ≤ +85°C (Note 2)		
			-5.5	_	5.5	LSb	+85°C < TA ≤ +125°C (Note 2)		
AD22a	DNL	Differential Nonlinearity	-1	_	1	LSb	-40°C \leq TA \leq +85°C (Note 2)		
			-1		1	LSb	+85°C < TA \leq +125°C (Note 2)		
AD23a	Gerr	Gain Error ⁽³⁾	-10		10	LSb	-40°C \leq TA \leq +85°C (Note 2)		
			-10		10	LSb	+85°C < TA \leq +125°C (Note 2)		
AD24a	EOFF	Offset Error	-5		5	LSb	$-40^{\circ}C \leq TA \leq +85^{\circ}C \text{ (Note 2)}$		
			-5		5	LSb	+85°C < TA \leq +125°C (Note 2)		
AD25a	—	Monotonicity	—	_	_	—	Guaranteed		
		Dynamic	Performa	ance (12-	Bit Mod	e)			
AD30a	THD	Total Harmonic Distortion ⁽³⁾	—	75		dB			
AD31a	SINAD	Signal to Noise and Distortion ⁽³⁾	—	68	_	dB			
AD32a	SFDR	Spurious Free Dynamic Range ⁽³⁾	—	80	_	dB			
AD33a	Fnyq	Input Signal Bandwidth ⁽³⁾	—	250	_	kHz			
AD34a	ENOB	Effective Number of Bits ⁽³⁾	11.09	11.3	_	bits			

TABLE 30-58: ADC MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: For all accuracy specifications, VINL = AVSS = VREFL = 0V and AVDD = VREFH = 3.6V.

3: Parameters are characterized but not tested in manufacturing.

АС СНА	RACTERIS	TICS	$ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
		ADC A	ccuracy (10-Bit N	lode)				
AD20b	Nr	Resolution	10) Data B	its	bits			
AD21b	INL	Integral Nonlinearity	-0.625	_	0.625	LSb	-40°C ≤ TA ≤ +85°C (Note 2)		
			-1.5	_	1.5	LSb	+85°C < TA ≤ +125°C (Note 2)		
AD22b	DNL	Differential Nonlinearity	-0.25	—	0.25	LSb	-40°C \leq TA \leq +85°C (Note 2)		
			-0.25	—	0.25	LSb	+85°C < TA \leq +125°C (Note 2)		
AD23b	Gerr	Gain Error	-2.5	—	2.5	LSb	-40°C \leq TA \leq +85°C (Note 2)		
			-2.5		2.5	LSb	+85°C < TA \leq +125°C (Note 2)		
AD24b	EOFF	Offset Error	-1.25	—	1.25	LSb	-40°C \leq TA \leq +85°C (Note 2)		
			-1.25	—	1.25	LSb	+85°C $< T\!A \le$ +125°C (Note 2)		
AD25b	—	Monotonicity	—	—	—	_	Guaranteed		
		Dynamic P	erforman	ce (10-E	Bit Mode)				
AD30b	THD	Total Harmonic Distortion ⁽³⁾	—	64	—	dB			
AD31b	SINAD	Signal to Noise and Distortion ⁽³⁾	—	57	_	dB			
AD32b	SFDR	Spurious Free Dynamic Range ⁽³⁾	—	72	—	dB			
AD33b	Fnyq	Input Signal Bandwidth ⁽³⁾	—	550	—	kHz			
AD34b	ENOB	Effective Number of Bits ⁽³⁾	—	9.4	—	bits			

TABLE 30-59: ADC MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

2: For all accuracy specifications, VINL = AVSS = VREFL = 0V and AVDD = VREFH = 3.6V.

3: Parameters are characterized but not tested in manufacturing.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X




FIGURE 30-36: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000, SSRCG = 0)

AC CHA	ARACTER	RISTICS	$ \begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)}^{(1)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
	-	Cloci	k Paramet	ters			·		
AD50	TAD	ADC Clock Period	117.6	_	_	ns			
AD51	tRC	ADC Internal RC Oscillator Period ⁽²⁾	_	250	_	ns			
	•	Conv	version R	ate					
AD55	tCONV	Conversion Time		14 Tad		ns			
AD56	FCNV	Throughput Rate		_	500	ksps			
AD57a	TSAMP	Sample Time when Sampling any ANx Input	3 Tad	—	_	_			
AD57b	TSAMP	Sample Time when Sampling the Op Amp Outputs (Configuration A and Configuration B) ^(4,5)	3 Tad	—	-				
		Timin	g Parame	ters					
AD60	tPCS	Conversion Start from Sample Trigger ^(2,3)	2 Tad	—	3 Tad	_	Auto-convert trigger is not selected		
AD61	tPSS	Sample Start from Setting Sample (SAMP) bit ^(2,3)	2 Tad	—	3 Tad				
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ^(2,3)	—	0.5 Tad	—	_			
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)	—	—	20	μS	(Note 6)		

TABLE 30-60: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Parameters are characterized but not tested in manufacturing.
- **3:** Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.
- **4:** See Figure 25-6 for configuration information.
- 5: See Figure 25-7 for configuration information.
- **6:** The parameter, tDPU, is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADON (AD1CON1<15>) = 1). During this time, the ADC result is indeterminate.





FIGURE 30-38: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> = 01, SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111, SSRCG = 0, SAMC<4:0> = 00010)



AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
		Cloc	k Parame	ters				
AD50	TAD	ADC Clock Period	76	_		ns		
AD51	tRC	ADC Internal RC Oscillator Period ⁽²⁾		250	_	ns		
		Con	version F	Rate				
AD55	tCONV	Conversion Time		12 Tad				
AD56	FCNV	Throughput Rate		—	1.1	Msps	Using simultaneous sampling	
AD57a	TSAMP	Sample Time when Sampling any ANx Input	2 Tad	—	—	—		
AD57b	TSAMP	Sample Time when Sampling the Op Amp Outputs (Configuration A and Configuration B) ^(4,5)	4 Tad	—	—	—		
		Timin	g Param	eters				
AD60	tPCS	Conversion Start from Sample Trigger ^(2,3)	2 Tad	—	3 Tad	_	Auto-convert trigger is not selected	
AD61	tpss	Sample Start from Setting Sample (SAMP) bit ^(2,3))	2 Tad	—	3 Tad	_		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1) ^(2,3)	_	0.5 TAD	—	—		
AD63	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On ^(2,3)		—	20	μs	(Note 6)	

TABLE 30-61: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules (ADC, op amp/comparator and comparator voltage reference) may have degraded performance. Refer to Parameter BO10 in Table 30-13 for the minimum and maximum BOR values.

- 2: Parameters are characterized but not tested in manufacturing.
- **3:** Because the sample caps will eventually lose charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.
- **4:** See Figure 25-6 for configuration information.
- 5: See Figure 25-7 for configuration information.
- 6: The parameter, tDPU, is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADON (AD1CON1<15>) = 1). During this time, the ADC result is indeterminate.

TABLE 30-62: DMA MODULE TIMING REQUIREMENTS

AC CHA	ARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
		Operating te	mperature	$-40^{\circ}C \le TA \le +05^{\circ}C$ for Extended			
Param No.	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions	
DM1	DMA Byte/Word Transfer Latency	1 Tcy (2)	_		ns		

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Because DMA transfers use the CPU data bus, this time is dependent on other functions on the bus.

NOTES:

31.0 HIGH-TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/ MC20X electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between -40° C to $+150^{\circ}$ C are identical to those shown in **Section 30.0** "Electrical Characteristics" for operation between -40° C to $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter DC10 in **Section 30.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X high-temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings⁽¹⁾

Ambient temperature under bias ⁽²⁾	40°C to +150°C
Storage temperature	65°C to +160°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant with respect to Vss ⁽³⁾	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD < 3.0V ⁽³⁾	0.3V to 3.6V
Voltage on any 5V tolerant pin with respect to Vss when $VDD \ge 3.0V^{(3)}$	-0.3V to 5.5V
Maximum current out of Vss pin	60 mA
Maximum current into VDD pin ⁽⁴⁾	60 mA
Maximum junction temperature	+155°C
Maximum current sourced/sunk by any 4x I/O pin	10 mA
Maximum current sourced/sunk by any 8x I/O pin	15 mA
Maximum current sunk by all ports combined	70 mA
Maximum current sourced by all ports combined ⁽⁴⁾	70 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
 - 2: AEC-Q100 reliability testing for devices intended to operate at +150°C is 1,000 hours. Any design in which the total operating time from +125°C to +150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
 - **3:** Refer to the **"Pin Diagrams**" section for 5V tolerant pins.
 - 4: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).

31.1 High-Temperature DC Characteristics

TABLE 31-1: OPERATING MIPS VS. VOLTAGE

			Max MIPS
Characteristic	Characteristic VDD Range Temperature Range (in Volts) (in °C)		dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X
HDC5	3.0 to 3.6V ⁽¹⁾	-40°C to +150°C	40

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules, such as the ADC, may have degraded performance. Device functionality is tested but not characterized.

TABLE 31-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High-Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+155	°C
Operating Ambient Temperature Range	TA	-40	_	+150	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD			W	
Maximum Allowed Power Dissipation	PDMAX	(TJ – TΑ)/θJΑ			W

TABLE 31-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARA	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$								
Parameter No.	Symbol	Characteristic	Min Typ Max Units Condition				Conditions		
Operating V	Operating Voltage								
HDC10	Supply Voltage								
	Vdd	_	3.0	3.3	3.6	V	-40°C to +150°C		

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

DC CHARACTERISTICS			(unless ot	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Мах	Units	Conditions				
Power-Down	Current (IPD)							
HDC60e	1400	2500	μA	+150°C	3.3V	Base Power-Down Current (Notes 1, 3)		
HDC61c	15	_	μΑ	+150°C 3.3V Watchdog Timer Current: ∆IwDT (Notes 2, 4)				

TABLE 31-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off and VREGS (RCON<8>) = 1.

2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: These currents are measured on the device containing the most memory in this family.

4: These parameters are characterized, but are not tested in manufacturing.

TABLE 31-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARAG	CTERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$				
Parameter No.	Typical	Мах	Units	Conditions			
HDC44e	12	30	mA	+150°C 3.3V 40 MIPS			

TABLE 31-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			Standard Op (unless othe Operating ter			
Parameter No.	Typical	Max	Units	Conditions		
HDC20	9	15	mA	+150°C	3.3V	10 MIPS
HDC22	16	25	mA	+150°C 3.3V 20 MIPS		
HDC23	30	mA	+150°C	3.3V	40 MIPS	

TABLE 31-7: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

DC CHARA	CTERISTICS	(unless oth	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$						
Parameter Typical Max			Doze Ratio	Units	Conditions				
HDC72a	24	35	1:2	mA					
HDC72f ⁽¹⁾	14		1:64	mA	+150°C 3.3V 40 MIPS				
HDC72g ⁽¹⁾	12		1:128	mA	1				

Note 1: Parameters with Doze ratios of 1:64 and 1:128 are characterized, but are not tested in manufacturing.

DC CHAF	RACTERIS	STICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$						
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
HDO10 Vo	Vol	Output Low Voltage 4x Sink Driver Pins ⁽²⁾	—	—	0.4	V	IOL ≤ 5 mA, VDD = 3.3V (Note 1)		
		Output Low Voltage 8x Sink Driver Pins ⁽³⁾	—	_	0.4	V	IOL ≤ 8 mA, VDD = 3.3V (Note 1)		
HDO20 Vo	Vон	Output High Voltage 4x Source Driver Pins ⁽²⁾	2.4	—	_	V	IOH ≥ -10 mA, VDD = 3.3V (Note 1)		
		Output High Voltage 8x Source Driver Pins ⁽³⁾	2.4	—	_	V	ІОн ≥ 15 mA, VDD = 3.3V (Note 1)		
HDO20A	Vон1	Output High Voltage 4x Source Driver Pins ⁽²⁾	1.5	—	_	V	IOH ≥ -3.9 mA, VDD = 3.3V (Note 1)		
			2.0	—			IOH ≥ -3.7 mA, VDD = 3.3V (Note 1)		
			3.0	—			IOH ≥ -2 mA, VDD = 3.3V (Note 1)		
		Output High Voltage 8x Source Driver Pins ⁽³⁾	1.5	_		V	IOH ≥ -7.5 mA, VDD = 3.3V (Note 1)		
			2.0	—	_		$IOH \ge -6.8 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$ (Note 1)		
			3.0	—	_		$IOH \ge -3 \text{ mA}, \text{ VDD} = 3.3 \text{ V}$ (Note 1)		

TABLE 31-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

2: Includes all I/O pins that are not 8x Sink Driver pins (see below).

Includes the following pins:
 For devices with less than 64 pins: RA3, RA4, RA9, RB<15:7> and RC3
 For 64-pin devices: RA4, RA9, RB<15:7>, RC3 and RC15

31.2 **AC Characteristics and Timing Parameters**

The information contained in this section defines dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X and PIC24EPXXXGP/MC20X AC characteristics and timing parameters for high-temperature devices. However, all AC timing specifications in this section are the same as those in Section 30.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter OS53 in Section 30.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

TABLE 31-9: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$
	Operating voltage VDD range as described in Table 31-1.

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 31-10: PLL CLOCK TIMING SPECIFICATIONS

AC CHAR	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Param No.	Symbol	Characteristic	Min Typ Max Units			Conditions			
HOS53	DCLK	CLKO Stability (Jitter) ⁽¹⁾	-5	0.5	5	%	Measured over 100 ms period		

These parameters are characterized by similarity, but are not tested in manufacturing. This specification is Note 1: based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Peripheral Bit Rate Clock}}}$$

For example: FOSC = 32 MHz, DCLK = 5%, SPIx bit rate clock (i.e., SCKx) is 2 MHz. Г

$$SPI SCK Jitter = \left\lfloor \frac{D_{CLK}}{\sqrt{\left(\frac{32 MHz}{2 MHz}\right)}} \right\rfloor = \left\lfloor \frac{5\%}{\sqrt{16}} \right\rfloor = \left\lfloor \frac{5\%}{4} \right\rfloor = 1.25\%$$

٦

© 2011-2013 Microchip Technology Inc.

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

TABLE 31-11: INTERNAL RC ACCURACY

AC CH	ARACTERISTICS		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated Operating temperature $-40^\circ C \le T A \le +150^\circ C$							
Param No.	Characteristic	Min	Тур	Max	Units	Units Conditions				
	LPRC @ 32.768 kHz ^(1,2)									
HF21	LPRC	-30	_	+30	%	$-40^{\circ}C \le TA \le +150^{\circ}C$ V	/DD = 3.0-3.6V			

Note 1: Change of LPRC frequency as VDD changes.

2: LPRC accuracy impacts the Watchdog Timer Time-out Period (TwDT). See Section 27.5 "Watchdog Timer (WDT)" for more information.

AC CHAR	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$									
Param No.	Symbol	Characteristic	Min	Min Typ Max		Units	Conditions			
ADC Accuracy (12-Bit Mode) ⁽¹⁾										
HAD20a	Nr	Resolution ⁽³⁾	12	2 Data B	its	bits				
HAD21a	INL	Integral Nonlinearity	-5.5	—	5.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD22a	DNL	Differential Nonlinearity	-1		1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD23a	Gerr	Gain Error	-10		10	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
HAD24a	EOFF	Offset Error	-5	—	5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V			
		Dynamic I	Performa	nce (12-	Bit Mode	e) ⁽²⁾				
HAD33a	Fnyq	Input Signal Bandwidth	_	_	200	kHz				

TABLE 31-12: ADC MODULE SPECIFICATIONS (12-BIT MODE)

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

TABLE 31-13: ADC MODULE SPECIFICATIONS (10-BIT MODE)

AC CHAF	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$					
Param No.	Symbol Characteristic			Тур	Max	Units	Conditions		
		ADC A	ccuracy	(10-Bit I	Mode) ⁽¹⁾				
HAD20b	Nr	Resolution ⁽³⁾	10) Data B	its	bits			
HAD21b	INL	Integral Nonlinearity	-1.5	_	1.5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
HAD22b	DNL	Differential Nonlinearity	-0.25	-	0.25	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
HAD23b	Gerr	Gain Error	-2.5		2.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.6V		
HAD24b	EOFF	Offset Error	-1.25		1.25	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 3.6V		
		Dynamic P	erforma	nce (10-	Bit Mode	e) ⁽²⁾			
HAD33b	Fnyq	Input Signal Bandwidth	_	_	400	kHz			

Note 1: These parameters are characterized, but are tested at 20 ksps only.

2: These parameters are characterized by similarity, but are not tested in manufacturing.

3: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

NOTES:

DC AND AC DEVICE CHARACTERISTICS GRAPHS 32.0

- Absolute Maximum

1.00 1.50 2.00

2.50

3.00

3.50

4.00

The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for Note: only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outs range (e.g., outside specified power supply range) and therefore, outside the warranted range.



0.020

0.010

0.000

0.00

0.50

1.00

1.50

2.00

2.50


-0.020

-0.010

0.000

0.00

0.50





MIPS



MIPS

DS70000657H-page 476





NOTES:

33.0 PACKAGING INFORMATION

33.1 Package Marking Information

28-Lead SPDIP



28-Lead SOIC (.300")



28-Lead SSOP



Example dsPIC33EP64GP 502-I/SP (e3) 1310017

Example



Example



28-Lead QFN-S (6x6x0.9 mm)




Example




Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available of or customer-specific information.

33.1 Package Marking Information (Continued)



33.1 Package Marking Information (Continued)

48-Lead UQFN (6x6x0.5 mm)




Example 33EP64GP 504-I/MV @3 1310017

64-Lead QFN (9x9x0.9 mm)



Example dsPIC33EP 64GP506 -I/MR® 1310017

64-Lead TQFP (10x10x1 mm)



Example




© 2011-2013 Microchip Technology Inc.

33.2 Package Details

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			
Dimension	Dimension Limits			
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-052C Sheet 1 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	N	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.18 - 0.33			
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	Е	1.27 BSC			
Contact Pad Spacing	С		9.40		
Contact Pad Width (X28)	Х			0.60	
Contact Pad Length (X28)	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dime	ension Limits	MIN	NOM	MAX		
Number of Pins	N		28			
Pitch	е		0.65 BSC			
Overall Height	A	-	-	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	-	-		
Overall Width	E	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	9.90	10.20	10.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1	1.25 REF				
Lead Thickness	С	0.09	-	0.25		
Foot Angle	φ	0°	4°	8°		
Lead Width	b	0.22	-	0.38		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensior	Dimension Limits		NOM	MAX	
Contact Pitch	E	0.65 BSC			
Contact Pad Spacing	С		7.20		
Contact Pad Width (X28)	X1			0.45	
Contact Pad Length (X28)	Y1			1.75	
Distance Between Pads	G	0.20			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-124C Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimension	Dimension Limits		NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Width	Е	6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.70
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

 $\label{eq:REF:Reference} \ensuremath{\mathsf{REF:}} \ensuremath{\mathsf{Reference}}\xspace \ensuremath{\mathsf{Dimension}}, \ensuremath{\mathsf{usually}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{toterance}}\xspace, \ensuremath{\mathsf{for}}\xspace \ensuremath{\mathsf{oterance}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{toterance}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{rescale}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{\mathsf{toterance}}\xspace \ensuremath{\mathsf{vithout}}\xspace \ensuremath{$

Microchip Technology Drawing C04-124C Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Optional Center Pad Width	W2			4.70
Optional Center Pad Length	T2			4.70
Contact Pad Spacing	C1		6.00	
Contact Pad Spacing	C2		6.00	
Contact Pad Width (X28)	X1			0.40
Contact Pad Length (X28)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-187C Sheet 1 of 2

36-Terminal Very Thin Thermal Leadless Array Package (TL) – 5x5x0.9 mm Body with Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		36	
Number of Pins per Side	ND		10	
Number of Pins per Side	NE	8		
Pitch	е	0.50 BSC		
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	E		5.00 BSC	
Exposed Pad Width	E2	3.60	3.75	3.90
Overall Length	D		5.00 BSC	
Exposed Pad Length	D2	3.60	3.75	3.90
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-187C Sheet 2 of 2

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-157C Sheet 1 of 2

44-Terminal Very Thin Leadless Array Package (TL) – 6x6x0.9 mm Body With Exposed Pad [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		44	
Number of Pins per Side	ND		12	
Number of Pins per Side	NE	10		
Pitch	е	0.50 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	Е		6.00 BSC	
Exposed Pad Width	E2	4.40	4.55	4.70
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	4.40	4.55	4.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157C Sheet 2 of 2

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimens	sion Limits	MIN	NOM	MAX
Number of Leads	Ν	44		
Lead Pitch	е		0.80 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN


	Units	N	ILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B




44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note:

Microchip Technology Drawing C04-103C Sheet 1 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	N		44		
Pitch	е		0.65 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Width	E	8.00 BSC			
Exposed Pad Width	E2	6.25	6.45	6.60	
Overall Length	D		8.00 BSC		
Exposed Pad Length	D2	6.25	6.45	6.60	
Terminal Width	b	0.20 0.30 0.35			
Terminal Length	L	0.30 0.40 0.50			
Terminal-to-Exposed-Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension. usually without tolerance. for information purposes only.

Microchip Technology Drawing C04-103C Sheet 2 of 2

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.60
Optional Center Pad Length	T2			6.60
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.85
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103B




48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

Microchip Technology Drawing C04-153A Sheet 1 of 2

48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	48			
Pitch	е		0.40 BSC		
Overall Height	Α	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.127 REF			
Overall Width	E	6.00 BSC			
Exposed Pad Width	E2	4.45	4.60	4.75	
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	4.45	4.60	4.75	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-153A Sheet 2 of 2

48-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 6x6 mm Body [UQFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.40 BSC			
Optional Center Pad Width	W2			4.45	
Optional Center Pad Length	T2			4.45	
Contact Pad Spacing	C1		6.00		
Contact Pad Spacing	C2		6.00		
Contact Pad Width (X28)	X1			0.20	
Contact Pad Length (X28)	Y1			0.80	
Distance Between Pads	G	0.20			


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2153A


64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]



Microchip Technology Drawing C04-154A Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body with 5.40 x 5.40 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	N	64			
Pitch	е		0.50 BSC		
Overall Height	A	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	9.00 BSC			
Exposed Pad Width	E2	5.30	5.40	5.50	
Overall Length	D	9.00 BSC			
Exposed Pad Length	D2	5.30	5.40	5.50	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-154A Sheet 2 of 2

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIMETERS	6
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		64	
Lead Pitch	e		0.50 BSC	
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		1	MILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch E			0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing C2			11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085B

APPENDIX A: REVISION HISTORY

Revision A (April 2011)

This is the initial released version of the document.

Revision B (July 2011)

This revision includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table A-1.

TABLE A-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers and Microcontrollers"	Changed all pin diagrams references of VLAP to TLA.
Section 4.0 "Memory Organization"	Updated the All Resets values for CLKDIV and PLLFBD in the System Control Register Map (see Table 4-35).
Section 5.0 "Flash Program Memory"	Updated "one word" to "two words" in the first paragraph of Section 5.2 " RTSP Operation ".
Section 9.0 "Oscillator Configuration"	Updated the PLL Block Diagram (see Figure 9-2). Updated the Oscillator Mode, Fast RC Oscillator (FRC) with divide-by-N and PLL (FRCPLL), by changing (FRCDIVN + PLL) to (FRCPLL).
	Changed (FRCDIVN + PLL) to (FRCPLL) for COSC<2:0> = 001 and NOSC<2:0> = 001 in the Oscillator Control Register (see Register 9-1).
	Changed the POR value from 0 to 1 for the DOZE<1:0> bits, from 1 to 0 for the FRCDIV<0> bit, and from 0 to 1 for the PLLPOST<0> bit; Updated the default definitions for the DOZE<2:0> and FRCDIV<2:0> bits and updated all bit definitions for the PLLPOST<1:0> bits in the Clock Divisor Register (see Register 9-2).
	Changed the POR value from 0 to 1 for the PLLDIV<5:4> bits and updated the default definitions for all PLLDIV<8:0> bits in the PLL Feedback Division Register (see Register 9-2).
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Updated the bit definitions for the IRNG<1:0> bits in the CTMU Current Control Register (see Register 22-3).
Section 25.0 "Op amp/ Comparator Module"	Updated the voltage reference block diagrams (see Figure 25-1 and Figure 25-2).

TABLE A-1:MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 30.0 "Electrical Characteristics"	Removed Voltage on VCAP with respect to Vss and added Note 5 in Absolute Maximum Ratings ⁽¹⁾ .
	Removed Parameter DC18 (VCORE) and Note 3 from the DC Temperature and Voltage Specifications (see Table 30-4).
	Updated Note 1 in the DC Characteristics: Operating Current (IDD) (see Table 30-6).
	Updated Note 1 in the DC Characteristics: Idle Current (IIDLE) (see Table 30-7).
	Changed the Typical values for Parameters DC60a-DC60d and updated Note 1 in the DC Characteristics: Power-down Current (IPD) (see Table 30-8).
	Updated Note 1 in the DC Characteristics: Doze Current (IDOZE) (see Table 30-9).
	Updated Note 2 in the Electrical Characteristics: BOR (see Table 30-12).
	Updated Parameters CM20 and CM31, and added Parameters CM44 and CM45 in the AC/DC Characteristics: Op amp/Comparator (see Table 30-14).
	Added the Op amp/Comparator Reference Voltage Settling Time Specifications (see Table 30-15).
	Added Op amp/Comparator Voltage Reference DC Specifications (see Table 30-16).
	Updated Internal FRC Accuracy Parameter F20a (see Table 30-21).
	Updated the Typical value and Units for Parameter CTMUI1, and added Parameters CTMUI4, CTMUFV1, and CTMUFV2 to the CTMU Current Source Specifications (see Table 30-55).
Section 31.0 "Packaging Information"	Updated packages by replacing references of VLAP with TLA.
"Product Identification System"	Changed VLAP to TLA.

Revision C (December 2011)

This revision includes typographical and formatting changes throughout the data sheet text.

In addition, where applicable, new sections were added to each peripheral chapter that provide information and links to related resources, as well as helpful tips. For examples, see Section 20.1 "UART Helpful Tips" and Section 3.6 "CPU Resources". All occurrences of TLA were updated to VTLA throughout the document, with the exception of the pin diagrams (updated diagrams were not available at time of publication).

A new chapter, Section 31.0 "DC and AC Device Characteristics Graphs", was added.

All other major changes are referenced by their respective section in Table A-2.

Section Name	Update Description
"16-bit Microcontrollers and Digital Signal Controllers (up to 256-Kbyte Flash and 32-Kbyte SRAM) with High- Speed PWM, Op amps, and Advanced Analog"	The content on the first page of this section was extensively reworked to provide the reader with the key features and functionality of this device family in an "at-a-glance" format.
Section 1.0 "Device Overview"	Updated the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X Block Diagram (see Figure 1-1), which now contains a CPU block and a reference to the CPU diagram. Updated the description and Note references in the Pinout I/O Descriptions for these
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers and Microcontrollers"	pins: C1IN2-, C2IN2-, C3IN2-, OA1OUT, OA2OUT, and OA3OUT (see Table 1-1). Updated the Recommended Minimum Connection diagram (see Figure 2-1).
Section 3.0 "CPU"	Updated the dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X, and PIC24EPXXXGP/MC20X CPU Block Diagram (see Figure 3-1). Updated the Status register definition in the Programmer's Model (see Figure 3-2).
Section 4.0 "Memory Organization"	Updated the Data Memory Maps (see Figure 4-6 and Figure 4-11). Removed the DCB<1:0> bits from the OC1CON2, OC2CON2, OC3CON2, and OC4CON2 registers in the Output Compare 1 Through Output Compare 4 Register Map (see Table 4-10). Added the TRIG1 and TRGCON1 registers to the PWM Generator 1 Register Map (see Table 4-13). Added the TRIG2 and TRGCON2 registers to the PWM Generator 2 Register Map (see Table 4-14). Added the TRIG3 and TRGCON3 registers to the PWM Generator 3 Register Map (see Table 4-15). Updated the second note in Section 4.7.1 "Bit-Reversed Addressing Implementation" .
Section 8.0 "Direct Memory Access (DMA)"	Updated the DMA Controller diagram (see Figure 8-1).
Section 14.0 "Input Capture"	Updated the bit values for the ICx clock source of the ICTSEL<12:10> bits in the ICxCON1 register (see Register 14-1).
Section 15.0 "Output Compare"	Updated the bit values for the OCx clock source of the OCTSEL<2:0> bits in the OCxCON1 register (see Register 15-1). Removed the DCB<1:0> bits from the Output Compare x Control Register 2 (see Register 15-2).

TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description
Section 16.0 "High-Speed PWM Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)"	Updated the High-Speed PWM Module Register Interconnection Diagram (see Figure 16-2). Added the TRGCONx and TRIGx registers (see Register 16-12 and Register 16-14, respectively).
Section 21.0 "Enhanced CAN (ECAN™) Module (dsPIC33EPXXXGP/MC50X Devices Only)"	Updated the CANCKS bit value definitions in CiCTRL1: ECAN Control Register 1 (see Register 21-1).
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Updated the IRNG<1:0> bit value definitions and added Note 2 in the CTMU Current Control Register (see Register 22-3).
Section 25.0 "Op amp/ Comparator Module"	Updated the Op amp/Comparator I/O Operating Modes Diagram (see Figure 25-1). Updated the User-programmable Blanking Function Block Diagram (see Figure 25-3). Updated the Digital Filter Interconnect Block Diagram (see Figure 25-4). Added Section 25.1 "Op amp Application Considerations ". Added Note 2 to the Comparator Control Register (see Register 25-2). Updated the bit definitions in the Comparator Mask Gating Control Register (see Register 25-5).
Section 27.0 "Special Features"	Updated the FICD Configuration Register, updated Note 1, and added Note 3 in the Configuration Byte Register Map (see Table 27-1). Added Section 27.2 " User ID Words ".
Section 30.0 "Electrical Characteristics"	 Updated the following Absolute Maximum Ratings: Maximum current out of Vss pin Maximum current into VDD pin Added Note 1 to the Operating MIPS vs. Voltage (see Table 30-1).
	Updated all Idle Current (IIDLE) Typical and Maximum DC Characteristics values (see Table 30-7).
	Updated all Doze Current (IDOZE) Typical and Maximum DC Characteristics values (see Table 30-9).
	Added Note 2, removed Parameter CM24, updated the Typical values Parameters CM10, CM20, CM21, CM32, CM41, CM44, and CM45, and updated the Minimum values for CM40 and CM41, and the Maximum value for CM40 in the AC/DC Characteristics: Op amp/Comparator (see Table 30-14).
	Updated Note 2 and the Typical value for Parameter VR310 in the Op amp/ Comparator Reference Voltage Settling Time Specifications (see Table 30-15).
	Added Note 1, removed Parameter VRD312, and added Parameter VRD314 to the Op amp/Comparator Voltage Reference DC Specifications (see Table 30-16).
	Updated the Minimum, Typical, and Maximum values for Internal LPRC Accuracy (see Table 30-22).
	Updated the Minimum, Typical, and Maximum values for Parameter SY37 in the Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer Timing Requirements (see Table 30-24).
	The Maximum Data Rate values were updated for the SPI2 Maximum Data/Clock Rate Summary (see Table 30-35)

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 30.0 "Electrical	These SPI2 Timing Requirements were updated:
Characteristics" (Continued)	 Maximum value for Parameter SP10 and the minimum clock period value for SCKx in Note 3 (see Table 30-36, Table 30-37, and Table 30-38)
	 Maximum value for Parameter SP70 and the minimum clock period value for SCKx in Note 3 (see Table 30-40 and Table 30-42)
	The Maximum Data Rate values were updated for the SPI2 Maximum Data/Clock Rate Summary (see Table 30-43)
	These SPI1 Timing Requirements were updated:
	Maximum value for Parameters SP10 and the minimum clock period value for SCKx in Note 3 (see Table 30-44, Table 30-45, and Table 30-46)
	Maximum value for Parameters SP70 and the minimum clock period value for SCKx in Note 3 (see Table 30-47 through Table 30-50)
	 Minimum value for Parameters SP40 and SP41 see Table 30-44 through Table 30-50)
	Updated all Typical values for the CTMU Current Source Specifications (see Table 30-55).
	Updated Note1, the Maximum value for Parameter AD06, the Minimum value for AD07, and the Typical values for AD09 in the ADC Module Specifications (see Table 30-56).
	Added Note 1 to the ADC Module Specifications (12-bit Mode) (see Table 30-57).
	Added Note 1 to the ADC Module Specifications (10-bit Mode) (see Table 30-58).
	Updated the Minimum and Maximum values for Parameter AD21b in the 10-bit Mode ADC Module Specifications (see Table 30-58).
	Updated Note 2 in the ADC Conversion (12-bit Mode) Timing Requirements (see Table 30-59).
	Updated Note 1 in the ADC Conversion (10-bit Mode) Timing Requirements (see Table 30-60).

TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Revision D (December 2011)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table A-3.

TABLE A-3: MAJOR SECTION UPDATES

Section Name	Update Description
"16-bit Microcontrollers and Digital Signal Controllers (up to 512-Kbyte Flash and 48-Kbyte SRAM) with High- Speed PWM, Op amps, and Advanced Analog"	Removed the Analog Comparators column and updated the Op amps/Comparators column in Table 1 and Table 2.
Section 21.0 "Enhanced CAN (ECAN™) Module (dsPIC33EPXXXGP/MC50X Devices Only)"	Updated the CANCKS bit value definitions in CiCTRL1: ECAN Control Register 1 (see Register 21-1).
Section 30.0 "Electrical Characteristics"	Updated the VBOR specifications and/or its related note in the following electrical characteristics tables: • Table 30-1 • Table 30-4 • Table 30-12 • Table 30-14 • Table 30-15 • Table 30-16 • Table 30-56 • Table 30-57 • Table 30-58 • Table 30-59 • Table 30-60

Revision E (April 2012)

This revision includes typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in Table A-3.

TABLE A-4:	MAJOR SECTION UPDATES
------------	-----------------------

Section Name	Update Description
"16-bit Microcontrollers and Digital Signal	The following 512-Kbyte devices were added to the General Purpose Families table (see Table 1):
Controllers (up to	• PIC24EP512GP202
512-Kbyte Flash and	• PIC24EP512GP204
48-Kbyte SRAM) with High-	• PIC24EP512GP206
Speed PWM, Op amps, and Advanced Analog"	• dsPIC33EP512GP502
Advanced Analog	• dsPIC33EP512GP504
	• dsPIC33EP512GP506
	The following 512-Kbyte devices were added to the Motor Control Families table (see Table 2):
	• PIC24EP512MC202
	• PIC24EP512MC204
	• PIC24EP512MC206
	• dsPIC33EP512MC202
	• dsPIC33EP512MC204
	• dsPIC33EP512MC206
	• dsPIC33EP512MC502
	• dsPIC33EP512MC504
	• dsPIC33EP512MC506
	Certain Pin Diagrams were updated to include the new 512-Kbyte devices.
Section 4.0 "Memory	Added a Program Memory Map for the new 512-Kbyte devices (see Figure 4-4).
Organization"	Added a Data Memory Map for the new dsPIC 512-Kbyte devices (see Figure 4-11).
	Added a Data Memory Map for the new PIC24 512-Kbyte devices (see Figure 4-16).
Section 7.0 "Interrupt Controller"	Updated the VECNUM bits in the INTTREG register (see Register 7-7).
Section 11.0 "I/O Ports"	Added tip 6 to Section 11.5 "I/O Helpful Tips".
Section 27.0 "Special Features"	The following modifications were made to the Configuration Byte Register Map (see Table 27-1):
	 Added the column Device Memory Size (Kbytes)
	Removed Notes 1 through 4
	Added addresses for the new 512-Kbyte devices
Section 30.0 "Electrical	Updated the Minimum value for Parameter DC10 (see Table 30-4).
Characteristics"	Added Power-Down Current (Ipd) parameters for the new 512-Kbyte devices (see Table 30-8).
	Updated the Minimum value for Parameter CM34 (see Table 30-53).
	Updated the Minimum and Maximum values and the Conditions for paramteer SY12 (see Table 30-22).

Revision F (November 2012)

Removed "Preliminary" from data sheet footer.

Revision G (March 2013)

This revision includes the following global changes:

- changes "FLTx" pin function to "FLTx" on all occurrences
- adds Section 31.0 "High-Temperature Electrical Characteristics" for high-temperature (+150°C) data

This revision also includes minor typographical and formatting changes throughout the text.

Other major changes are referenced by their respective section in Table A-5.

Section Name	Update Description
Cover Section	 Changes internal oscillator specification to 1.0% Changes I/O sink/source values to 12 mA or 6 mA Corrects 44-pin VTLA pin diagram (pin 32 now shows as 5V tolerant)
Section 4.0 "Memory Organization"	 Deletes references to Configuration Shadow registers Corrects the spelling of the JTAGIP and PTGWDTIP bits throughout Corrects the Reset value of all IOCON registers as C000h Adds footnote to Table 4-42 to indicate the absence of Comparator 3 in 28-pin devices
Section 6.0 "Resets"	 Removes references to cold and warm Resets, and clarifies the initial configuration of the device clock source on all Resets
Section 7.0 "Interrupt Controller"	Corrects the definition of GIE as "Global Interrupt Enable" (not "General")
Section 9.0 "Oscillator Configuration"	 Clarifies the behavior of the CF bit when cleared in software Removes POR behavior footnotes from all control registers Corrects the tuning range of the TUN<5:0> bits in Register 9-4 to an overall range ±1.5%
Section 13.0 "Timer2/3 and Timer4/5"	Clarifies the presence of the ADC Trigger in 16-bit Timer3 and Timer5, as well as the 32-bit timers
Section 15.0 "Output Compare"	Corrects the first trigger source for SYNCSEL<4:0> (OCxCON2<4:0>) as OCxRS match
Section 16.0 "High-Speed PWM Module"	 Clarifies the source of the PWM interrupts in Figure 16-1 Corrects the Reset states of IOCONx<15:14> in Register 16-13 as '11'
Section 17.0 "Quadrature Encoder Interface (QEI) Module"	 Clarifies the operation of the IMV<1:0> bits (QEICON<9:8>) with updated text and additional notes Corrects the first prescaler value for QFVDIV<2:0> (QEI10C<13:11>), now 1:128
Section 23.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	 Adds note to Figure 23-1 that Op Amp 3 is not available in 28-pin devices Changes "sample clock" to "sample trigger" in AD1CON1 (Register 23-1) Clarifies footnotes on op amp usage in Registers 23-5 and 23-6
Section 25.0 "Op Amp/ Comparator Module"	 Adds Note text to indicate that Comparator 3 is unavailable in 28-pin devices Splits Figure 25-1 into two figures for clearer presentation (Figure 25-1 for Op amp/ Comparators 1 through 3, Figure 25-2 for Comparator 4). Subsequent figures are renumbered accordingly. Corrects reference description in xxxxx (now (AVDD+AVSS)/2)
Section 27.0 "Special Features"	Changes CMSTAT<15> in Register 25-1 to "PSIDL" Corrects the addresses of all Configuration bytes for 512 Kbyte devices

TABLE A-5: MAJOR SECTION UPDATES

Section Name	Update Description
Section 30.0 "Electrical	Throughout: qualifies all footnotes relating to the operation of analog modules below
Characteristics"	VDDMIN (replaces "will have" with "may have")
	Throughout: changes all references of SPI timing parameter symbol "TscP" to "FscP"
	Table 30-1: changes VDD range to 3.0V to 3.6V
	Table 30-4: removes Parameter DC12 (RAM Retention Voltage)
	 Table 30-7: updates Maximum values at 10 and 20 MIPS
	 Table 30-8: adds Maximum IPD values, and removes all ∆IWDT entries
	Adds new Table 30-9 (Watchdog Timer Delta Current) with consolidated values removed from Table 30-8. All subsequent tables are renumbered accordingly.
	Table 30-10: adds footnote for all parameters for 1:2 Doze ratio
	• Table 30-11:
	- changes Minimum and Maximum values for D120 and D130
	- adds Minimum and Maximum values for D131
	- adds Minimum and Maximum values for D150 through D156, and removes
	Typical values Table 30-12:
	- reformats table for readability
	- changes IOL conditions for DO10
	Table 30-14: adds footnote to D135
	Table 30-17: changes Minimum and Maximum values for OS30
	• Table 30-19:
	 splits temperature range and adds new values for F20a
	 reduces temperature range for F20b to extended temperatures only
	• Table 30-20:
	 splits temperature range and adds new values for F21a
	- reduces temperature range for F20b to extended temperatures only
	• Table 30-53:
	- adds Maximum value to CM30
	- adds footnote ("Parameter characterized") to multiple parameters
	 Table 30-55: adds Minimum and Maximum values for all CTMUI specifications, and removes Typical values
	Table 30-57: adds new footnote to AD09
	Table 30-58:
	 removes all specifications for accuracy with external voltage references removes Typical values for AD23a and AD24a
	- replaces Minimum and Maximum values for AD21a, AD22a, AD23a and AD24a
	with new values, split by Industrial and Extended temperatures
	 removes Maximum value of AD30
	 removes Minimum values from AD31a and AD32a
	- adds or changes Typical values for AD30, AD31a, AD32a and AD33a
	• Table 30-59:
	- removes all specifications for accuracy with external voltage references
	- removes Maximum value of AD30
	- removes Typical values for AD23b and AD24b
	- replaces Minimum and Maximum values for AD21b, AD22b, AD23b and AD24b
	with new values, split by Industrial and Extended temperatures
	 removes Minimum and Maximum values from AD31b, AD32b, AD33b and AD34b
	 adds or changes Typical values for AD30, AD31a, AD32a and AD33a
	Table 30-61: Adds footnote to AD51
Section 32.0 "DC and AC	Updates Figure 32-6 (Typical IDD @ 3.3V) with individual current vs. processor speed curves for the different program memory sizes
Device Characteristics	curves for the different program memory sizes
Graphs"	
Section 33.0 "Packaging	Replaces drawing C04-149C (64-pin QFN, 7.15 x 7.15 exposed pad) with C04-154A
Information"	(64-pin QFN, 5.4 x 5.4 exposed pad)

TABLE A-5: MAJOR SECTION UPDATES (CONTINUED)

Revision H (August 2013)

This revision includes minor typographical and formatting changes throughout the text.

Other major changes are referenced by their respective section in Table A-6.

Section Name	Update Description
Cover Section	 Adds Peripheral Pin Select (PPS) to allow Digital Function Remapping and Change Notification Interrupts to Input/Output section
	Adds heading information to 64-Pin TQFP
Section 4.0 "Memory	Corrects Reset values for ANSELE, TRISF, TRISC, ANSELC and TRISA
Organization"	Corrects address range from 0x2FFF to 0x7FFF
	Corrects DSRPAG and DSWPAG (now 3 hex digits)
	 Changes Call Stack Frame from <15:1> to PC<15:0>
	Word length in Figure 4-20 is changed to 50 words for clarity
Section 5.0 "Flash Program Memory"	Corrects descriptions of NVM registers
Section 9.0 "Oscillator	Removes resistor from Figure 9-1
Configuration"	Adds Fast RC Oscillator with Divide-by-16 (FRCDIV16) row to Table 9-1
	Removes incorrect information from ROI bit in Register 9-2
Section 14.0 "Input Capture"	Changes 31 user-selectable Trigger/Sync interrupts to 19 user-selectable Trigger/ Sync interrupts
	Corrects ICTSEL<12:10> bits (now ICTSEL<2:0>)
Section 17.0 "Quadrature Encoder Interface (QEI) Module (dsPIC33EPXXXMC20X/50X and PIC24EPXXXMC20X Devices Only)"	Corrects QCAPEN bit description
Section 19.0 "Inter- Integrated Circuit™ (I ² C™)"	 Adds note to clarify that 100kbit/sec operation of I²C is not possible at high processor speeds
Section 22.0 "Charge Time Measurement Unit (CTMU)"	Clarifies Figure 22-1 to accurately reflect peripheral behavior
Section 23.0 "10-Bit/12-Bit Analog-to-Digital Converter (ADC)"	Correct Figure 23-1 (changes CH123x to CH123Sx)
Section 24.0 "Peripheral Trigger Generator (PTG) Module"	Adds footnote to Register 24-1 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled.
Section 25.0 "Op Amp/ Comparator Module"	Adds note to Figure 25-3 (In order to operate with CVRSS=1, at least one of the comparator modules must be enabled)
	 Adds footnote to Register 25-2 (COE is not available when OPMODE (CMxCON<10>) = 1)
Section 27.0 "Special Features"	Corrects the bit description for FNOSC<2:0>
Section 30.0 "Electrical	Corrects 512K part power-down currents based on test data
Characteristics"	Corrects WDT timing limits based on LPRC oscillator tolerance
Section 31.0 "High- Temperature Electrical Characteristics"	Adds Table 31-5 (DC Characteristics: Idle Current (IIDLE)

INDEX

Α

Absolute Maximum Ratings4	01
AC Characteristics	71
10-Bit ADC Conversion Requirements4	65
12-Bit ADC Conversion Requirements4	63
ADC Module4	59
ADC Module (10-Bit Mode)	73
ADC Module (12-Bit Mode)	73
Capacitive Loading Requirements on	
Output Pins4	13
DMA Module Requirements4	65
ECANx I/O Requirements 4	54
External Clock	14
High-Speed PWMx Requirements4	22
I/O Timing Requirements4	16
I2Cx Bus Data Requirements (Master Mode) 4	51
I2Cx Bus Data Requirements (Slave Mode)	
Input Capture x Requirements4	
Internal FRC Accuracy4	
Internal LPRC Accuracy4	
Internal RC Accuracy4	72
Load Conditions	
OCx/PWMx Mode Requirements	
Op Amp/Comparator Voltage Reference	
Settling Time Specifications4	57
Output Compare x Requirements	
PLL Clock	
QEI External Clock Requirements 4	
QEI Index Pulse Requirements4	
Quadrature Decoder Requirements	
Reset, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer Requirements	17
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x.	.,
SPI1 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements4	
SMP = 1) Requirements4	
SMP = 1) Requirements4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x,	41
SMP = 1) Requirements4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements4	41
SMP = 1) Requirements4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements4 SPI1 Master Mode (Half-Duplex, Transmit Only)	41 40
SMP = 1) Requirements4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements4	41 40 39
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, 4 SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4	41 40 39
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, 4 SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, 4	41 40 39 38
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4	41 40 39 38
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, 4 SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, 4	41 40 39 38 49
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4	41 40 39 38 49
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, SMP = 1, SMP = 1) 4	41 40 39 38 49 47
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4	41 40 39 38 49 47
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4	41 40 39 38 49 47 43
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4	41 40 39 38 49 47 43 45
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4	41 40 39 38 49 47 43 45 //P
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM = 1) Requirements 4	41 40 39 38 49 47 43 45 //P
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM 5	41 40 39 38 49 47 43 45 45 45 45
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM = 1) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SM = 1) Requirements 4	41 40 39 38 49 47 43 45 45 45 45
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM = 1) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SM = 1) Requirements 4	41 40 39 38 49 47 43 45 AP 29 28
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM = 1) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI2 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4	41 40 39 38 49 47 43 45 AP 29 28 28 27
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 8 Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SM = 1) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements 4 SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements 4 SPI2 Maximum Data/Clock Rate Summary 4 SPI2 Maximum Data/Clock Rate Summary 4 SPI2 Slave Mode (Full-Duplex, CKE = 0, 4	 41 40 39 38 49 47 43 45 47 29 28 27 26
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 8 Requirements 4 SP11 Maximum Data/Clock Rate Summary 4 SP11 Maximum Data/Clock Rate Summary 4 SP11 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Half-Duplex, Transmit Only) Requirements 4 SP12 Maximum Data/Clock Rate Summary 4 SP12 Maximum Data/Clock Rate Summary 4 SP12 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4	 41 40 39 38 49 47 43 45 49 28 27 26 37
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements 4 SPI2 Maximum Data/Clock Rate Summary 4 SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4	 41 40 39 38 49 47 43 45 49 28 27 26 37 4P
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SP11 Maximum Data/Clock Rate Summary 4 SP11 Maximum Data/Clock Rate Summary 4 SP11 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SM = 1) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SP12 Slave Mode (Full-Dup	 41 40 39 38 49 47 43 45 49 28 27 26 37 4P
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) Requirements 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Maximum Data/Clock Rate Summary 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SPI1 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 0, CKP = x, SMP = 1) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI2 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI2 Master Mode (Half-Duplex, Transmit Only) Requirements 4 SPI2 Maximum Data/Clock Rate Summary 4 SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SPI2 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4	 41 40 39 38 49 47 43 45 49 28 27 26 37 4P
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SP11 Maximum Data/Clock Rate Summary 4 SP11 Maximum Data/Clock Rate Summary 4 SP11 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SM = 1) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Half-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SP12 Slave Mode (Full-Dup	41 40 39 38 49 47 43 45 47 28 27 28 27 26 37 4P 35
SMP = 1) Requirements 4 SPI1 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SPI1 Master Mode (Half-Duplex, Transmit Only) 4 Requirements 4 SP11 Maximum Data/Clock Rate Summary 4 SP11 Maximum Data/Clock Rate Summary 4 SP11 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 1, CKP = 0, SMP = 0) Requirements 4 SP11 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SMP = 0) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Full-Duplex, CKE = 1, CKP = x, SMP = 1) Requirements 4 SP12 Master Mode (Half-Duplex, Transmit Only) Requirements 4 SP12 Maximum Data/Clock Rate Summary 4 SP12 Slave Mode (Full-Duplex, CKE = 0, CKP = 0, SMP = 0) Requirements 4 SP12 Slave Mode (Full-Duplex, CKE = 0, CKP = 1, SM = 0) Requirements 4 SP12 Slave Mode (Full-Duplex, CKE = 1, CKP = 1, SM = 0) Requirements 4	41 40 39 38 49 47 43 45 47 43 45 28 27 26 37 4P 35 31

Timer1 External Clock Requirements	418
Timer2/Timer4 External Clock Requirements	419
Timer3/Timer5 External Clock Requirements	
UARTx I/O Requirements	454
ADC	
Control Registers	
Helpful Tips	
Key Features	321
Resources	
Arithmetic Logic Unit (ALU)	44
Assembler	
MPASM Assembler	398
В	
—	
Bit-Reversed Addressing	
Example	
Implementation	
Sequence Table (16-Entry)	116
Block Diagrams	
Data Access from Program Space	447
Address Generation	
16-Bit Timer1 Module	
ADC Conversion Clock Period	323
ADC with Connection Options for ANx Pins	
and Op Amps	
Arbiter Architecture	
BEMF Voltage Measurement Using ADC	
Boost Converter Implementation	
CALL Stack Frame	
Comparator (Module 4)	
Connections for On-Chip Voltage Regulator	
CPU Core	
CRC Module	
CRC Shift Engine	
CTMU Module	
Digital Filter Interconnect	
DMA Controller DMA Controller Module	
dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/5	
and PIC24EPXXXGP/MC20X	
ECAN Module	
EDS Read Address Generation	
EDS Write Address Generation	
Example of MCLR Pin Connections	
High-Speed PWMx Architectural Overview	
High-Speed PWMx Register Interconnection	
I2Cx Module	
Input Capture x	
Interleaved PFC	
Multiphase Synchronous Buck Converter	
Multiplexing Remappable Output for RPn	
Op Amp Configuration A	
Op Amp Configuration B	
Op Amp/Comparator Voltage Reference Module	
Op Amp/Comparator x (Modules 1, 2, 3)	
Oscillator System	
Output Compare x Module	
PLL	
Programmer's Model	
PTG Module	
Quadrature Encoder Interface	
Recommended Minimum Connection	

Remappable Input for U1RX	
Reset System	123
Shared Port Structure	
Single-Phase Synchronous Buck Converter	
SPIx Module	
Suggested Oscillator Circuit Placement	31
Type B Timer (Timer2 and Timer4)	
Type B/Type C Timer Pair (32-Bit Timer)	
Type C Timer (Timer3 and Timer5)	
UARTx Module	
User-Programmable Blanking Function	
Watchdog Timer (WDT)	
Brown-out Reset (BOR)	

С

C Compilers	
MPLAB XC Compilers	
Charge Time Measurement Unit. See CTMU.	
Code Examples	
IC1 Connection to QEI1 Input on	
Pin 43 of dsPIC33EPXXXMC206	
Port Write/Read	
PWMx Write-Protected Register	
Unlock Sequence	
PWRSAV Instruction Syntax	
Code Protection	
CodeGuard Security	379, 386
Configuration Bits	
Description	
Configuration Byte Register Map	
Configuring Analog and Digital Port Pins	
CPU	
Addressing Modes	
Clocking System Options	
Fast RC (FRC) Oscillator	
FRC Oscillator with PLL	
FRC Oscillator with Postscaler	
Low-Power RC (LPRC) Oscillator	
Primary (XT, HS, EC) Oscillator	
Primary Oscillator with PLL	
Control Registers	
Data Space Addressing	
Instruction Set	
Resources	
CTMU	
Control Registers	
Resources	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	

D

Data Address Space	51
Memory Map for dsPIC33EP128MC20X/50X,	
dsPIC33EP128GP50X Devices	54
Memory Map for dsPIC33EP256MC20X/50X,	
dsPIC33EP256GP50X Devices	55
Memory Map for dsPIC33EP32MC20X/50X,	
dsPIC33EP32GP50X Devices	52
Memory Map for dsPIC33EP512MC20X/50X,	
dsPIC33EP512GP50X Devices	56
Memory Map for dsPIC33EP64MC20X/50X,	
dsPIC33EP64GP50X Devices	53
Memory Map for PIC24EP128GP/MC20X/50X	
Devices	59

Memory Map for PIC24EP256GP/MC20X/50X	
Devices	60
Memory Map for PIC24EP32GP/MC20X/50X	
Devices	57
Memory Map for PIC24EP512GP/MC20X/50X	57
	~ ~
Devices	61
Memory Map for PIC24EP64GP/MC20X/50X	
Devices	58
Near Data Space	51
Organization, Alignment	51
SFR Space	
Width	
Data Memory	51
	440
Arbitration and Bus Master Priority	. 110
Data Space	
Extended X	. 109
Paged Memory Scheme	. 105
DC and AC Characteristics	
Graphs	475
DC Characteristics	
BOR	111
CTMU Current Source Requirements	
Doze Current (IDOZE) 407	
High Temperature	
I/O Pin Input Specifications	. 408
I/O Pin Output Specifications	470
Idle Current (IIDLE)	
Op Amp/Comparator Requirements	
Op Amp/Comparator Voltage Reference	. 100
	457
Requirements	
Operating Current (IDD) 404	
Operating MIPS vs. Voltage 402	
Power-Down Current (IPD) 406	, 469
Program Memory	. 412
Temperature and Voltage	. 468
Temperature and Voltage Specifications	
Thermal Operating Conditions	
Watchdog Timer Delta Current	
	. 407
Demo/Development Boards, Evaluation and	400
Starter Kits	
Development Support	
Third-Party Tools	. 400
DMA Controller	
Channel to Peripheral Associations	. 140
Control Registers	
DMAxCNT	
DMAxCON	
DMAxREQ	
DMAxSTA	
DMAxSTB	
Resources	
Supported Peripherals	. 139
Doze Mode	
DSP Engine	
g	++
E	

Ε

310
311
311
312
312
313
313

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

ECAN Module	
Control Registers	
Modes of Operation	
Overview	
Resources	
Electrical Characteristics	401
AC	413, 471
Enhanced CAN (ECAN) Module	
Equations	
Device Operating Frequency	154
FPLLO Calculation	
Fvco Calculation	154
Errata	23

F

Filter Capacitor (CEFC) Specifications	403
Flash Program Memory	119
Control Registers	120
Programming Operations	120
Resources	120
RTSP Operation	120
Table Instructions	119
Flexible Configuration	

G

	0
Application Examples	2
Basic Connection Requirements2	29
CPU Logic Filter Capacitor Connection (VCAP)	60
Decoupling Capacitors 2	29
External Oscillator Pins3	51
ICSP Pins	51
Master Clear (MCLR) Pin 3	60
Oscillator Value Conditions on Start-up	52
Unused I/Os 3	2

Н

High-Speed PWM	225
Control Registers	
Faults	225
Resources	229
High-Temperature Electrical Characteristics	
Absolute Maximum Ratings	

I

379, 386
214
112
113
112
113
113

Instruction Set	
Overview	390
Summary	387
Symbols Used in Opcode Descriptions	388
Inter-Integrated Circuit (I ² C)	273
Control Registers	276
Resources	275
Internal RC Oscillator	
Use with WDT	385
Internet Address	524
Interrupt Controller	
Control and Status Registers	131
INTCON1	131
INTCON2	131
INTCON3	131
INTCON4	131
INTTREG	131
Interrupt Vector Details	129
Interrupt Vector Table (IVT)	127
Reset Sequence	127
Resources	131

J

JTAG Boundary Scan Interface	379
JTAG Interface	386

Μ

Memory Maps	
Extended Data Space	109
Memory Organization	45
Resources	62
Microchip Internet Web Site	524
Modulo Addressing	114
Applicability	115
Operation Example	114
Start and End Address	114
W Address Register Selection	114
MPLAB Assembler, Linker, Librarian	398
MPLAB ICD 3 In-Circuit Debugger	399
MPLAB PM3 Device Programmer	399
MPLAB REAL ICE In-Circuit Emulator System	399
MPLAB X Integrated Development	
Environment Software	397
MPLAB X SIM Software Simulator	399
MPLIB Object Librarian	398
MPLINK Object Linker	398

0

Op Amp	
Application Considerations	358
Configuration A	358
Configuration B	359
Op Amp/Comparator	355
Control Registers	360
Resources	359
Open-Drain Configuration	174
Oscillator	
Control Registers	156
Resources	155
Output Compare	219
Control Registers	221
Resources	220

Ρ

Packaging	
Details	
Marking	
Peripheral Module Disable (PMD)	
Peripheral Pin Select (PPS)	
Available Peripherals	175
Available Pins	175
Control	
Control Registers	
Input Mapping	
Output Selection for Remappable Pins	
Pin Selection for Selectable Input Sources	
Selectable Input Sources	
Peripheral Trigger Generator (PTG) Module	
PICkit 3 In-Circuit Debugger/Programmer	
Pinout I/O Descriptions (table)	
Power-Saving Features	
Clock Frequency	
Clock Switching	
Instruction-Based Modes	
Idle	
Interrupts Coincident with Power	
Save Instructions	
Sleep	
Resources	
Program Address Space	45
Construction	
Data Access from Program Memory Using	
Table Instructions	
Memory Map (dsPIC33EP128GP50X,	
dsPIC33EP128MC20X/50X,	
PIC24EP128GP/MC20X Devices)	47
Memory Map (dsPIC33EP256GP50X,	
dsPIC33EP256MC20X/50X,	
PIC24EP256GP/MC20X Devices)	
Memory Map (dsPIC33EP32GP50X,	
dsPIC33EP32MC20X/50X,	
PIC24EP32GP/MC20X Devices)	45
Memory Map (dsPIC33EP512GP50X,	
dsPIC33EP512MC20X/50X,	
PIC24EP512GP/MC20X Devices)	
Memory Map (dsPIC33EP64GP50X,	
dsPIC33EP64MC20X/50X,	
PIC24EP64GP/MC20X Devices)	
Table Read High Instructions	
TBLRDH	
Table Read Low Instructions (TBLRDL)	
Program Memory	
Organization	
Reset Vector	
Programmable CRC Generator	
Control Registers	
Overview	
Resources	
Programmer's Model	
Register Descriptions	
PTG	
Control Registers	
Introduction	
Output Descriptions	
Resources	
Step Commands and Format	

Q OFI

Control Registers	252
Resources	
Quadrature Encoder Interface (QEI)	

R

Register Maps	
ADC1	84
CPU Core (dsPIC33EPXXXMC20X/50X,	
dsPIC33EPXXXGP50X Devices)	63
CPU Core (PIC24EPXXXGP/MC20X Devices)	
CRC	
CTMU	
DMAC	
ECAN1 (When WIN (C1CTRL1) = 0 or 1)	
for dsPIC33EPXXXMC/GP50X Devices	85
ECAN1 (When WIN (C1CTRL1) = 0) for	
dsPIC33EPXXXMC/GP50X Devices	85
ECAN1 (WIN (C1CTRL1) = 1) for	00
dsPIC33EPXXXMC/GP50X Devices	86
I2C1 and I2C2	
Input Capture 1 through Input Capture 4	
	70
Interrupt Controller	60
(dsPIC33EPXXXGP50X Devices)	09
Interrupt Controller	74
(dsPIC33EPXXXMC20X Devices)	/1
Interrupt Controller	
(dsPIC33EPXXXMC50X Devices)	73
Interrupt Controller	
(PIC24EPXXXGP20X Devices)	66
Interrupt Controller	
(PIC24EPXXXMC20X Devices)	
JTAG Interface	97
NVM	
Op Amp/Comparator	97
Output Compare 1 through Output Compare 4	77
Peripheral Pin Select Input	
(dsPIC33EPXXXGP50X Devices)	91
Peripheral Pin Select Input	
(dsPIC33EPXXXMC20X Devices)	92
Peripheral Pin Select Input	
(dsPIC33EPXXXMC50X Devices)	91
Peripheral Pin Select Input	
(PIC24EPXXXGP20X Devices)	90
Peripheral Pin Select Input	
(PIC24EPXXXMC20X Devices)	90
Peripheral Pin Select Output	
(dsPIC33EPXXXGP/MC202/502,	
PIC24EPXXXGP/MC202 Devices)	88
Peripheral Pin Select Output	
(dsPIC33EPXXXGP/MC203/503,	
PIC24EPXXXGP/MC203 Devices)	88
Peripheral Pin Select Output	00
(dsPIC33EPXXXGP/MC204/504,	
PIC24EPXXXGP/MC204 Devices)	80
Peripheral Pin Select Output	03
(dsPIC33EPXXXGP/MC206/506, PIC24EPXXGP/MC206 Devices)	00
PMD (dsPIC33EPXXXGP50X Devices)	
PMD (dsPIC33EPXXXMC20X Devices)	
PMD (dsPIC33EPXXXMC50X Devices)	
PMD (PIC24EPXXXGP20X Devices)	94

dsPIC33EPXXXGP50X, dsPIC33EPXXXMC20X/50X AND PIC24EPXXXGP/MC20X

PMD (PIC24EPXXXMC20X Devices)	4
PORTA (PIC24EPXXXGP/MC202,	
dsPIC33EPXXXGP/MC202/502 Devices) 10	4
PORTA (PIC24EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 10	3
PORTA (PIC24EPXXXGP/MC204,	
dsPIC33EPXXXGP/MC204/504 Devices) 10	2
PORTA (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)	٥
PORTB (PIC24EPXXXGP/MC202,	3
dsPIC33EPXXXGP/MC202/502 Devices) 10	4
PORTB (PIC24EPXXXGP/MC203,	_
dsPIC33EPXXXGP/MC203/503 Devices) 10	3
PORTB (PIC24EPXXXGP/MC204,	
dsPIC33EPXXXGP/MC204/504 Devices) 10	2
PORTB (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)9	9
PORTC (PIC23EPXXXGP/MC203,	
dsPIC33EPXXXGP/MC203/503 Devices) 10	з
PORTC (PIC24EPXXXGP/MC204,	0
	~
dsPIC33EPXXXGP/MC204/504 Devices) 10	2
PORTC (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices)9	9
PORTD (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 10	0
PORTE (PIC24EPXXXGP/MC206,	
dsPIC33EPXXXGP/MC206/506 Devices) 10	0
PORTF (PIC24EPXXXGP/MC206,	Č
dsPIC33EPXXXGP/MC206/506 Devices) 10	^
	0
PORTG (PIC24EPXXXGP/MC206 and	
dsPIC33EPXXXGP/MC206/506 Devices) 10	
PTG7	8
PWM (dsPIC33EPXXXMC20X/50X,	
	9
PIC24EPXXXMC20X Devices)7	9
PIC24EPXXXMC20X Devices)7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X,	
PIC24EPXXXMC20X Devices)7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices)7	
PIC24EPXXXMC20X Devices)7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices)7 PWM Generator 2 (dsPIC33EPXXXMC20X/50X,	9
PIC24EPXXXMC20X Devices)7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices)7 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices)	9
PIC24EPXXXMC20X Devices)7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices)7 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, PIC24EPXXXMC20X Devices)	9 0
PIC24EPXXXMC20X Devices)	9 0
PIC24EPXXXMC20X Devices)	9 0 0
PIC24EPXXXMC20X Devices)	9 0 0
PIC24EPXXXMC20X Devices)	9 0 0
PIC24EPXXXMC20X Devices)	9 0 1 3
PIC24EPXXXMC20X Devices)	9 0 1 3 3
PIC24EPXXXMC20X Devices)	9 0 1 3 3 3
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 8 PUC4EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 8 QEI1 (dsPIC33EPXXXMC20X/50X, 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7	9 0 1 3 3 5
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 8 PUC4EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 8 QEI1 (dsPIC33EPXXXMC20X/50X, 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8	9 0 1 3 3 5
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 8 PUM Generator 3 (dsPIC33EPXXMC20X/50X, 8 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXMC20X/50X, 8 QEI1 (dsPIC33EPXXXMC20X/50X, 9 SPIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers 8	9 0 1 3 3 5 2
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 8 PUC4EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 8 QEI1 (dsPIC33EPXXXMC20X/50X, 9 SPIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 33	9 0 1 3 3 5 2
PIC24EPXXXMC20X Devices)	9 0 1 3 3 5 2 3
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 8 PUC4EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 8 QEI1 (dsPIC33EPXXXMC20X/50X, 9 SPIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 33	9 0 1 3 3 5 2 3
PIC24EPXXXMC20X Devices)	9 0 1 3 3 5 2 3 1
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 33 AD1CHS123 (ADC1 Input 33 AD1CON1 (ADC1 Control 1) 32	9 0 133352 3 15
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 33 AD1CHS123 (ADC1 Input 33 AD1CON1 (ADC1 Control 1) 32 AD1CON2 (ADC1 Control 2) 32	9 0 133352 3 157
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 33 AD1CHS123 (ADC1 Input 33 AD1CON1 (ADC1 Control 1) 32 AD1CON2 (ADC1 Control 2) 32 AD1CON3 (ADC1 Control 3) 32	9 0 133352 3 1579
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXMC20X Devices) 8 QEI1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXMC20X Devices) 8 QEI1 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 33 AD1CHS123 (ADC1 Input Channel 0 Select) 33 AD1CON1 (ADC1 Control 1) 32 AD1CON2 (ADC1 Control 2) 32 AD1CON3 (ADC1 Control 3) 32 AD1CON4 (ADC1 Control 4) 33	9 0 133352 3 15790
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXMC20X/50X, 7 PUC24EPXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) AD1CHS123 (ADC1 Input Channel 0 Select) 33 AD1CON1 (ADC1 Control 1) 32 AD1CON3 (ADC1 Control 2) 32 AD1CON3 (ADC1 Control 3) 32 AD1CON4 (ADC1 Control 4) 33 AD1COSH (ADC1 Input Scan Select High) 33	9 0 133352 3 157905
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXMC20X/50X, 7 PWM Generator 2 (dsPIC33EPXXMC20X/50X, 7 PWM Generator 2 (dsPIC33EPXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) 33 AD1CHS0 (ADC1 Input Channel 0 Select) 33 AD1CON1 (ADC1 Control 1) 32 32 AD1CON3 (ADC1 Control 2) 32 32 AD1CON3 (ADC1 Control 3) 32 33 AD1CON4 (ADC1 Control 4) 33 33 AD1COSE (ADC1 Input Scan Select High) 33 AD1CSSL (ADC1 Input Scan Select Low) 33	9 0 133352 3 1579056
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 7 PUC24EPXXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) AD1CHS123 (ADC1 Input 33 AD1CON1 (ADC1 Control 1) 32 AD1CON3 (ADC1 Control 2) 32 AD1CON4 (ADC1 Control 4) 33 AD1CSSH (ADC1 Input Scan Select High) 33 AD1CSSL (ADC1 Input Scan Select Low) 33 AD1CSSL (ADC1 Input Scan Select Low) 33	9 0 133352 3 15790568
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 7 PUC24EPXXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) AD1CN3 (ADC1 Control 1) 32 AD1CON1 (ADC1 Control 2) 32 AD1CON3 (ADC1 Control 3) 32 AD1CON3 (ADC1 Control 4) 33 AD1CON4 (ADC1 Control 3) 33 AD1COSL (ADC1 Input Scan Select High) 33 AD1CSL (ADC1 Input Scan Select Low) 33 AD1COSL (ADC1 Input Scan Select High) 33 AD1CSL (ADC1 Input Scan Select Low)	9 0 0 133352 3 157905687
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 7 PUC24EPXXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) AD1CHS123 (ADC1 Input 33 AD1CON1 (ADC1 Control 1) 32 AD1CON3 (ADC1 Control 2) 32 AD1CON4 (ADC1 Control 4) 33 AD1CSSH (ADC1 Input Scan Select High) 33 AD1CSSL (ADC1 Input Scan Select Low) 33 AD1CSSL (ADC1 Input Scan Select Low) 33	9 0 0 133352 3 157905687
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 7 PUC24EPXXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) AD1CN3 (ADC1 Control 1) 32 AD1CON1 (ADC1 Control 2) 32 AD1CON3 (ADC1 Control 3) 32 AD1CON3 (ADC1 Control 4) 33 AD1CON4 (ADC1 Control 3) 33 AD1COSL (ADC1 Input Scan Select High) 33 AD1CSL (ADC1 Input Scan Select Low) 33 AD1COSL (ADC1 Input Scan Select High) 33 AD1CSL (ADC1 Input Scan Select Low)	9 0 0 133352 3 1579056874
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 7 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 7 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) AD1CHS123 (ADC1 Input 33 Channel 1, 2, 3 Select) 33 AD1CON1 (ADC1 Control 1) 32 AD1CON3 (ADC1 Control 2) 32 AD1CON4 (ADC1 Control 3) 32 AD1CON4 (ADC1 Control 4) 33 AD1COSL (ADC1 Input Scan Select High) 33 AD1CSSL (ADC1 Input Scan Select Low) 33 AUXCONx (PWMx Auternate Dead-Time)	9 0 0 133352 3 15790568748
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) AD1CN1 (ADC1 Control 1) 32 AD1CON1 (ADC1 Control 2) 32 AD1CON2 (ADC1 Control 3) 32 AD1CON3 (ADC1 Control 4) 33 AD1CON4 (ADC1 Control 4) 33 AD1	9 0 0 133352 3 157905687484
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) AD1CN3 (ADC1 Control 1) 32 AD1CON1 (ADC1 Control 1) 32 AD1CON3 (ADC1 Control 2) 32 AD1CON3 (ADC1 Control 3) 32 AD1CON4 (ADC1 Control 4) 33 AD1CON3 (ADC1 Control 4) 33 AD1CON4 (ADC1 Control 4) 33 AD1CON4 (ADC1 Control 4) 33 AD1CON4 (ADC1 Control 4) 33 AD1	9 0 0 133352 3 1579056874840
PIC24EPXXXMC20X Devices) 7 PWM Generator 1 (dsPIC33EPXXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 7 PWM Generator 2 (dsPIC33EPXXXMC20X/50X, 7 PUC4EPXXXMC20X Devices) 8 PWM Generator 3 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 QEI1 (dsPIC33EPXXXMC20X/50X, 7 PIC24EPXXXMC20X Devices) 8 Reference Clock 9 SPI1 and SPI2 8 System Control 9 Time1 through Time5 7 UART1 and UART2 8 Registers AD1CHS0 (ADC1 Input Channel 0 Select) AD1CN1 (ADC1 Control 1) 32 AD1CON1 (ADC1 Control 2) 32 AD1CON2 (ADC1 Control 3) 32 AD1CON3 (ADC1 Control 4) 33 AD1CON4 (ADC1 Control 4) 33 AD1	9 0 0 133352 3 15790568748402

CMxMSKCON (Comparator x Mask	
Gating Control)	368
CMxMSKSRC (Comparator x Mask Source	
Select Control)	
CORCON (Core Control)	133
CRCCON1 (CRC Control 1)	
CRCCON2 (CRC Control 2)	
CRCXORH (CRC XOR Polynomial High)	
CRCXORL (CRC XOR Polynomial Low)	
CTMUCON1 (CTMU Control 1)	
CTMUCON2 (CTMU Control 2) CTMUICON (CTMU Current Control)	
CVRCON (Comparator Voltage	219
Reference Control)	371
CxBUFPNT1 (ECANx Filter 0-3	571
Buffer Pointer 1)	300
CxBUFPNT2 (ECANx Filter 4-7	500
Buffer Pointer 2)	301
CxBUFPNT3 (ECANx Filter 8-11	501
Buffer Pointer 3)	301
CxBUFPNT4 (ECANx Filter 12-15	501
Buffer Pointer 4)	302
CxCFG1 (ECANx Baud Rate Configuration 1)	
CxCFG2 (ECANx Baud Rate Configuration 2)	
CxCTRL1 (ECANx Control 1)	
CxCTRL2 (ECANx Control 2)	
CxEC (ECANx Transmit/Receive Error Count)	
CxFCTRL (ECANx FIFO Control)	293
CxFEN1 (ECANx Acceptance Filter Enable 1)	
CxFIFO (ECANx FIFO Status)	
CxFMSKSEL1 (ECANx Filter 7-0	
Mask Selection 1)	304
CxFMSKSEL2 (ECANx Filter 15-8	
Mask Selection 2)	305
CxINTE (ECANx Interrupt Enable)	297
CxINTF (ECANx Interrupt Flag)	295
CxRXFnEID (ECANx Acceptance Filter n	
Extended Identifier)	304
CxRXFnSID (ECANx Acceptance Filter n	
Standard Identifier)	
CxRXFUL1 (ECANx Receive Buffer Full 1)	
CxRXFUL2 (ECANx Receive Buffer Full 2)	307
CxRXMnEID (ECANx Acceptance Filter Mask n	
Extended Identifier)	306
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n	
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier)	
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive	306
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1)	306
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive	306 308
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2)	306 308
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX	306 308 308
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control)	306 308 308 308
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code)	306 308 308 309 292
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID)	306 308 308 309 292 383
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVREV (Device Revision)	306 308 308 309 292 383 383
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status)	306 308 308 309 292 383 383 150
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status)	306 308 308 309 292 383 383 150
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Ping-Pong Status) DMAPWC (DMA Peripheral Write	306 308 308 309 292 383 383 150 151
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Peripheral Write Collision Status)	306 308 309 292 383 383 150 151 148
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status)	306 308 309 292 383 383 150 151 148 149
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Ping-Pong Status) DMAPWC (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMAXCNT (DMA Channel x Transfer Count)	306 308 309 292 383 383 150 151 148 149 146
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Ping-Pong Status) DMAPPS (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMARQC (DMA Channel x Transfer Count)	306 308 309 292 383 383 150 151 148 149 146
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Ping-Pong Status) DMAPPS (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMARQC (DMA Channel x Transfer Count) DMAxCON (DMA Channel x Control)	306 308 309 292 383 383 150 151 148 149 146 142
Extended Identifier) CxRXMnSID (ECANx Acceptance Filter Mask n Standard Identifier) CxRXOVF1 (ECANx Receive Buffer Overflow 1) CxRXOVF2 (ECANx Receive Buffer Overflow 2) CxTRmnCON (ECANx TX/RX Buffer mn Control) CxVEC (ECANx Interrupt Code) DEVID (Device ID) DEVID (Device ID) DEVREV (Device Revision) DMALCA (DMA Last Channel Active Status) DMAPPS (DMA Ping-Pong Status) DMAPPS (DMA Peripheral Write Collision Status) DMARQC (DMA Request Collision Status) DMARQC (DMA Channel x Transfer Count)	306 308 309 292 383 383 150 151 148 149 146 142 146

DMAxSTAH (DMA Channel x	
Start Address A, High)	144
DMAxSTAL (DMA Channel x	
Start Address A, Low)	144
DMAxSTBH (DMA Channel x	
Start Address B, High)	145
DMAxSTBL (DMA Channel x	
Start Address B, Low)	145
DSADRH (DMA Most Recent RAM	4 4 7
High Address)	147
DSADRL (DMA Most Recent RAM	1 4 7
Low Address) DTRx (PWMx Dead-Time)	
FCLCONx (PWMx Fault Current-Limit Control)	
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	280
I2CxSTAT (I2Cx Status)	
ICxCON1 (Input Capture x Control 1)	
ICxCON2 (Input Capture x Control 2)	
INDX1CNTH (Index Counter 1 High Word)	
INDX1CNTL (Index Counter 1 Low Word)	259
INDX1HLD (Index Counter 1 Hold)	
INT1HLDH (Interval 1 Timer Hold High Word)	
INT1HLDL (Interval 1 Timer Hold Low Word)	
INT1TMRH (Interval 1 Timer High Word)	
INT1TMRL (Interval 1 Timer Low Word)	263
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	136
INTCON2 (Interrupt Control 3)	
INTCON4 (Interrupt Control 4)	
INTTREG (Interrupt Control and Status)	
IOCONx (PWMx I/O Control)	240
LEBCONx (PWMx Leading-Edge	- · -
Blanking Control)	245
Blanking Control) LEBDLYx (PWMx Leading-Edge	
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay)	246
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle)	246 234
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High)	246 234 122
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low)	246 234 122 122
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control)	246 234 122 122 121
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key)	246 234 122 122 121 122
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1)	246 234 122 122 121 122 221
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2)	246 234 122 122 121 122 221 223
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control)	246 234 122 122 121 122 221 223 156
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning)	246 234 122 122 121 122 221 223 156 161
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle)	246 234 122 122 121 221 223 156 161 237
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning)	246 234 122 121 121 221 223 156 161 237 237
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift)	246 234 122 121 122 221 223 156 161 237 237 237 237
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor)	246 234 122 121 122 221 223 156 161 237 237 237 160 166
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2)	246 234 122 121 122 221 223 156 161 237 237 237 160 166 168 169
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4)	246 234 122 121 122 221 223 156 161 237 237 237 160 166 168 169 169 169
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4)	246 234 122 121 122 221 223 156 161 237 237 160 166 168 169 169 170
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6)	246 234 122 121 122 221 223 156 161 237 160 166 168 169 169 170 171
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) PMD7 (Peripheral Module Disable Control 7) PMD7 (Peripheral Module Disable Control 7) PMD7 (Peripheral Module Disable Control 7)	246 234 122 121 122 221 223 156 161 237 160 166 168 169 169 170 171 258
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word)	246 234 122 121 122 221 223 156 161 161 160 166 168 169 169 170 171 258 258
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1LNTL (Position Counter 1 Hold)	246 234 122 121 122 221 223 156 161 237 160 160 168 169 169 170 171 258 258 258
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD6 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1LNTL (Position Counter 1 Hold) PTCON (PWMx Time Base Control)	246 234 122 121 122 221 223 156 161 237 160 160 168 169 169 170 171 258 258 258
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory Address Low) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 3) PMD7 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1CNTL (Position Counter 1 Hold) PTCON (PWMx Time Base Control)	246 234 122 121 122 221 223 156 161 237 160 160 168 169 169 170 171 258 258 230
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCCON (Oscillator Control) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PLLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 3) PMD5 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1HLD (Position Counter 1 Hold) PTCON (PWMx Time Base Control)	246 234 122 121 122 221 223 156 161 237 160 166 168 169 169 171 258 258 258 230 232
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCTUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1CNTL (Position Counter 1 Hold) PTCON2 (PWMx Time Base Control) PTCON2 (PWMx Primary Master Clock Divider Select 2) PTGADJ (PTG Adjust)	246 234 122 121 122 221 223 156 161 237 237 160 166 168 169 169 169 169 170 171 258 258 258 230 232 348
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCCUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 3) PMD7 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1CNTL (Position Counter 1 Hold) PTCON (PWMx Time Base Control) PTGADJ (PTG Adjust) PTGBTE (PTG Broadcast Trigger Enable)	246 234 122 121 122 221 223 156 161 237 160 160 160 168 169 169 170 171 258 258 258 230 232 348 343
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCCUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 2) PMD3 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1CNTL (Position Counter 1 Hold) PTCON2 (PWMx Time Base Control) PTCON2 (PWMx Primary Master Clock Divider Select 2) PTGADJ (PTG Adjust) PTGBTE (PTG Broadcast Trigger Enable) PTGCOLIM (PTG Counter 0 Limit)	246 234 122 121 122 221 223 156 161 237 237 237 160 166 168 169 169 169 169 170 258 258 258 258 230 232 348 343 346
Blanking Control) LEBDLYx (PWMx Leading-Edge Blanking Delay) MDC (PWMx Master Duty Cycle) NVMADRH (Nonvolatile Memory Address High) NVMADRL (Nonvolatile Memory Address Low) NVMCON (Nonvolatile Memory (NVM) Control) NVMKEY (Nonvolatile Memory Key) OCxCON1 (Output Compare x Control 1) OCxCON2 (Output Compare x Control 2) OSCCON (Oscillator Control) OSCCON (Oscillator Control) OSCCUN (FRC Oscillator Tuning) PDCx (PWMx Generator Duty Cycle) PHASEx (PWMx Primary Phase-Shift) PHLFBD (PLL Feedback Divisor) PMD1 (Peripheral Module Disable Control 1) PMD2 (Peripheral Module Disable Control 3) PMD4 (Peripheral Module Disable Control 3) PMD7 (Peripheral Module Disable Control 4) PMD7 (Peripheral Module Disable Control 6) PMD7 (Peripheral Module Disable Control 7) POS1CNTH (Position Counter 1 High Word) POS1CNTL (Position Counter 1 Hold) PTCON (PWMx Time Base Control) PTGADJ (PTG Adjust) PTGBTE (PTG Broadcast Trigger Enable)	246 234 122 121 122 221 223 156 161 237 237 237 160 166 168 169 169 169 169 169 170 258 258 258 258 230 348 343 346 347

PTGCST (PTG Control/Status)	340
PTGHOLD (PTG Hold)	347
PTGL0 (PTG Literal 0)	
PTGQPTR (PTG Step Queue Pointer)	
PTGQUEx (PTG Step Queue x)	
PTGSDLIM (PTG Step Delay Limit)	
PTGT0LIM (PTG Timer0 Limit)	
PTGT1LIM (PTG Timer1 Limit)	345
PTPER (PWMx Primary Master Time	
Base Period)	233
PWMCONx (PWMx Control)	
QEI1CON (QEI1 Control)	252
QEI1GECH (QEI1 Greater Than or Equal	
Compare High Word)	262
QEI1GECL (QEI1 Greater Than or Equal	
Compare Low Word)	262
QEI1ICH (QEI1 Initialization/Capture	
High Word)	260
QEI1ICL (QEI1 Initialization/Capture	
Low Word)	260
QEI1IOC (QEI1 I/O Control)	254
QEI1LECH (QEI1 Less Than or Equal	004
Compare High Word)	261
QEI1LECL (QEI1 Less Than or Equal	061
Compare Low Word) QEI1STAT (QEI1 Status)	
RCON (Reset Control) REFOCON (Reference Oscillator Control)	
RPINR0 (Peripheral Pin Select Input 0)	
RPINR1 (Peripheral Pin Select Input 0)	
RPINR1 (Peripheral Pin Select Input 1)	
RPINR12 (Peripheral Pin Select Input 12)	
RPINR14 (Peripheral Pin Select Input 12)	
RPINR15 (Peripheral Pin Select Input 15)	
RPINR18 (Peripheral Pin Select Input 18)	
RPINR19 (Peripheral Pin Select Input 19)	
RPINR22 (Peripheral Pin Select Input 22)	
RPINR23 (Peripheral Pin Select Input 23)	
RPINR26 (Peripheral Pin Select Input 26)	
RPINR3 (Peripheral Pin Select Input 3)	
RPINR37 (Peripheral Pin Select Input 37)	
RPINR38 (Peripheral Pin Select Input 38)	
RPINR39 (Peripheral Pin Select Input 39)	
RPINR7 (Peripheral Pin Select Input 7)	
RPINR8 (Peripheral Pin Select Input 8)	
RPOR0 (Peripheral Pin Select Output 0)	
RPOR1 (Peripheral Pin Select Output 1)	
RPOR2 (Peripheral Pin Select Output 2)	198
RPOR3 (Peripheral Pin Select Output 3)	
RPOR4 (Peripheral Pin Select Output 4)	199
RPOR5 (Peripheral Pin Select Output 5)	199
RPOR6 (Peripheral Pin Select Output 6)	200
RPOR7 (Peripheral Pin Select Output 7)	200
RPOR8 (Peripheral Pin Select Output 8)	
RPOR9 (Peripheral Pin Select Output 9)	201
SEVTCMP (PWMx Primary Special	
Event Compare)	
SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	
SPIxSTAT (SPIx Status and Control)	
SR (CPU STATUS) 40,	
T1CON (Timer1 Centrel)	
T1CON (Timer1 Control)	205
TRGCONx (PWMx Trigger Control)	205 239
	205 239 242

TyCON (Timer3 and Timer5 Control)	
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	
VEL1CNT (Velocity Counter 1)	259
Resets	123
Brown-out Reset (BOR)	
Configuration Mismatch Reset (CM)	123
Illegal Condition Reset (IOPUWR)	123
Illegal Opcode	123
Security	
Uninitialized W Register	123
Master Clear (MCLR) Pin Reset	123
Power-on Reset (POR)	
RESET Instruction (SWR)	
Resources	
Trap Conflict Reset (TRAPR)	123
Watchdog Timer Time-out Reset (WDTO)	123
Resources Required for Digital PFC	32, 34
Revision History	

S

Serial Peripheral Interface (SPI) Software Stack Pointer (SSP)	
Special Features of the CPU	
SPI	
Control Registers	268
Helpful Tips	267
Resources	267

т

Temperature and Voltage Specifications
AC
Thermal Operating Conditions
Thermal Packaging Characteristics
Timer1
Control Register
Resources
Timer2/3 and Timer4/5
Control Registers
Resources
Timing Diagrams
10-Bit ADC Conversion (CHPS<1:0> = 01,
SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000,
SSRCG = 0)
10-Bit ADC Conversion (CHPS<1:0> = 01,
SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111,
SSRCG = 0, SAMC<4:0> = 00010)
12-Bit ADC Conversion (ASAM = 0,
SSRC<2:0> = 000, SSRCG = 0)
BOR and Master Clear Reset
ECANx I/O
External Clock414
High-Speed PWMx Fault422
High-Speed PWMx Module
I/O Characteristics
I2Cx Bus Data (Master Mode)450
I2Cx Bus Data (Slave Mode)
I2Cx Bus Start/Stop Bits (Master Mode)
I2Cx Bus Start/Stop Bits (Slave Mode)

Input Capture x (ICx)	. 420
OCx/PWMx	
Output Compare x (OCx)	. 421
QEA/QEB Input	. 424
QEI Module Index Pulse	. 425
SPI1 Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1)	. 441
SPI1 Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1)	. 440
SPI1 Master Mode (Half-Duplex, Transmit Only,	
CKE = 0)	. 438
SPI1 Master Mode (Half-Duplex, Transmit Only,	
CKE = 1)	. 439
SPI1 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0)	. 448
SPI1 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0)	. 446
SPI1 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0)	. 442
SPI1 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0)	. 444
SPI2 Master Mode (Full-Duplex, CKE = 0,	
CKP = x, SMP = 1)	. 429
SPI2 Master Mode (Full-Duplex, CKE = 1,	
CKP = x, SMP = 1)	. 428
SPI2 Master Mode (Half-Duplex, Transmit Only,	
CKE = 0)	426
SPI2 Master Mode (Half-Duplex, Transmit Only,	
CKE = 1)	. 427
SPI2 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 0, SMP = 0)	. 436
SPI2 Slave Mode (Full-Duplex, CKE = 0,	
CKP = 1, SMP = 0)	. 434
SPI2 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 0, SMP = 0)	. 430
SPI2 Slave Mode (Full-Duplex, CKE = 1,	
CKP = 1, SMP = 0)	
Timer1-Timer5 External Clock	
TimerQ (QEI Module) External Clock	
UARTx I/O	454

U

Universal Asynchronous Receiver	
Transmitter (UART)	. 281
Control Registers	. 283
Helpful Tips	. 282
Resources	. 282
User ID Words	. 384
V	
Voltage Regulator (On-Chip)	. 384

w

Watchdog Timer (WDT)	379, 385
Programming Considerations	385
WWW Address	524
WWW, On-Line Support	23

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Tradema Architecture — Flash Memory Fam Program Memory S Product Group — Pin Count — Tape and Reel Flag Temperature Range Package Pattern	rk ily ize (Kb (if app	oyte)		Examples: dsPIC33EP64MC504-I/PT: dsPIC33, Enhanced Performance, 64-Kbyte Program Memory, Motor Control, 44-Pin, Industrial Temperature, TQFP package.
Architecture:	33 24	= =	16-bit Digital Signal Controller 16-bit Microcontroller	
Flash Memory Family:	EP	=	Enhanced Performance	
Product Group:	GP MC	= =	General Purpose family Motor Control family	
Pin Count:	02 03 04 06	=	36-pin 44-pin	
Temperature Range:	l E	= =	-40°C to+85°C (Industrial) -40°C to+125°C (Extended)	
Package:	ML MR MV PT SO SP SS TL TL		Skinny Plastic Dual In-Line - (28-pin) 300 mil body (SPDIP) Plastic Shrink Small Outline - (28-pin) 5.30 mm body (SSOP) Very Thin Leadless Array - (36-pin) 5x5 mm body (VTLA)	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV == ISO/TS 16949 ==

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620773949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 16-bit Microcontrollers - MCU category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

MB90F036APMC-GSE1 MB90F342CASPMC-GSE1 MB90F345CESPMC-GE1 MB90F349CAPFR-GSE1 MB90F428GCPFR-GSE1 MB90F462APFM-GE1 MB90F462APMC-G-SNE1 MB90F497GPF-GE1 MB90F546GSPFR-GE1 MB90F947APFR-GS-SPE1 MB96F683RBPMC-GSAE1 R5F11BGEAFB#30 DF3026XBL25V S912ZVFP64F1VLL R4F24268NVRFQV R5F107DEGSP#X0 R5F11B7EANA#U0 R5F21172DSP#U0 MB90092PF-G-BNDE1 MB90F335APMC1-G-SPE1 MB90F342CASPFR-GS-N2E1 MB90F345CAPFR-GSE1 MB90F543GPF-GE1 MB90F546GSPF-GE1 MB90F568PMCR-GE1 MB90F594APFR-GE1 MB90F882ASPMC-GE1 MB96F387RSBPMC-GSE2 MB96F387RSBPMC-GS-N2E2 MB96F395RSAPMC-GSE2 MB96F623RBPMC1-GSE1 MB90F646RBPMC-GSE1 XE167F96F66LACFXUMA1 MB96F696RBPMC-GSAE1 MB90F5018RBPMC-GSE1 MB90F962SPMCR-GE1 MB90F867ASPFR-GE1 MB90F543GPF-G-FLE1 MB90F345CESPF-GE1 M30290FCHP#U3A R5F104AEASP#V0 R5F100BCANA#U0 R5F100BFANA#U0 S9S12H256J2VFVER R5F100ACASP#V0 R5F117BCGFP#30 M30626FJPGP#U5C R5F11AGGANB#20 R5F11B7CANA#U0 MB90F362TESPMCR-GN9E1