## FEATURES

- Frequency Range 10 MHz to 134 MHz
- Output Options:
- 5 outputs PL123-05
- 9 outputs PL123-09
- Zero input - output delay
- Optional Drive Strength:

Standard (8mA) PL123-05/-09
High (12mA) PL123-05H/-09H

- $3.3 \mathrm{~V}, \pm 10 \%$ operation
- Available in Commercial and Industrial temperature ranges
- Available in 16-Pin SOP or TSSOP (PL123-09), and 8-Pin SOP (PL123-05) packages


## Low Skew Zero Delay Buffer DESCRIPTION

The PL123-05/-09 (-05H/-09H for High Drive) are high performance, low skew, low jitter zero delay buffers designed to distribute high speed clocks. They have one (PL123-05) or two (PL123-09) low-skew output banks, of 4 outputs each, that are synchronized with the input. The PL123-09 allows control of the banks of outputs by using the S1 and S2 inputs as shown in the Selector Definition table on page 2.

The synchronization is established via CLKOUT feed back to the input of the PLL. Since the skew between the input and output is less than $\pm 100$ ps, the device acts as a zero delay buffer. The input output propagation delay can be advanced or delayed by adjusting the load on the CLKOUT pin.

These parts are not intended for 5V input-tolerant applications.

## BLOCK DIAGRAM



PIN DESCRIPTIONS

| Name | PL123-09 |  | PL123-05 | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | TSSOP-16L | SOP-16L | SOP-8L |  |  |
| REF[1] | 1 | 1 | 1 | 1 | Input reference frequency. |
| CLKA1 ${ }^{[2]}$ | 2 | 2 | 3 | 0 | Buffered clock output, Bank A |
| CLKA2 ${ }^{[2]}$ | 3 | 3 | 2 | 0 | Buffered clock output, Bank A |
| VDD | 4,13 | 4,13 | 6 | P | VDD connection |
| GND | 5,12 | 5,12 | 4 | P | GND connection |
| CLKB1 ${ }^{[2]}$ | 6 | 6 | - | 0 | Buffered clock output, Bank B |
| CLKB2 ${ }^{[2]}$ | 7 | 7 | - | 0 | Buffered clock output, Bank B |
| S2 ${ }^{[3]}$ | 8 | 8 | - | 1 | Selector input |
| S1 ${ }^{[3]}$ | 9 | 9 | - | 1 | Selector input |
| CLKB3 ${ }^{[2]}$ | 10 | 10 | - | 0 | Buffered clock output, Bank B |
| CLKB4 ${ }^{[2]}$ | 11 | 11 | - | 0 | Buffered clock output, Bank B |
| CLKA3 ${ }^{[2]}$ | 14 | 14 | 5 | 0 | Buffered clock output, Bank A |
| CLKA4[2] | 15 | 15 | 7 | 0 | Buffered clock output, Bank A |
| CLKOUT ${ }^{[2]}$ | 16 | 16 | 8 | 0 | Buffered clock output. Internal feedback on this pin. |

Notes: 1: Weak pull-down. 2: Weak pull-down on all outputs. 3: Weak Pull-Up on S1 and S2

## SELECTOR DEFINITION FOR PL123-09

| S2 | S1 | CLOCK A1-A4 <br> (Bank A) | CLOCK B1-B4 <br> (Bank B) | CLKOUT | Output Source | PLL Shutdown |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Three-state | Three-state | Driven | PLL | N |
| 0 | 1 | Driven | Three-state | Driven | PLL | N |
| 1 | 0 | Driven | Driven | Driven | Reference | Y |
| 1 | 1 | Driven | Driven | Driven | PLL | N |

## INPUT / OUTPUT SKEW CONTROL

The PL123-05/-09 will achieve Zero Delay from input to output when all the outputs are loaded equally. Adjustments to the input/output delay can be made by adding additional loading to the CLKOUT pin.
Please contact Micrel for more information.

## Low Skew Zero Delay Buffer

## LAYOUT RECOMMENDATIONS

The following guidelines are to assist you with a performance optimized PCB design:

## Signal Integrity and Termination Considerations

- Keep traces short!
- Trace = Inductor. With a capacitive load this equals ringing!
- Long trace $=$ Transmission Line. Without proper termination this will cause reflections ( looks like ringing ).
- Design long traces as "striplines" or "microstrips" with defined impedance.
- Match trace at one side to avoid reflections bouncing back and forth.


## Decoupling and Power Supply Considerations

- Place decoupling capacitors as close as possible to the VDD pin(s) to limit noise from the power supply
- Addition of a ferrite bead in series with VDD can help prevent noise from other board sources
- Value of decoupling capacitor is frequency dependant. Typical values to use are $0.1 \mu \mathrm{~F}$ for designs using frequencies $<50 \mathrm{MHz}$ and $0.01 \mu \mathrm{~F}$ for designs using frequencies $>50 \mathrm{MHz}$.


## Typical CMOS termination

## Place Series Resistor as close as possible to CMOS output

CMOS Output Buffer
( Typical buffer impedance $20 \Omega$ )

To CMOS Input


Connect a $33 \Omega$ series resistor at each of the output clocks to enhance the stability of the output signal

## Low Skew Zero Delay Buffer

## ABSOLUTE MAXIMUM CONDITIONS

Supply Voltage to Ground Potential
...... -0.5 V to 4.6 V
DC Input Voltage $\mathrm{V}_{\mathrm{Ss}}-0.5 \mathrm{~V}$ to 4.6 V
Storage Temperature $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

Junction Temperature
$150^{\circ} \mathrm{C}$
Static Discharge Voltage
(per MIL-STD-883, Method 3015).............> 2000V

## OPERATING CONDITIONS

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $V_{D D}$ | Supply Voltage | 3.0 | 3.6 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Commercial Operating Temperature (ambient temperature) | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
|  | Industrial Operating Temperature (ambient temperature) | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, below 100 MHz | - | 30 | pF |
|  | Load Capacitance, above 100 MHz | - | 10 | pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | - | 7 | pF |
| $\mathrm{t}_{P \mathrm{U}}$ | Power-up time for all $V_{\text {DDS }}$ to reach minimum specified voltage <br> (power ramps must be monotonic) | 0.05 | 250 | ms |

## ELECTRICAL CHARACTERISTICS

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input LOW Voltage |  | - | 0.8 | V |
| $\mathrm{V}_{\text {IH }}$ | Input HIGH Voltage |  | 2.5 | - | V |
| ILL | Input LOW Current | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ | - | 50 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current | $\mathrm{V}_{1 N}=\mathrm{V}_{\mathrm{DD}}$ | - | 100 | $\mu \mathrm{A}$ |
| VoL | Output LOW Voltage ${ }^{[4]}$ | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA} \end{aligned}$ | - | 0.4 | V |
| Vor | Output HIGH Voltage ${ }^{[4]}$ | $\begin{aligned} & l_{\mathrm{OH}}=-8 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=-12 \mathrm{~mA} \end{aligned}$ | 2.4 | - | V |
| $I_{\text {do }}$ | Supply Current (Unloaded Outputs) | 66.67 MHz with unloaded outputs Commercial Temp. | - | 32 | mA |
|  |  | 66.67 MHz with unloaded outputs Industrial Temp. | - | 45 | mA |

Notes: 4. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.

## SWITCHING CHARACTERISTICS ${ }^{[5]}$

| Parameter | Name | Test Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{1}$ | Output Frequency | 30-pF load | 10 | - | 100 | MHz |
|  |  | 10-pF load | 10 | - | 134 | MHz |
|  | Duty Cycle ${ }^{[4]}=\mathrm{t} 2 \div \mathrm{t} 1$ | Measured at 1.4V, Fout $=66.67 \mathrm{MHz}$ | 40 | 50 | 60 | \% |
|  | Duty Cycle ${ }^{[4]}=\mathrm{t} 2 \div \mathrm{t} 1$ | Measured at 1.4V, Fout < 50 MHz | 45 | 50 | 55 | \% |
| $t_{3}$ | Rise Time ${ }^{[4]}$ | Measured between 0.8 V and 2.0 V | - | - | 2.5 | ns |
|  | Rise Time ${ }^{[4]}$ (High Drive) | Measured between 0.8 V and 2.0 V | - | - | 1.5 | ns |
| $\mathrm{t}_{4}$ | Fall Time ${ }^{[4]}$ | Measured between 0.8 V and 2.0 V | - | - | 2.5 | ns |
|  | Fall Time ${ }^{[4]}$ (High Drive) | Measured between 0.8 V and 2.0 V | - | - | 1.5 | ns |
| $\mathrm{t}_{5}$ | Output to Output Skew | All outputs equally loaded | - | - | 250 | ps |
| $\mathrm{t}_{6} \mathrm{~A}$ | Delay, REF Rising Edge to CLKOUT Rising Edge ${ }^{[4]}$ | Measured at VDD/2 | - | 0 | $\pm 350$ | ps |
| $\mathrm{t}_{6 \mathrm{~B}}$ | Delay, REF Rising Edge to CLKOUT Rising Edge ${ }^{[4]}$ | Measured at VDD/2. Measured in PLL bypass mode, PL123-09 only. | 1 | 5 | 8.5 | ns |
| $\mathrm{t}_{7}$ | Device to Device Skew ${ }^{[4]}$ | Measured at VDD/2 on the CLKOUT pin | - | 0 | 700 | ps |
| $\mathrm{t}_{8}$ | Output Slew Rate ${ }^{[4]}$ | Measured between 0.8 V and 2.0 V using Test Circuit \#2 | 1 | - | - | V/ns |
| $\mathrm{t}_{\mathrm{J}}$ | Cycle to Cycle Jitter ${ }^{[4]}$ | Measured at 66.67 MHz , loaded outputs | - | 75 | 200 | ps |
| tıock | PLL Lock Time ${ }^{[4]}$ | Stable power supply, valid clock presented on REF pin | - | - | 1 | ms |

## Notes:

4. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
5. All parameters are specified with loaded outputs.

## Low Skew Zero Delay Buffer

## SWITCHING WAVEFORMS

Duty Cycle Timing


All Outputs Rise/Fall Time


Output-Output Skew


Input-Output Propagation Delay

INPUT

OUTPUT


Device-Device Skew


## Low Skew Zero Delay Buffer

## TEST CIRCUITS



## PACKAGE DRAWINGS (GREEN PACKAGE COMPLIANT)

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SOP-16L and TSSOP-16L ( mm ) |  |  |  |  |
|  | SOP |  | TSSOP |  |
| Symbol | Min. | Max. | Min. | Max. |
| A | 1.35 | 1.75 | - | 1.20 |
| A1 | 0.10 | 0.25 | 0.05 | 0.15 |
| B | 0.33 | 0.51 | 0.19 | 0.30 |
| C | 0.19 | 0.25 | 0.09 | 0.20 |
| D | 9.80 | 10.00 | 4.90 | 5.10 |
| E | 3.80 | 4.00 | 4.30 | 4.50 |
| H | 5.80 | 6.20 | 6.40 | BSC |
| L | 0.40 | 1.27 | 0.45 | 0.75 |
| e | 1.27 | BSC | 0.65 | BSC |



SOP 8L

| Symbol | Dimension in MM |  |
| :---: | :---: | :---: |
|  | Min. | Max. |
| A | 1.35 | 1.75 |
| A1 | 0.10 | 0.25 |
| A2 | 1.25 | 1.50 |
| B | 0.33 | 0.53 |
| C | 0.19 | 0.27 |
| D | 4.80 | 5.00 |
| E | 3.80 | 4.00 |
| H | 5.80 | 6.20 |
| L | 0.40 | 0.89 |
| e | 1.27 BSC |  |



ORDERING INFORMATION
For part ordering, please contact our Sales Department:
2180 Fortune Drive, San Jose, CA 95131, USA
Tel: (408) 944-0800 Fax: (408) 474-1000
PART NUMBER
The order number for this device is a combination of the following:
Part number, Package type and Operating temperature range


| Part/Order Number (Commercial) | Marking* (Commercial) | Part/Order Number (Industrial) | Marking* (Industrial) | Package Option |
| :---: | :---: | :---: | :---: | :---: |
| PL123-05SC | $\begin{aligned} & \text { P12305 } \\ & \text { SC } \\ & \text { LLLLL } \end{aligned}$ | PL123-05SI | $\begin{aligned} & \text { P12305 } \\ & \text { SI } \\ & \text { LLLLL } \end{aligned}$ | 8-Pin SOP Tube |
| PL123-05SC-R |  | PL123-05SI-R |  | $\begin{aligned} & \text { 8-Pin SOP (Tape } \\ & \text { and Reel) } \end{aligned}$ |
| PL123-05HSC | $\begin{aligned} & \text { P12305H } \\ & \text { SC } \\ & \text { LLLLL } \end{aligned}$ | PL123-05HSI | $\begin{aligned} & \text { P12305H } \\ & \text { SI } \\ & \text { LLLLL } \end{aligned}$ | 8-Pin SOP Tube |
| PL123-05HSC-R |  | PL123-05HSI-R |  | $\begin{aligned} & \text { 8-Pin SOP (Tape } \\ & \text { and Reel) } \\ & \hline \end{aligned}$ |
| PL123-090C | $\begin{aligned} & \text { P12309 } \\ & \text { OC } \\ & \text { LLLLL } \end{aligned}$ | PL123-090I | $\begin{aligned} & \text { P12309 } \\ & \text { OI } \\ & \text { LLLLL } \end{aligned}$ | $\begin{aligned} & \text { 16-Pin TSSOP } \\ & \text { Tube } \end{aligned}$ |
| PL123-090C-R |  | PL123-090I-R |  | $\begin{aligned} & \text { 16-Pin TSSOP } \\ & \text { (Tape and Reel) } \end{aligned}$ |
| PL123-09HOC | $\begin{aligned} & \text { P12309H } \\ & \text { OC } \\ & \text { LLLLL } \end{aligned}$ | PL123-09HOI | $\begin{aligned} & \text { P12309H } \\ & \text { OI } \\ & \text { LLLLL } \end{aligned}$ | $\begin{aligned} & \text { 16-Pin TSSOP } \\ & \text { Tube } \end{aligned}$ |
| PL123-09HOC-R |  | PL123-09HOI-R |  | $\begin{aligned} & \text { 16-Pin TSSOP } \\ & \text { (Tape and Reel) } \end{aligned}$ |
| PL123-09SC | $\begin{aligned} & \text { P12309 } \\ & \text { SC } \\ & \text { LLLLL } \end{aligned}$ | PL123-09SI | P12309 <br> SI LLLLL | 16-Pin SOP Tube |
| PL123-09SC-R |  | PL123-09SI-R |  | $\begin{aligned} & \text { 16-Pin SOP (Tape } \\ & \text { and Reel) } \end{aligned}$ |
| PL123-09HSC | $\begin{aligned} & \text { P12309H } \\ & \text { SC } \\ & \text { LLLLL } \end{aligned}$ | PL123-09HSI | $\begin{aligned} & \text { P12309H } \\ & \text { SI } \\ & \text { LLLLL } \end{aligned}$ | 16-Pin SOP Tube |
| PL123-09HSC-R |  | PL123-09HSI-R |  | ```16-Pin SOP (Tape and Reel)``` |

*Note: LLLLL designates lot number

Micrel Inc., reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Mic rel is believed to be accurate and reliable. However, Micrel makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.
LIFE SUPPORT POLICY: Micrel's products are not authorized for use as critical components in life support devices or syste ms without the express written approval of the President of Micrel Inc.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Buffer category:
Click to view products by Microchip manufacturer:
Other Similar products are found below :
MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX ZL40226LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R CDCV304PWG4 MC10LVEP11DG MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1 NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2 ADCLK905BCPZ-R7 ADCLK905BCPZ-WP

