

PM4323

OCTLIU LT

Device Telecom Standard Product

Data Sheet

Proprietary and Confidential Released Issue No. 5: April 2008



Legal Information

Copyright

Copyright 2008 PMC-Sierra, Inc. All rights reserved.

The information in this document is proprietary and confidential to PMC-Sierra, Inc., and for its customers' internal use. In any event, no part of this document may be reproduced or redistributed in any form without the express written consent of PMC-Sierra, Inc.

PMC-2021612 (R5)

Disclaimer

None of the information contained in this document constitutes an express or implied warranty by PMC-Sierra, Inc. as to the sufficiency, fitness or suitability for a particular purpose of any such information or the fitness, or suitability for a particular purpose, merchantability, performance, compatibility with other parts or systems, of any of the products of PMC-Sierra, Inc., or any portion thereof, referred to in this document. PMC-Sierra, Inc. expressly disclaims all representations and warranties of any kind regarding the contents or use of the information, including, but not limited to, express and implied warranties of accuracy, completeness, merchantability, fitness for a particular use, or non-infringement.

In no event will PMC-Sierra, Inc. be liable for any direct, indirect, special, incidental or consequential damages, including, but not limited to, lost profits, lost business or lost data resulting from any use of or reliance upon the information, whether or not PMC-Sierra, Inc. has been advised of the possibility of such damage.

Trademarks

Product and company names mentioned herein may be the trademarks of their respective owners.

Patents

Granted

The technology discussed in this document is protected by one or more of the following patent grants:

U.S. Patent No. 5973977, 6584521, 6774693 and 6438162. Canadian Patent No. 2242152, 2260606. Other relevant patent grants may also exist.



Contacting PMC-Sierra

PMC-Sierra 100-2700 Production Way Burnaby, BC Canada V5A 4X1

Tel: +1 (604) 415-6000 Fax: +1 (604) 415-6200

Document Information: document@pmc-sierra.com
Corporate Information: info@pmc-sierra.com
Technical Support: apps@pmc-sierra.com
Web Site: http://www.pmc-sierra.com



Revision History

Issue No.	Issue Date	Details of Change
5	April 2008	Added new patent information (PREP#12818, 12605, 15094)
		Updated SBI Add bus pin definition (PREP#13419)
4	November 2005	Updated ordering information including ROHS compliant device details.
3	June 2003	Changes for Production Release.
2	February 2003	Changes for design planning.
1	August 2002	Preview document created.



Table of Contents

Leg	al Infor	mation	2
	Copyri	ght	2
	Disclai	mer	2
	Trader	narks	2
	Patent	s 2	
Cor	ntacting	PMC-Sierra	3
Rev	ision H	listory	4
		ontents	
List	of Reg	isters	8
List	of Figu	ıres	13
List	of Tabl	es	15
1	Featur	es	17
	1.1	Each Receiver Section	17
	1.2	Each Transmitter Section	18
2	Applica	ations	20
3	Refere	nces	21
4	Applica	ation Examples	23
5	Block I	Diagram	25
6	Descri	ption	26
7	Pin Dia	agram	27
8	Pin De	scription	28
9	Function	onal Description	48
	9.1	Octants	48
	9.2	Receive Interface	48
	9.3	Clock and Data Recovery (CDRC)	48
	9.4	Receive Jitter Attenuator (RJAT)	50
	9.5	T1 Inband Loopback Code Detector (IBCD)	51
	9.6	T1 Pulse Density Violation Detector (PDVD)	51
	9.7	Performance Monitor Counters (PMON)	51
	9.8	Pseudo Random Binary Sequence Generation and Detection (PRB	S)51
	9.9	T1 Inband Loopback Code Generator (XIBC)	52
	9.10	Pulse Density Enforcer (XPDE)	52
	9.11	Transmit Jitter Attenuator (TJAT)	52
	9.12	Line Transmitter	57



	9.13	Timing Options (TOPS)	57
	9.14	External Analogue Interface Circuits	58
	9.15	Scaleable Bandwidth Interconnect Transport (SBI TR) Interface	59
	9.16	Scaleable Bandwidth Interconnect (SBI) Interface	59
	9.17	SBI Extractor and PISO	
	9.18	SBI Inserter and SIPO	
	9.19	Serial PROM Interface	
	9.20	JTAG Test Access Port	
	9.21	Microprocessor Interface	
10	Norma	al Mode Register Description	
	10.1	Normal Mode Register Memory Map	
11	Test F	eatures Description	215
	11.1	JTAG Test Port	215
12	Opera	tion	218
	12.1	Configuring the OCTLIU LT from Reset	218
	12.2	Servicing Interrupts	218
	12.3	Using the Performance Monitoring Features	219
	12.4	Using the Transmit Line Pulse Generator	219
	12.5	Using the Line Receiver	241
	12.6	Using the PRBS Generator and Detector	248
	12.7	Loopback Modes	249
	12.8	Initialization of the RJAT and TJAT	250
	12.9	Initialization of the RJAT and TJAT for Low Latency Applications	250
	12.10	JTAG Support	252
13	Functi	onal Timing	259
	13.1	SBI TR Interface Timing	259
	13.2	SBI Bus Interface Timing	260
	13.3	Line Code Violation Insertion	261
	13.4	Alarm Interface	264
14	Absolu	ute Maximum Ratings	265
15	D.C. C	Characteristics	266
16	Microp	processor Interface Timing Characteristics	269
17	OCTL	IU LT Timing Characteristics	273
	17.1	RSTB Timing (Figure 32)	273
	17.2	XCLK Input Timing (Figure 33)	273
	17.3	Transmit Serial Interface (Figure 34)	274

PM4323 OCTLIU LT Device ASSP Telecom Standard Product Data Sheet Released



17.4	Receive Serial Interface (Figure 35)	274
17.5	SBI TR Interface (Figure 36 to Figure 39)	276
17.6	SBI Interface (Figure 40 to Figure 42)	278
17.7	Serial PROM (SPI) Interface (Figure 43)	280
17.8	Alarm Interface (Figure 44)	281
17.9	JTAG Port Interface (Figure 45)	281
18 Orde	ring and Thermal Information	284
19 Mech	nanical Information	286
Notes	287	



List of Registers

Register 000H: Reset / Revision ID / Device ID	72
Register 001H: Global Configuration / Clock Monitor	73
Register 002H: Master Interrupt Source #1	75
Register 003H: Master Interrupt Source #2	76
Register 004H: Master Test Control #1	
Register 005H: Master Test Control #2	78
Register 006H: CSU Configuration	79
Register 008H, 088H, 108H, 188H, 208H, 288H, 308H, 388H: Receive Line Interface Configuration #1	81
Register 009H, 089H, 109H, 189H, 209H, 289H, 309H, 389H: Receive Line Interface Configuration #2	84
Register 00AH, 08AH, 10AH, 18AH, 20AH, 28AH, 30AH, 38AH: Transmit Line Interface Configuration	86
Register 00BH, 08BH, 10BH, 18BH, 20BH, 28BH, 30BH, 38BH: Transmit Timing Options / Clock Monitor / Pulse Template Selection	88
Register 00CH, 08CH, 10CH, 18CH, 20CH, 28CH, 30CH, 38CH: Line Interface Interrupt Source #1 / PMON Update	90
Register 00DH, 08DH, 10DH, 18DH, 20DH, 28DH, 30DH, 38DH: Line Interface Interrupt Source #2	91
Register 00EH, 08EH, 10EH, 18EH, 20EH, 28EH, 30EH, 38EH: Line Interface Diagnostics	92
Register 00FH, 08FH, 10FH, 18FH, 20FH, 28FH, 30FH, 38FH: Line Interface PRBS Position	94
Register 310H: INSBI TR Control	95
Register 313H - 31AH: INSBI TR Page A Octant to Link Mapping #1 - #8	97
Register 31BH - 322H: INSBI TR Page B Octant to Link Mapping #1 - #8	98
Register 323H: INSBI TR Link Enable	99
Register 332H: INSBI TR Master Interrupt Status	100
Register 333H: INSBI TR Master Bus Control	101
Register 334H: INSBI TR Group 1 Global Disable #1	103
Register 335H: INSBI TR Group 1 Global Disable #2	104
Register 336H: INSBI TR Group 1 Global Disable #3	105
Register 337H: INSBI TR Group 1 Global Disable #4	106
Register 338H: INSBI TR Group 2 Global Disable #1	107
Register 339H: INSBI TR Group 2 Global Disable #2	108
Register 33AH: INSBI TR Group 2 Global Disable #3	109



Register 33BH: INSBI TR Group 2 Global Disable #4	110
Register 33CH: INSBI TR Group 3 Global Disable #1	111
Register 33DH: INSBI TR Group 3 Global Disable #2	112
Register 33EH: INSBI TR Group 3 Global Disable #3	113
Register 33FH: INSBI TR Group 3 Global Disable #4	114
Register 310H: INSBI Control	
Register 311H: INSBI FIFO Underrun Interrupt Status	
Register 312H: INSBI FIFO Overrun Interrupt Status	118
Register 313H – 31AH: INSBI Page A Octant to Tributary Mapping #1 - #8	119
Register 31BH – 322H: INSBI Page B Octant to Tributary Mapping #1 - #8	120
Register 323H: INSBI Link Enable	
Register 324H: INSBI Link Enable Busy	122
Register 325H – 32CH: INSBI Tributary Control #1 – #8	123
Register 32DH: INSBI Minimum Depth	
Register 32EH: INSBI FIFO Thresholds	125
Register 331H: INSBI Depth Check Interrupt Status	126
Register 332H: INSBI Master Interrupt Status	127
Register 390H: EXSBI TR Control	128
Register 391H: EXSBI TR PISO Underrun Interrupt Status	130
Register 392H: EXSBI TR PISO Overrun Interrupt Status	131
Register 393H: EXSBI TR Parity Error Interrupt Reason	132
Register 395H: EXSBI TR Master Interrupt Status	133
Register 398H: EXSBI TR Link Enable	135
Register 39FH: EXSBI TR Link Overrun Autoreset	136
Register 3A0H – 3A7H: EXSBI TR Link Control #1 - #8	137
Register 3A8H – 3AFH: EXSBI TR Page A Octant to Link Mapping #1 - #8	138
Register 3B0H – 3B7H: EXSBI TR Page B Octant to Link Mapping #1 - #8	139
Register 3B8H – 3BFH: EXSBI TR PISO Depth/Minimum Depth #1 - #8	140
Register 390H: EXSBI Control	141
Register 391H: EXSBI FIFO Underrun Interrupt Status	143
Register 392H: EXSBI FIFO Overrun Interrupt Status	144
Register 393H: EXSBI Parity Error Interrupt Reason	145
Register 394H: EXSBI Depth Check Interrupt Status	146
Register 395H: EXSBI Master Interrupt Status	147
Register 396H: EXSBI Minimum Depth	149
Register 397H: EXSBI FIFO Thresholds	150



Register 398H: EXSBI Link Enable	151
Register 399H: EXSBI Link Enable Busy	152
Register 3A0H – 3A7H: EXSBI Tributary Control #1 – #8	153
Register 3A8H – 3AFH: EXSBI Page A Octant to Tributary Mapping #1 - #8	154
Register 3B0H to 3B7H: EXSBI Page B Octant to Tributary Mapping #1 - #8	155
Register 043H, 0C3H, 143H, 1C3H, 243H, 2C3H, 343H, 3C3H: T1 PDVD Interrupt Enable/Status	156
Register 045H, 0C5H, 145H, 1C5H, 245H, 2C5H, 345H, 3C5H: T1 XPDE Interrupt Enable/Status	157
Register 046H, 0C6H, 146H, 1C6H, 246H, 2C6H, 346H, 3C6H: T1 XIBC Control	159
Register 047H, 0C7H, 147H, 1C7H, 247H, 2C7H, 347H, 3C7H: T1 XIBC Loopback Code	160
Register 048H, 0C8H, 148H, 1C8H, 248H, 2C8H, 348H, 3C8H: RJAT Interrupt Status and FIFOMAP	161
Register 049H, 0C9H, 149H, 1C9H, 249H, 2C9H, 349H, 3C9H: RJAT Reference Clock Divisor (N1) Control	162
Register 04AH, 0CAH, 14AH, 1CAH, 24AH, 2CAH, 34AH, 3CAH: RJAT Output Clock Divisor (N2) Control	163
Register 04BH, 0CBH, 14BH, 1CBH, 24BH, 2CBH, 34BH, 3CBH: RJAT Configuration	164
Register 04CH, 0CCH, 14CH, 1CCH, 24CH, 2CCH, 34CH, 3CCH: TJAT Interrupt Status and FIFOMAP	166
Register 04DH, 0CDH, 14DH, 1CDH, 24DH, 2CDH, 34DH, 3CDH: TJAT Reference Clock Divisor (N1) Control	167
Register 04EH, 0CEH, 14EH, 1CEH, 24EH, 2CEH, 34EH, 3CEH: TJAT Output Clock Divisor (N2) Control	168
Register 04FH, 0CFH, 14FH, 1CFH, 24FH, 2CFH, 34FH, 3CFH: TJAT Configuration	169
Register 050H, 0D0H, 150H, 1D0H, 250H, 2D0H, 350H, 3D0H: IBCD Configuration	171
Register 051H, 0D1H, 151H, 1D1H, 251H, 2D1H, 351H, 3D1H: IBCD Interrupt Enable/Status	172
Register 052H, 0D2H, 152H, 1D2H, 252H, 2D2H, 352H, 3D2H: IBCD Activate Code	174
Register 053H, 0D3H, 153H, 1D3H, 253H, 2D3H, 353H, 3D3H: IBCD Deactivate Code	175
Register 054H, 0D4H, 154H, 1D4H, 254H, 2D4H, 354H, 3D4H: CDRC Configuration	176
Register 055H, 0D5H, 155H, 1D5H, 255H, 2D5H, 355H, 3D5H: CDRC Interrupt Control	178



Register 056H, 0D6H, 156H, 1D6H, 256H, 2D6H, 356H, 3D6H: CDRC Interrupt Status	179
Register 057H, 0D7H, 157H, 1D7H, 257H, 2D7H, 357H, 3D7H: CDRC Alternate Loss of Signal Status	180
Register 058H, 0D8H, 158H, 1D8H, 258H, 2D8H, 358H, 3D8H: PMON Interrupt Enable/Status	181
Register 05EH, 0DEH, 15EH, 1DEH, 25EH, 2DEH, 35EH, 3DEH: PMON LCV Count (LSB)	182
Register 05FH, 0DFH, 15FH, 1DFH, 25FH, 2DFH, 35FH, 3DFH: PMON LCV Count (MSB)	183
Register 060H, 0E0H, 160H, 1E0H, 260H, 2E0H, 360H, 3E0H: PRBS Generator/Checker Control	184
Register 061H, 0E1H, 161H, 1E1H, 261H, 2E1H, 361H, 3E1H: PRBS Checker Interrupt Enable/Status	186
Register 062H, 0E2H, 162H, 1E2H, 262H, 2E2H, 362H, 3E2H: PRBS Pattern Select	188
Register 064H, 0E4H, 164H, 1E4H, 264H, 2E4H, 364H, 3E4H: PRBS Error Count #1	189
Register 065H, 0E5H, 165H, 1E5H, 265H, 2E5H, 365H, 3E5H: PRBS Error Count #2	190
Register 066H, 0E6H, 166H, 1E6H, 266H, 2E6H, 366H, 3E6H: PRBS Error Count #3	191
Register 068H, 0E8H, 168H, 1E8H, 268H, 2E8H, 368H, 3E8H: XLPG Control/Status	192
Register 069H, 0E9H, 169H, 1E9H, 269H, 2E9H, 369H, 3E9H: XLPG Pulse Waveform Scale	193
Register 06AH, 0EAH, 16AH, 1EAH, 26AH, 2EAH, 36AH, 3EAH: XLPG Pulse Waveform Storage Write Address #1	195
Register 06BH, 0EBH, 16BH, 1EBH, 26BH, 2EBH, 36BH, 3EBH: XLPG Pulse Waveform Storage Write Address #2	196
Register 06CH, 0ECH, 16CH, 1ECH, 26CH, 2ECH, 36CH, 3ECH: XLPG Pulse Waveform Storage Data	197
Register 06DH, 0EDH, 16DH, 1EDH, 26DH, 2EDH, 36DH, 3EDH: XLPG Fuse Control	198
Register 070H, 0F0H, 170H, 1F0H, 270H, 2F0H, 370H, 3F0H: RLPS Configuration and Status	199
Register 071H, 0F1H, 171H, 1F1H, 271H, 2F1H, 371H, 3F1H: RLPS ALOS Detection/Clearance Threshold	201
Register 072H, 0F2H, 172H, 1F2H, 272H, 2F2H, 372H, 3F2H: RLPS ALOS Detection Period	202
Register 073H, 0F3H, 173H, 1F3H, 273H, 2F3H, 373H, 3F3H: RLPS ALOS Clearance Period	203



Register 074H, 0F4H, 174H, 1F4H, 274H, 2F4H, 374H, 3F4H: RLPS Equalization Indirect Address	204
Register 075H, 0F5H, 175H, 1F5H, 275H, 2F5H, 375H, 3F5H: RLPS Equalization Read/WriteB Select	205
Register 076H, 0F6H, 176H, 1F6H, 276H, 2F6H, 376H, 3F6H: RLPS Equalizer Loop Status and Control	206
Register 077H, 0F7H, 177H, 1F7H, 277H, 2F7H, 377H, 3F7H: RLPS Equalizer Configuration	207
Register 078H, 0F8H, 178H, 1F8H, 278H, 2F8H, 378H, 3F8H: RLPS Equalization Indirect Data	208
Register 079H, 0F9H, 179H, 1F9H, 279H, 2F9H, 379H, 3F9H: RLPS Equalization Indirect Data	209
Register 07AH, 0FAH, 17AH, 1FAH, 27AH, 2FAH, 37AH, 3FAH: RLPS Equalization Indirect Data	210
Register 07BH, 0FBH, 17BH, 1FBH, 27BH, 2FBH, 37BH, 3FBH: RLPS Equalization Indirect Data	211
Register 07CH, 0FCH, 17CH, 1FCH, 27CH, 2FCH, 37CH, 3FCH: RLPS Equalizer Voltage Thresholds #1	212
Register 07DH, 0FDH, 17DH, 1FDH, 27DH, 2FDH, 37DH, 3FDH: RLPS Equalizer Voltage Thresholds #2	213
Register 07EH, 0FEH, 17EH, 1FEH, 27EH, 2FEH, 37EH, 3FEH: RLPS Fuse	214



List of Figures

Figure 1	T1/E1 Framer/Transceiver Application	23
	High Density T1/E1 Framer/Transceiver Application	
	High Density Leased Line Circuit Emulation Application	
	Metro Optical Access Equipment	
	OCTLIU LT Block Diagram	
	Pin Diagram (Bottom View)	
Figure 7	T1 Jitter Tolerance	49
Figure 8	Compliance with ITU-T Specification G.823 for E1 Input Jitter	50
Figure 9	TJAT Jitter Tolerance	54
Figure 10	TJAT Minimum Jitter Tolerance vs. XCLK Accuracy	55
Figure 11	TJAT Jitter Transfer	56
Figure 12	External Analogue Interface Circuits	58
Figure 13	Serial PROM Cascade Interface	61
Figure 14	Serial PROM Command Format	61
Figure 15		
Figure 16	Line Loopback	. 249
Figure 17	Diagnostic Digital Loopback	. 250
Figure 18	Boundary Scan Architecture	. 252
Figure 19	TAP Controller Finite State Machine	. 254
Figure 20	Input Observation Cell (IN_CELL)	. 257
Figure 21	Output Cell (OUT_CELL) or Enable Cell (ENABLE)	. 257
Figure 22	Bidirectional Cell (IO_CELL)	. 258
Figure 23	Layout of Output Enable and Bidirectional Cells	. 258
Figure 24	SBI TR Functional Timing	. 259
Figure 25	SBI Bus Functional Timing	. 260
Figure 26	B8ZS Line Code Violation Insertion	. 261
Figure 27	HDB3 Line Code Violation Insertion	. 262
Figure 28	AMI Line Code Violation Insertion	. 263
Figure 29	LOS Alarm Serial Output	. 264
Figure 30	Microprocessor Interface Read Timing	. 270
Figure 31	Microprocessor Interface Write Timing	. 271
Figure 32	RSTB Timing	. 273
Figure 33	XCLK Input Timing	. 273
Figure 34	Transmit Serial Interface Timing Diagram	. 274



Figure 35	Receive Serial Interface Timing Diagram	. 275
Figure 36	SBI TR Frame Pulse Timing	. 276
Figure 37	SBI TR DROP BUS Input Timing	. 277
Figure 38	SBI TR DROP BUS Output Timing	. 277
Figure 39	SBI TR ADD BUS Timing	. 278
Figure 40	SBI Frame Pulse Timing	. 278
-	SBI DROP BUS Timing	
Figure 42	SBI ADD BUS Timing	. 279
Figure 43	SPI Interface Timing	. 280
Figure 44	Alarm Interface Timing	. 281
Figure 45	JTAG Port Interface Timing	. 282



List of Tables

Table 1	External Component Descriptions	59
Table 2	Serial PROM Commands – Code Bits	
Table 3	Serial PROM Special Commands	
Table 4	Normal Mode Register Memory Map	
	System Side Bus Modes	
	Clock Synthesis Mode	
Table 7	TJAT FIFO Output Clock Source	88
	TJAT PLL Source	
	EXSBI TR Clock Generation	
Table 10	EXSBI Clock Generation Options	
Table 11		
Table 12		
Table 13	Recommended N1/N2 values	168
Table 14	Loopback Code Configurations	171
Table 15	Loss of Signal Thresholds	177
Table 16	Transmit Output Amplitude	193
Table 17	ALOS Detection/Clearance Thresholds	201
Table 18	Boundary Scan Register	215
Table 19	Default Settings	218
Table 20	Waveform Pulse Template RAM initialization	219
Table 21	T1.102 Transmit Waveform Values for T1 Long Haul (LBO 0 dB)	222
Table 22	T1.102 Transmit Waveform Values for T1 Long Haul (LBO 7.5 dB)	223
Table 23	T1.102 Transmit Waveform Values for T1 Long Haul (LBO 15 dB)	224
Table 24	T1.102 Transmit Waveform Values for T1 Long Haul (LBO 22.5 dB)	225
Table 25	T1.102 Transmit Waveform Values for T1 Short Haul (0 – 110 ft.)	226
Table 26	T1.102 Transmit Waveform Values for T1 Short Haul (110 – 220 ft.)	227
Table 27	T1.102 Transmit Waveform Values for T1 Short Haul (220 – 330 ft.)	228
Table 28	T1.102 Transmit Waveform Values for T1 Short Haul (330 – 440 ft.)	229
Table 29	T1.102 Transmit Waveform Values for T1 Short Haul (440 – 550 ft.)	230
Table 30	T1.102 Transmit Waveform Values for T1 Short Haul (550 – 660 ft.)	231
Table 31	TR62411 Transmit Waveform Values for T1 Long Haul (LBO 0 dB)	232
Table 32	TR62411 Transmit Waveform Values for T1 Short Haul (0 – 110 ft.)	233
Table 33 220	TR62411 Transmit Waveform Values for T1 Short Haul (110 – ft.)	234



	TR62411 Transmit Waveform Values for T1 Short Haul (220 – ft.)	. 235
	TR62411 Transmit Waveform Values for T1 Short Haul (330 – it.)	. 236
	TR62411 Transmit Waveform Values for T1 Short Haul (440 – it.)	. 237
660 1	TR62411 Transmit Waveform Values for T1 Short Haul (550 – it.)	
Table 38	Transmit Waveform Values for E1 120 Ohm	. 239
Table 39	Transmit Waveform Values for E1 75 Ohm	. 240
Table 40	RLPS Register Programming	. 241
Table 41	RLPS Equalizer RAM Table (T1 mode)	. 242
Table 42	RLPS Equalizer RAM Table (E1 mode)	. 245
	Absolute Maximum Ratings	
Table 44	D.C. Characteristics	. 266
Table 45	Microprocessor Interface Read Access	. 269
Table 46	Microprocessor Interface Write Access	. 271
Table 47	RTSB Timing	. 273
Table 48	XCLK Input Timing	. 273
Table 49	Transmit Serial Interface	. 274
Table 50	Receive Serial Interface	. 274
Table 51	Clocks and SBI TR Frame Pulse	. 276
Table 52	SBI TR DROP BUS	. 276
Table 53	SBI TR ADD BUS	. 277
Table 54	Clocks and SBI Frame Pulse	. 278
Table 55	SBI DROP BUS	. 279
Table 56	SBI ADD BUS	. 279
Table 57	SPI Interface	. 280
Table 58	Alarm Interface	. 281
Table 59	JTAG Port Interface	. 281
Table 60	Ordering Information	. 284
Table 61	Central Office Thermal Information	. 284
Table 62	Thermal Resistance vs. Air Flow	. 284
Table 63	Device Compact Model	. 284
Table 64	Outside Plant Thermal Information	
Table 65	Thermal Resistance vs. Air Flow	. 285
Table 66	Device Compact Model	. 285



1 Features

- Monolithic device which integrates eight T1/J1 or E1 short haul and long haul line interface units.
- Software switchable between T1/J1 and E1 operation on a per-device basis.
- Meets or exceeds T1/J1 and E1 shorthaul and longhaul network access specifications including ANSI T1.102, T1.403, T1.408, AT&T TR 62411, ITU-T G.703, G.704 as well as ETSI 300-011, TBR 4, TBR 12 and TBR 13.
- In conjunction with the TEMAP 84 (PM5366) allows Add Drop Multiplexers and Terminal Multiplexers to meet GR253, GR496 and G.783.
- Optional encoding/decoding of B8ZS, HDB3 and AMI line codes.
- Provides receive equalization, clock recovery and line performance monitoring.
- Provides transmit and receive jitter attenuation.
- Provides digitally programmable long haul and short haul line build out.
- Provides a selectable, per channel independent de-jittered T1 or E1 recovered clock for system timing and redundancy.
- Provides PRBS generators and detectors on each tributary for error testing at DS1 and E1 rates as recommended in ITU-T 0.151.
- Provides either serial clock/data, parallel Scaleable Bandwidth Interconnect Transport (SBI TR) or parallel Scaleable Bandwidth Interconnect (SBI) interfaces on the system side.
- Provides an 8-bit microprocessor bus interface for configuration, control, and status monitoring.
- Provides a hardware-only (no microprocessor) mode in which configuration data is read
 from an SPI-compatible serial PROM. The PROM interface can be cascaded such that
 multiple OCTLIU LT devices can be configured simultaneously from a single PROM.
- Uses line rate system clock.
- Provides an IEEE 1149.1 (JTAG) compliant Test Access Port (TAP) and controller for boundary scan test.
- Implemented in a low power 3.3 V tolerant 1.8/3.3 V CMOS technology.
- Available in a high density 288-pin Tape-SBGA (23 mm by 23 mm) package.
- Provides a –40 °C to +85 °C Industrial temperature operating range.

1.1 Each Receiver Section

- Supports T1 signal reception for distances with up to 36 dB of cable attenuation at nominal conditions using PIC 22 gauge cable emulation.
- Supports E1 signal reception for distances with up to 36 dB of cable attenuation at nominal conditions using PIC 22 gauge cable emulation.



- Supports G.772 compliant non-intrusive protected monitoring points.
- Recovers clock and data using a digital phase locked loop for high jitter tolerance.
- Tolerates more than 0.4 UI peak-to-peak; high frequency jitter as required by AT&T TR 62411 and Bellcore TR-TSY-000170.
- Outputs either dual rail recovered line pulses, a single rail DS-1/E1 signal or parallel data in SBI TR or SBI bus format.
- Performs B8ZS or AMI decoding when processing a bipolar DS-1 signal and HDB3 or AMI decoding when processing a bipolar E1 signal.
- Detects line code violations (LCVs), B8ZS/HDB3 line code signatures, and 4 (E1), 8 (T1+B8ZS) or 16 (T1 AMI) successive zeros.
- Accumulates up to 8191 line code violations (LCVs), for performance monitoring purposes, over accumulation intervals defined by the period between software write accesses to the LCV register.
- Detects loss of signal (LOS), which is defined as 10, 15, 31, 63, or 175 successive zeros.
- Detects programmable inband loopback activate and deactivate code sequences received in the DS-1 data stream when they are present for 5.1 seconds. Optionally, enters loopback mode automatically on detection of an inband loopback code.
- Detects violations of the ANSI T1.403 12.5% pulse density rule over a moving 192-bit window.
- A pseudo-random sequence user selectable from $2^{11} 1$, $2^{15} 1$ or $2^{20} 1$, may be detected in the T1/E1 stream in either the receive or transmit directions. The detector counts pattern errors using a 24-bit saturating PRBS error counter.
- Provides a programmable depth FIFO buffer for jitter attenuation, rate conversion and latency optimization in the receive path.

1.2 Each Transmitter Section

- Supports transfer of transmitted single rail PCM and signaling data from 1.544 Mbit/s and 2.048 Mbit/s backplane buses.
- Generates DSX-1 shorthaul and DS-1 longhaul pulses with programmable pulse shape compatible with AT&T, ANSI and ITU requirements.
- Generates E1 pulses compliant to G.703 recommendations.
- Provides a digitally programmable pulse shape extending up to 5 transmitted bit periods for custom long haul pulse shaping applications.
- Provides line outputs that are current limited and may be tristated for protection or in redundant applications.
- Provides a digital phase locked loop for generation of a low jitter transmit clock complying
 with all jitter attenuation, jitter transfer and residual jitter specifications of AT&T TR 62411
 and ETSI TBR 12 and TBR 13.

Proprietary and Confidential to PMC-Sierra, Inc., and for its customers' internal use. Document No.: PMC-2021612, Issue 5



- Provides a programmable depth FIFO buffer for jitter attenuation, rate conversion and latency optimization in the transmit path.
- Allows bipolar violation (BPV) transparent operation for error restoring regenerator applications.
- Allows bipolar violation (BPV) insertion for diagnostic testing purposes.
- Supports all ones transmission for alarm indication signal (AIS) generation.
- Accepts either dual rail or single rail DS-1/E1 signals or parallel data from the SBI TR or SBI interface.
- Performs B8ZS or AMI encoding when processing a single rail or SBI/SBI TR-sourced DS-1 signal and HDB3 or AMI encoding when processing a single rail or SBI/SBI TR-sourced E1 signal.
- A pseudo-random sequence user selectable from $2^{11} 1$, $2^{15} 1$ or $2^{20} 1$, may be inserted into or detected from the T1 or E1 stream in either the receive or transmit directions.
- Detects violations of the ANSI T1.403 12.5% pulse density rule over a moving 192-bit window and optionally stuffs ones to maintain minimum ones density.
- Supports transmission of a programmable unframed inband loopback code sequence.
- Provides a ROM for 12 pre-defined transmit pulse waveform templates, which avoids the need for external programming of the transmit pulse waveforms.
- Supports Hot-swapping.



2 Applications

- Metro Optical Access Equipment
- Edge Router Linecards
- Multiservice ATM Switch Linecards
- 3G Base Station Controllers (BSC)
- 3G Base Transceiver Stations (BTS)
- Digital Private Branch Exchanges (PBX)
- Digital Access Cross-Connect Systems (DACS) and Electronic DSX Cross-Connect Systems (EDSX)
- T1/E1 Repeaters
- Test Equipment



3 References

- 1. ANSI T1.102-1993 American National Standard for Telecommunications Digital Hierarchy Electrical Interfaces.
- 2. ANSI T1.107-1995 American National Standard for Telecommunications Digital Hierarchy Formats Specification.
- 3. ANSI T1.403-1999 American National Standard for Telecommunications Carrier to Customer Installation DS-1 Metallic Interface Specification.
- 4. ANSI T1.408-1990 American National Standard for Telecommunications Integrated Services Digital Network (ISDN) Primary Rate Customer Installation Metallic Interfaces Layer 1 Specification.
- 5. AT&T TR 62411 Accunet T1.5 Service Description and Interface Specification, December 1990.
- 6. AT&T TR 62411 Accunet T1.5 Service Description and Interface Specification, Addendum 1, March 1991.
- 7. AT&T TR 62411 Accunet T1.5 Service Description and Interface Specification, Addendum 2, October 1992.
- 8. TR-TSY-000170 Bellcore Digital Cross-Connect System Requirements and Objectives, Issue 1, November 1985.
- 9. TR-N1WT-000233 Bell Communications Research Wideband and Broadband Digital Cross-Connect Systems Generic Criteria, Issue 3, November 1993.
- 10. TR-NWT-000303 Bell Communications Research Integrated Digital Loop Carrier Generic Requirements, Objectives, and Interface, Issue 2, December, 1992.
- 11. TR-TSY-000499 Bell Communications Research Transport Systems Generic Requirements (TSGR): Common Requirement, Issue 5, December, 1993.
- 12. ETSI ETS 300 011 ISDN Primary Rate User-Network Interface Specification and Test Principles, 1992.
- 13. ETSI ETS 300 233 Access Digital Section for ISDN Primary Rates.
- 14. ETSI TBR 4 Integrated Services Digital Network (ISDN); Attachment requirements for terminal equipment to connect to an ISDN using ISDN primary rate access, November 1995.
- 15. ETSI TBR 12 Business Telecommunications (BT); Open Network Provision (ONP) technical requirements; 2 048 kbit/s digital unstructured leased lines (D2048U) Attachment requirements for terminal equipment interface, December 1993.



- 16. ETSI TBR 13 Business Telecommunications (BTC); 2 048 kbit/s digital structured leased lines (D2048S); Attachment requirements for terminal equipment interface, January 1996.
- 17. FCC Rules Part 68.308 Signal Power Limitations.
- 18. ITU-T Recommendation G.703 Physical/Electrical Characteristics of Hierarchical Digital Interface, Geneva, 1998.
- 19. ITU-T Recommendation G.704 Synchronous Frame Structures Used at Primary Hierarchical Levels, July 1998.
- 20. ITU-T Recommendation G.772 Protected Monitoring Points Provided on Digital Transmission Systems, 1992.
- 21. ITU-T Recommendation G.775 Loss of Signal (LOS), November 1998.
- 22. ITU-T Recommendation G.823, The Control of Jitter and Wander Within Digital Networks Which are Based on the 2048 kbit/s Hierarchy, 1993.
- 23. ITU-T Recommendation I.431 Primary Rate User-Network Interface Layer 1 Specification, 1993.
- 24. ITU-T Recommendation O.151, Error Performance Measuring Equipment For Digital Systems at the Primary Bit Rate and Above, 1992.
- 25. TTC Standard JT-G703 Physical/Electrical Characteristics of Hierarchical Digital Interfaces, 1995.
- 26. TTC Standard JT-G704 Frame Structures on Primary and Secondary Hierarchical Digital Interfaces, 1995.
- 27. TTC Standard JT-I431 ISDN Primary Rate User-Network Interface Layer 1 Specification, 1995.
- 28. Nippon Telegraph and Telephone Corporation Technical Reference for High-Speed Digital Leased Circuit Services, Third Edition, 1990.
- 29. ITU-T Recommendation G.824, The Control of Jitter and Wander within Digital Networks which are based on the 1544 kbit/s Hierarchy (March 1993).



4 Application Examples

Figure 1 T1/E1 Framer/Transceiver Application




Figure 2 High Density T1/E1 Framer/Transceiver Application




Figure 3 High Density Leased Line Circuit Emulation Application








Figure 4 Metro Optical Access Equipment





5 Block Diagram

Figure 5 OCTLIU LT Block Diagram





6 Description

The PM4323 Octal E1/T1/J1 Low Latency Transport Line Interface Unit (OCTLIU LT) is a monolithic integrated circuit suitable for use in low latency long haul and short haul T1, J1 and E1 systems with a minimum of external circuitry. The OCTLIU LT is configurable via microprocessor control or SPI-compatible serial PROM interface, allowing feature selection without changes to external wiring.

Analogue circuitry is provided to allow direct reception of long haul E1 and T1 compatible signals with up to 36 dB cable loss (at 1.024 MHz) in E1 mode or up to 36 dB cable loss (at 772 kHz) in T1 mode using a minimum of external components. Typically, only line protection, a transformer and a line termination resistor are required.

The OCTLIU LT recovers clock and data from the line. Decoding of AMI, HDB3 and B8ZS line codes is supported. In T1 mode, the OCTLIU LT also detects the presence of in-band loop back codes.

The OCTLIU LT supports detection of loss of signal, pulse density violation and line code violation alarm conditions. Line code violations are accumulated for performance monitoring purposes.

Internal analogue circuitry allows direct transmission of long haul and short haul T1 and E1 compatible signals using a minimum of external components. Digitally programmable pulse shaping allows transmission of DSX-1 compatible signals up to 655 feet from the cross-connect, E1 short haul pulses into 120 ohm twisted pair or 75 ohm coaxial cable, E1 long haul pulses into 120 ohm twisted pair as well as long haul DS-1 pulses into 100 ohm twisted pair with integrated support for LBO filtering as required by the FCC rules. In addition, the programmable pulse shape extending over 5-bit periods allows customization of short haul and long haul line interface circuits to application requirements.

Each channel of the OCTLIU LT can generate a low jitter transmit clock from the input clock source and also provide jitter attenuation in the receive path. A low jitter recovered T1 clock can be routed outside the OCTLIU LT for network timing applications.

Serial PCM interfaces to each T1/E1 LIU allows 1.544 Mbit/s or 2.048 Mbit/s backplane receive/backplane transmit system interfaces to be directly supported. Data may be transferred either as dual rail line pulses or single rail DS-1/E1 data. Alternatively, the OCTLIU LT supports either Scaleable Bandwidth Interconnect Transport (SBI TR) interface or Scaleable Bandwidth Interconnect (SBI) interface for interfacing to high-density mappers/framers.

The OCTLIU LT may be configured, controlled and monitored via a generic 8-bit microprocessor bus through which all internal registers are accessed. Alternatively, the device may be operated in a 'hardware only' mode in which no microprocessor is required. In this case, the OCTLIU LT reads configuration information from an SPI-compatible serial PROM interface upon power up. Multiple OCTLIU LTs can be configured from a single serial PROM via a cascade interface on the OCTLIU LT.



7 Pin Diagram

The OCTLIU LT is packaged in a 288-pin Tape-SBGA package having a body size of 23mm by 23mm.

Figure 6 Pin Diagram (Bottom View)

	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
Α	ALE/ LEN4[2]	vss	D[1]/ LEN6[2]	D[2]/ LEN7[0]	D[4]/ LEN7[2]	VSS	VDD1V8	TAVS2[1]	TXRING2 [1]	TXRING1 [1]	TXTIP1[1]	TXTIP2[1]	TXTIP2[8]	TXTIP1[8]	TXRING1 [8]	TXRING2 [8]	RSTB	LOS	SRCCLK	SRCLK	VDD3V3	TDI	А
В	VDD3V3	VDD3V3	CSB/ LEN5[2]	D[0]/ LEN6[1]	D[3]/ LEN7[1]	D[6]/ LEN8[1]	SBI_EN	QAVS[4]	NC	TAVD3[1]	TAVS3[8]	TAVD2[8]	QAVD[4]	VDD1V8	VDD3V3	RES_0	RES_0	SRCDO	SRDO/ PI	SRCASC	TDO	HW_ONLY	В
С	A[8]/ LEN3[2]	A[9]/ LEN4[0]	A[10]/ LEN4[1]	RDB/ LEN5[1]	VDD3V3	VDD3V3	VSS	D[7]/ LEN8[2]	CAVD	TAVD2[1]	TAVS3[1]	TAVD3[8]	TAVS2[8]	VSS	VSS	LOS_L1	SRCODE	SRCEN	SREN	VSS	тск	TXHIZ/ LINELB	С
D	A[4]/ LEN2[1]	A[5]/ LEN2[2]	A[6]/ LEN3[0]	vss	WRB/ LEN5[0]	INTB/ LEN6[0]	VSS	D[5]/ LEN8[0]	CAVS	TAVS1[1]	TAVD1[1]	TAVD1[8]	TAVS1[8]	XCLK	RSYNC	VDD3V3	SRDI/ PO	vss	NC	TMS	VDD3V3	RAVS1[8]	D
E	A[0]/ LEN1[0]	A[1]/ LEN1[1]	A[2]/ LEN1[2]	A[7]/ LEN3[1]											0				TRSTB	vss	RAVD2[8]	RAVD2[7]	E
F	RAVS1[1]	RAVD2[1]	QAVD[1]	A[3]/ LEN2[0]															QAVS[3]	RES_0	RAVS2[7]	TXRING2 [7]	F
G	RAVD1[1]	RXTIP[1]	RAVS2[1]	VDD3V3															RAVS2[8]	RXTIP[8]	RAVS1[7]	TXRING1 [7]	G
н	TXRING2 [2]	RAVD2[2]	RAVS2[2]	RXRING[1]															RXRING[8]	RAVD1[8]	RAVD1[7]	TXTIP1[7]	н
J	TXRING1 [2]	RXTIP[2]	RAVS1[2]	RXRING[2]											RSYNC				RXRING[7]	RXTIP[7]	TAVS2[7]	TXTIP2[7]	J
к	TXTIP1[2]	RAVD1[2]	TAV\$2[2]	TAVS1[2]															TAVS1[7]	TAVD2[7]	TAVD3[7]	TXTIP2[6]	к
L	TXTIP2[2]	TAVD2[2]	TAVD3[2]	TAVD1[2]															TAVD1[7]	TAVS3[7]	TAVS3[6]	TXTIP1[6]	L
М	TXTIP2[3]	TAVS3[2]	TAVS3[3]	TAVD1[3]															TAVD1[6]	TAVD3[6]	TAVD2[6]	TXRING1 [6]	м
N	TXTIP1[3]	TAVD3[3]	TAVD2[3]	TAVS1[3]															TAVS1[6]	TAVS2[6]	RAVD1[6]	TXRING2 [6]	N
Р	TXRING1	TAVS2[3]	RAVD1[3]	RXRING[3]															RXRING[6]	RAVS1[6]	RAVD2[6]	RXTIP[6]	Р
R	TXRING2 [3]	RXTIP[3]	RAVD2[3]	RXTIP[4]															RXTIP[5]	RXRING[5]	RAVD1[5]	RAVS2[6]	R
т	RAVS1[3]	RAVS2[3]	RAVD1[4]	RAVS2[4]															QAVD[3]	RAVS2[5]	RAVD2[5]	RAVS1[5]	т
U	RXRING[4]	RAVS1[4]	RAVD2[4]	TCLK[1]															TCLK[7]/ DLINKRAT E[4]	TDN[8]/ ASYNC	TDP[8]/ DDATA[7]	VSS	U
٧	RES_0	QAVS[1]	VSS	TDP[2]/ DDATA[1]															TDN[6]/ DALARM/ DV5	TCLK[6]/ DLINKRAT E[3]	TDN[7]/ DSYNC	TCLK[8]/ DLINKRAT E[5]	v
w	TDP[1]/ DDATA[0]	TDN[1]/ REFCLK	TCLK[2]	VDD3V3	TDN[4]/ DPARITY/ DDP	VDD3V3		RDN[3]/ RLCV[3]/C 1FPOUT	vss	TAVS1[4]	TAVD1[4]		TAVS1[5]	VDD1V8	RDP[5]/ ADATA[4]	RCLK[6]/ ALINKRAT E[3]	RCLK[7]/ ALINKRAT E[4]	RDP[8]/ ADATA[7]	NC NC	VDD3V3	TCLK(5)/ DLINKRAT E(2)	TDP[7]/ DDATA[6]	w
Y	TDN[2]/ DC1FP	TDP[3]/ DDATA[2]	VDD3V3	TDP[4]/ DDATA[3]	VSS	RDP[2]/ ADATA[1]	RCLK[3]/ ALINKRAT	VDD3V3	RDN[4]/ RLCV[4]/ APARITY/	TAVS2[4]	TAVD3[4]	TAVS3[5]	TAVD2[5]	RES_0	RDN[5]/ RLCV[5]/ AVALID/A	VDD3V3	VSS	RDP[7]/ ADATA[6]	RDN[8]/ RLCV[8]/ DFULL/AA	vss	TDP[5]/ DDATA[4]	TDP[6]/ DDATA[5]	Υ
AA	TCLK[3]/ DLINKRAT	TDN[3]/ AC1FP	TCLK[4]/ DLINKRAT	RCLK[1]	RCLK[2]	vss	E[0]	RCLK[4]/ ALINKRAT	ADP	QAVD[2]	TAVD2[4]	TAVS3[4]	TAVD3[5]	TAVS2[5]	QAVS[2]	vss	VSS	RDP[6]/ ADATA[5]	RDN[7]/ RLCV[7]	VDD3V3	vss	TDN(5)/ DVALID/D	A.F
AB	E[0] VSS	vss	E[1]	RDP[1]/ ADATA[0]	RDN[1]/ RLCV[1]	RDN[2]/ RLCV[2]	RDP[3]/ ADATA[2]	E[1] RDP[4]/ ADATA[3]	TXRING2 [4]	TXRING1 [4]	TXTIP1[4]	TXTIP2[4]	TXTIP2[5]	TXTIP1[5]	TXRING1 [5]	TXRING2 [5]	RCLK[5]/ ALINKRAT	RDN[6]/ RLCV[6]/ AALARM/	VDD3V3	vss	RCLK[8]/ ALINKRAT	PL VDD3V3	AE
							. 2011/14[2]		[7]	P		L			[2]	191	E[2]	AV5			E[5]	l	l



8 Pin Description

By convention, where a bus of eight pins indexed [8:1] is present, the index indicates to which octant the pin applies. With TCLK[8:1], for example, TCLK[1] applies to octant #1, TCLK[2] applies to octant #2, etc.

Pin Name	Туре	Pin No.	Function
T1 and E1 System Side Seri	al Clock a	nd Data	Interface
TCLK[1] TCLK[2] TCLK[3]/DLINKRATE[0] TCLK[4]/DLINKRATE[1] TCLK[5]/DLINKRATE[2] TCLK[6]/DLINKRATE[3] TCLK[7]/DLINKRATE[4] TCLK[8]/DLINKRATE[5]	Input	W20 AA22 AA20 W2	The Transmit Clock inputs (TCLK[8:1]) should be 1.544 MHz for DS1 or 2.048 MHz for E1 data streams and are used to sample the corresponding TDP[8:1] and TDN[8:1] signals. TCLK[8:3] share the same pins as the DLINKRATE[5:0] inputs. TCLK[8:3] are selected when the SBI_EN input is set to logic 0.
TDP[1]/DDATA[0] TDP[2]/DDATA[1] TDP[3]/DDATA[2] TDP[4]/DDATA[3] TDP[5]/DDATA[4] TDP[6]/DDATA[5] TDP[7]/DDATA[6]	Input	Y21 Y19 Y2 Y1	Transmit Positive Data (TDP[8:1]). When in single-rail mode, these inputs are the NRZ data signals to be transmitted. These inputs can be configured to be active high or active low. When in dual-rail mode, these inputs are the NRZ positive data signals to be transmitted.
TDP[8]/DDATA[7]		1.10	TDP[8:1] can be sampled on either the rising or falling edges of the corresponding TCLK[8:1].
	4		TDP[8:1] share the same pins as the DDATA[7:0] inputs. TDP[8:1] are selected when the SBI_EN input is set to logic 0.
TDN[1]/REFCLK TDN[2]/DC1FP TDN[3]/AC1FP TDN[4]/DPARITY/DDP TDN[5]/DVALID/DPL TDN[6]/DALARM/DV5	Input	AA21 W18 AA1 V4	Transmit Negative Data (TDN[8:1]). When in dual-rail mode, these inputs are the NRZ negative data signals to be transmitted. These inputs can be sampled on either the rising or falling edges of the corresponding TCLK[8:1]. These input pins are ignored if the device is configured for single-rail (unipolar) transmit mode.
TDN[7]/DSYNC TDN[8]/ASYNC			TDN[8:1] share the same pins as the REFCLK, DC1FP, AC1FP, DPARITY/DDP, DVALID/DPL, DALARM/DV5, DSYNC and ASYNC inputs. TDN[8:1] are selected when the SBI_EN input is set to logic 0.
RCLK[1] RCLK[2] RCLK[3]/ALINKRATE[0] RCLK[4]/ALINKRATE[1]	Output	AA18 Y16	Recovered Clock Output (RCLK[8:1]). RCLK[8:1] is the clock recovered from the RXTIP[8:1] and RXRING[8:1] input signals.
RCLK[4]/ALINKRATE[1] RCLK[5]/ALINKRATE[2] RCLK[6]/ALINKRATE[3] RCLK[7]/ALINKRATE[4] RCLK[8]/ALINKRATE[5]		AB6	RCLK[8:3] share the same pins as the ALINKRATE[5:0] outputs. RCLK[8:1] are selected when SBI_EN input is set to logic 0.



Pin Name	Туре	Pin No.	Function
RDP[1]/ADATA[0] RDP[2]/ADATA[1] RDP[3]/ADATA[2] RDP[4]/ADATA[3] RDP[5]/ADATA[4] RDP[6]/ADATA[5] RDP[7]/ADATA[6] RDP[8]/ADATA[7]	Output	AB19 Y17 AB16 AB15 W8 AA5 Y5	Receive Digital Positive Data (RDP[8:1]). When in single rail mode, RDP[8:1] output NRZ sampled DS-1 or E1 data which has been decoded by AMI, B8ZS, or HDB3 line code rules. When in dual rail mode, RDP[8:1] output NRZ sampled bipolar positive pulses. RDP[8:1] can be updated on either the falling or rising RCLK[8:1] edge. RDP[8:1] share the same pins as the ADATA[7:0] outputs. RDP[8:1] are selected when the SBI_EN input
RDN/RLCV[1] RDN/RLCV[2] RDN/RLCV[3]/C1FPOUT RDN/RLCV[4]/APARITY/ADP RDN/RLCV[5]/AVALID/APL RDN/RLCV[6]/AALARM/AV5 RDN/RLCV[7]	Output	AB18 AB17 W15 Y14 Y8 AB5 AA4	is set to logic 0. Receive Digital Negative Data/Line Code Violation Indication (RDN/RLCV[8:1]). When in dual rail mode, RDN/RLCV[8:1] output NRZ sampled bipolar negative pulses. When in single rail mode, RDN/RLCV[8:1] output a NRZ pulse whenever a line code violation or excess zeros condition is detected. RDN/RLCV[8:1] can be updated on either the falling or
RDN/RLCV[8]/DFULL/AACTIVE		Y4	rising RCLK[8:1] edge. RDN/RLCV[3:6] and RDN/RLCV[8] share the same pins as the C1FPOUT, APARITY/ADP, AVALID/APL, AALARM/AV5 and DFULL/AACTIVE outputs. RDN/RLCV[3:6] and RDN/RLCV[8] are selected when the SBI_EN input is set to logic 0.
SBI Bus Control and Timing	Signals	2	
SBI_EN	Input	B16	The Scaleable Bandwidth Interconnect enable signal (SBI_EN) is used to enable either the SBI or SBI TR on the system side interface.
	N Q NIE		When SBI_EN is set to logic 1, either the SBI TR interface or the SBI interface (depending on the SBI_MODE bit in register 001H) is selected on the system interface. Otherwise, if SBI_EN is set to logic 0, serial clock/data is selected on the system side interface.
~°			The various mode selections are summarized in the following table:
			SBI_EN SBI_MODE System side Mode
Colina			0 X Serial clock/data 1 0 SBI 1 1 SBI TR
REFCLK/TDN[1]	Input	W21	The SBI TR or SBI reference clock signal (REFCLK) provides reference timing for the either SBI TR or SBI ADD and DROP busses.
40			REFCLK is nominally a 50% duty cycle clock of frequency 19.44 MHz ±50ppm.
			REFCLK shares the same pin as the TDN[1] input. REFCLK is selected when the SBI_EN input is set to logic 1.



Pin Name	Туре	Pin No.	Function						
Scaleable Bandwidth Interconnect Transport (SBI TR) System Side Interface									
DSYNC/TDN[7]	Input	V2	The SBI TR DROP bus Synchronization (DSYNC) signal is used to indicate the address for Group 1, Link 1 (1,1), when groups 2 and 3 are also aligned to link 1 (2,1 and 3,1).						
			This signal is used to ensure address synchronization between two or more SBI TR bus devices.						
			SBI TR devices must use the DSYNC to realign internal address generators such that the next address is 2,1.						
			The DSYNC will be active high for one REFCLK cycle every 252 REFCLK cycles, when all groups are aligned to link 1.						
			DSYNC is sampled on the rising edge of REFCLK.						
			DSYNC shares the same pin as the TDN[7] input. DSYNC is selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.						
DC1FP/TDN[2]	Input	Y22	The SBI TR DROP bus C1 frame pulse signal (DC1FP) provides frame synchronization for devices connected via an SBI TR interface. DC1FP must be asserted for 1 REFCLK cycle every 500 µs or multiples thereof (i.e. every 9720 n REFCLK cycles, where n is a positive integer). All devices connected to the SBI TR DROP bus must be synchronized to a DC1FP signal from a single source.						
	4	60.	DC1FP is sampled on the rising edge of REFCLK.						
	O O HIS		DC1FP shares the same pin as the TDN[2] input. DC1FP is selected when the SBI_EN input is set to logic 1.						
ASYNC/TDN[8]	Input	U3	The SBI TR ADD bus Synchronization (ASYNC) signal is used to indicate the address for Group 1, Link 1 (1,1), when groups 2 and 3 are also aligned to link 1 (2,1 and 3,1).						
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			This signal is used to ensure address synchronization between two or more SBI TR bus devices.						
			SBI TR devices must use the ASYNC to realign internal address generators such that the next address is 2,1						
67			The ASYNC will be active high for one REFCLK cycle every 252 REFCLK cycles, when all groups are aligned to link 1.						
8			ASYNC is sampled on the rising edge of REFCLK.						
			ASYNC shares the same pin as the TDN[8] input. ASYNC is selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.						



Pin Name	Туре	Pin No.	Function
AC1FP/TDN[3]	Input	AA21	The SBI TR ADD bus C1 frame pulse signal (AC1FP) provides frame synchronization for devices connected via an SBI TR interface. AC1FP must be asserted for 1 REFCLK cycle every 500 µs or multiples thereof (i.e. every 9720 n REFCLK cycles, where n is a positive integer). All devices connected to the SBI TR ADD bus must be synchronized to a AC1FP signal from a single source. AC1FP is sampled on the rising edge of REFCLK. AC1FP shares the same pin as the TDN[3] input. AC1FP is selected when the SBI EN input is set to logic
			1.
DDATA[0]/TDP[1] DDATA[1]/TDP[2] DDATA[2]/TDP[3] DDATA[3]/TDP[4] DDATA[4]/TDP[5] DDATA[5]/TDP[6] DDATA[6]/TDP[7] DDATA[7]/TDP[8]	Input	W22 V19 Y21 Y19 Y2 Y1 W1 U2	The SBI TR DROP bus data signals (DDATA[7:0]) contain time division multiplexed transmit data from up to 84 independently timed links. Link data is transported as T1 or E1 links within the SBI TR TDM bus structure. The OCTLIU LT may be configured to extract data from up to 8 links within the structure. DDATA[7:0] are sampled on the rising edge of
			REFCLK. DDATA[7:0] share the same pins as the TDP[8:1] inputs. DDATA[7:0] are selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.
DLINKRATE[0]/TCLK[3] DLINKRATE[1]/TCLK[4] DLINKRATE[2]/TCLK[5] DLINKRATE[3]/TCLK[6]	Input	AA22 AA20 W2 V3	The SBI TR DROP bus link rate signals (DLINKRATE[5:0]) transport link rate information indicating link data rate inaccuracies with respect to the REFCLK.
DLINKRATE[4]/TCLK[7] DLINKRATE[5]/TCLK[8]		U4 V1	DLINKRATE[5:0] are sampled on the rising edge of REFCLK.
			DLINKRATE[5:0] share the same pins as the TCLK[8:3] inputs. DLINKRATE[5:0] are selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.
DPARITY/DDP/TDN[4]	Input	W18	The SBI TR DROP bus parity signal (DPARITY) carries the even parity for the DROP bus signals. The parity calculation encompasses the DDATA[7:0], DLINKRATE[5:0], DVALID and DALARM signals.
			Multiple devices can drive the SBI TR DROP bus at uniquely assigned link column positions. This parity signal is intended to detect accidental driver clashes in the column assignment.
			DPARITY is sampled on the rising edge of REFCLK.
O III			DPARITY shares the same pin as the DDP/TDN[4] input. DPARITY is selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.



Pin Name	Туре	Pin No.	Function
DVALID/DPL/TDN[5]	Input	AA1	The SBI TR DROP bus valid signal (DVALID) is used to qualify the DDATA[7:0] bus. The DVALID for Link 1, Group 1 (1,1) is generated in the same cycle as the DSYNC pulse.
			DVALID is sampled on the rising edge of REFCLK.
			DVALID shares the same pin as the DPL/TDN[5] input. DVALID is selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.
DALARM/DV5/TDN[6]	Input	V4	The SBI TR DROP bus alarm signal (DALARM) is used to transfer link alarm conditions across the SBI TR DROP bus.
			DALARM is sampled on the rising edge of REFCLK.
			If the DALARM is unused, this input must be tied to logic 0.
			DALARM shares the same pin as the DV5/TDN[6] input. DALARM is selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.
DFULL/AACTIVE/RDN/RLCV[8]	Tristate Output	Y4	The SBI TR DROP bus full signal (DFULL) is used to indicate whether the current addressed link has space to accept anymore data from the DDATA[7:0] bus.
		110	If DFULL is set to logic 0, this indicates that the current ink is able to accept DDATA[7:0] (qualified by the DVALID signal).
			If DFULL is set to logic 1, this indicates that the current link cannot accept DDATA[7:0]. This data must be resent the next time this link is addressed.
	O'NO NO N		Multiple LIU devices can drive this signal at uniquely assigned link column positions. DFULL is tristated when the OCTLIU LT is not outputting data on a particular link column.
			DFULL is updated on the rising edge of REFCLK.
			DFULL shares the same pins as AACTIVE/RDN/RLCV[8] output. DFULL is selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.
ADATA[0]/RDP[1] ADATA[1]/RDP[2] ADATA[2]/RDP[3] ADATA[3]/RDP[4] ADATA[4]/RDP[5] ADATA[5]/RDP[6] ADATA[6]/RDP[7] ADATA[7]/RDP[8]	Tristate Output	AB19 Y17 AB16 AB15 W8 AA5 Y5	The SBI TR ADD bus data signals (ADATA[7:0]) contain time division multiplexed receive data from up to 84 independently timed links. Link data is transported as T1 or E1 links within the SBI TR TDM bus structure. The OCTLIU LT may be configured to insert data into up to 8 links within the structure. Multiple LIU devices can drive the SBI TR ADD bus at uniquely assigned link column positions. ADATA[7:0] are tristated when the OCTLIU LT is not outputting data on a particular link column.
			ADATA[7:0] are updated on the rising edge of REFCLK.
			ADATA[7:0] share the same pins as the RDP[8:1] outputs. ADATA[7:0] are selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.



Pin Name	Туре	Pin No.	Function
ALINKRATE[0]/RCLK[3] ALINKRATE[1]/RCLK[4] ALINKRATE[2]/RCLK[5] ALINKRATE[3]/RCLK[6] ALINKRATE[4]/RCLK[7]	Tristate Output	Y16 AA15 AB6 W7 W6 AB2	The SBI TR ADD bus link rate signals (ALINKRATE[5:0]) transport link rate information indicating link data rate inaccuracies with respect to the REFCLK. ALINKRATE[5:0] are updated on the rising edge of
ALINKRATE[5]/RCLK[8]		ADZ	REFCLK. ALINKRATE[5:0] share the same pins as the RCLK[8:3] outputs. ALINKRATE[5:0] are selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.
APARITY/ADP/RDN/RLCV[4]	Tristate Output	Y14	The SBI TR ADD bus parity signal (APARITY) carries the even parity for the ADD bus signals. The parity calculation encompasses the ADATA[7:0], ALINKRATE[5:0], AVALID and AALARM signals.
			Multiple LIU devices can drive this signal at uniquely assigned link column positions. APARITY is tristated when the OCTLIU LT is not outputting data on a particular link column. This parity signal is intended to detect accidental source clashes in the column assignment.
			APARITY is updated on the rising edge of REFCLK.
			APARITY shares the same pin as the ADP/RDN/RLCV[4] output. APARITY is selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.
AVALID/APL/RDN/RLCV[5]	Tristate Output	Y8	The SBI TR ADD bus valid signal (AVALID) is used to qualify the ADATA[7:0] bus. The AVALID for Link 1, Group 1 (1,1) is generated in the same cycle as the ASYNC pulse.
4	S. Co.		Multiple LIU devices can drive this signal at uniquely assigned link column positions. AVALID is tristated when the OCTLIU LT is not outputting data on a particular link column.
20			AVALID is updated on the rising edge of REFCLK.
			AVALID shares the same pin as the APL/RDN/RLCV[5] output. AVALID is selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.
AALARM/AV5/RDN/RLCV[6]	Tristate Output	AB5	The SBI TR ADD bus alarm signal (AALARM) is used to transfer link alarm conditions across the SBI TR ADD bus.
AALARM/AV5/RDN/RLCV[6]			Multiple LIU devices can drive this signal at uniquely assigned link column positions. AALARM is tristated when the OCTLIU LT is not outputting data on a particular link column.
5			AALARM is updated on the rising edge of REFCLK.
			AALARM shares the same pin as the AV5/RDN/RLCV[6] output. AALARM is selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.



Pin Name	Type	Pin No.	Function
SBI System Side Interfac	e	I.	di di
C1FPOUT/RDN/RLCV[3]	Output		The C1 octet frame pulse output signal (C1FPOUT) may be used to provide frame synchronization for devices interconnected via an SBI interface. C1FPOUT is asserted for 1 REFCLK cycle every 500 µs (i.e. every 9720 REFCLK cycles). If C1FPOUT is used for synchronization, it must be connected to the A/DC1FP inputs of all the devices connected to the SBI ADD or DROP bus.
			A A
			C1FPOUT shares the same pin as the RDN/RLCV[3] output. C1FPOUT is selected when the SBI_MODE bit, in register 001H, is set to logic 0 and SBI_EN input is set to logic 1.
DC1FP/TDN[2]	Input		The SBI DROP bus C1 frame pulse signal (DC1FP) provides frame synchronization for devices connected via an SBI interface. DC1FP must be asserted for 1 REFCLK cycle every 500 µs or multiples thereof (i.e. every 9720 n REFCLK cycles, where n is a positive integer). All devices connected to the SBI DROP bus must be synchronized to a DC1FP signal from a single source.
			DC1FP is sampled on the rising edge of REFCLK.
		110	DC1FP shares the same pin as the TDN[2] input. DC1FP is selected when the SBI_EN input is set to logic 1.
AC1FP/TDN[3]	Input		The SBI ADD bus C1 frame pulse signal (AC1FP) provides frame synchronization for devices connected via an SBI interface. AC1FP must be asserted for 1 REFCLK cycle every 500 µs or multiples thereof (i.e. every 9720 n REFCLK cycles, where n is a positive integer). All devices connected to the SBI ADD bus must be synchronized to a AC1FP signal from a single source.
	Ø		AC1FP is sampled on the rising edge of REFCLK.
			AC1FP shares the same pin as the TDN[3] input. AC1FP is selected when the SBI_EN input is set to logic 1.
DDATA[0]/TDP[1] DDATA[1]/TDP[2] DDATA[2]/TDP[3] DDATA[3]/TDP[4] DDATA[4]/TDP[5] DDATA[5]/TDP[6] DDATA[6]/TDP[7] DDATA[7]/TDP[8]		V19 Y21 Y19 Y2 Y1 W1	The SBI DROP bus data signals (DDATA[7:0]) contain time division multiplexed transmit data from up to 84 independently timed links. Link data is transported as T1 or E1 tributaries within the SBI TDM bus structure. The OCTLIU LT may be configured to extract data from up to 8 tributaries within the structure. DDATA[7:0] are sampled on the rising edge of REFCLK.
, co'			DDATA[7:0] share the same pins as the TDP[8:1] inputs. DDATA[7:0] are selected when the SBI_MODE bit, in register 001H, is set to logic 0 and SBI_EN input is set to logic 1.



Pin Name	Туре	Pin No.	Function
DDP/DPARITY/TDN[4]	Input	W18	The SBI DROP bus parity signal (DDP) carries the even or odd parity for the DROP bus signals. The parity calculation encompasses the DDATA[7:0], DPL and DV5 signals.
			Multiple devices can drive the SBI DROP bus at uniquely assigned tributary column positions. This parity signal is intended to detect accidental driver clashes in the column assignment.
			DDP is sampled on the rising edge of REFCLK.
			DDP shares the same pin as the DPARITY/TDN[4] input. DDP is selected when the SBI_MODE bit, in register 001H, is set to logic 0 and SBI_EN input is set to logic 1.
DPL/DVALID/TDN[5]	Input	AA1	The SBI DROP bus payload signal (DPL) indicates valid data within the SBI TDM bus structure. This signal is asserted during all octets making up a tributary. This signal may be asserted during the V3 octet within a tributary to accommodate negative timing adjustments between the tributary rate and the fixed TDM bus structure. This signal may be deasserted during the octet following the V3 octet within a tributary to accommodate positive timing adjustments between the tributary rate and the fixed TDM bus structure.
		C	DPL is sampled on the rising edge of REFCLK.
			DPL shares the same pin as the DVALID/TDN[5] input. DPL is selected when the SBI_MODE bit, in register 001H, is set to logic 0 and SBI_EN input is set to logic 1.
DV5/DALARM/TDN[6]	Input	V4	The SBI DROP bus payload indicator signal (DV5) locates the position of the floating payloads for each tributary within the SBI TDM bus structure. Timing differences between the port timing and the TDM bus timing are indicated by adjustments of this payload indicator relative to the fixed TDM bus structure. All movements indicated by this signal must be accompanied by appropriate adjustments in the DPL signal.
			DV5 is sampled on the rising edge of REFCLK.
Cor			DV5 shares the same pin as the DALARM/TDN[6] input. DV5 is selected when the SBI_MODE bit, in register 001H, is set to logic 0 and SBI_EN input is set to logic 1.



Pin Name	Туре	Pin No.	Function
ADATA[0]/RDP[1] ADATA[1]/RDP[2] ADATA[2]/RDP[3] ADATA[3]/RDP[4] ADATA[4]/RDP[5] ADATA[5]/RDP[6] ADATA[6]/RDP[7] ADATA[7]/RDP[8]	Tristate Output	AB19 Y17 AB16 AB15 W8 AA5 Y5	The SBI ADD bus data signals (ADATA[7:0]) contain time division multiplexed receive data from up to 84 independently timed links. Link data is transported as T1 or E1 tributaries within the SBI TDM bus structure. The OCTLIU LT may be configured to insert data into up to 8 tributaries within the structure. Multiple LIU devices can drive the SBI ADD bus at uniquely assigned link column positions. ADATA[7:0] are tristated when the OCTLIU LT is not outputting data on a particular tributary column.
			ADATA[7:0] are updated on the rising edge of REFCLK.
			ADATA[7:0] share the same pins as the RDP[8:1] outputs. ADATA[7:0] are selected when the SBI_MODE bit, in register 001H, is set to logic 1 and the SBI_EN input is set to logic 1.
ADP/APARITY/RDN/RLCV[4]	Tristate Output	Y14	The SBI ADD bus parity signal (ADP) carries the even or odd parity for the ADD bus signals. The parity calculation encompasses the ADATA[7:0], APL and AV5 signals.
			Multiple LIU devices can drive this signal at uniquely assigned tributary column positions. ADP is tristated when the OCTLIU LT is not outputting data on a particular tributary column. This parity signal is intended to detect accidental source clashes in the column assignment.
			ADP is updated on the rising edge of REFCLK.
			ADP shares the same pin as the APARITY/RDN/RLCV[4] output. ADP is selected when the SBI_MODE bit, in register 001H, is set to logic 0 and SBI_EN input is set to logic 1.
APL/AVALID/RDN/RLCV[5]	Tristate Output	Y8	The SBI ADD bus payload signal (APL) indicates valid data within the SBI TDM bus structure. This signal is asserted during all octets making up a tributary. This signal may be asserted during the V3 octet within a tributary to accommodate negative timing adjustments between the tributary rate and the fixed TDM bus structure. This signal may be deasserted during the octet following the V3 octet within a tributary to accommodate positive timing adjustments between the tributary rate and the fixed TDM bus structure.
			Multiple LIU devices can drive this signal at uniquely assigned tributary column positions. APL is tristated when the OCTLIU LT is not outputting data on a particular tributary column.
			APL is updated on the rising edge of REFCLK.
COLE			APL shares the same pin as the AVALID/RDN/RLCV[5] output. APL is selected when the SBI_MODE bit, in register 001H, is set to logic 0 and SBI_EN input is set to logic 1.



Pin Name	Туре	Pin No.	Function
AV5/AALARM/RDN/RLCV[6]	Tristate Output	AB5	The SBI ADD bus payload indicator signal (AV5) locates the position of the floating payloads for each tributary within the SBI TDM bus structure. Timing differences between the port timing and the TDM bus timing are indicated by adjustments of this payload indicator relative to the fixed TDM bus structure.
			Multiple LIU devices can drive this signal at uniquely assigned tributary column positions. AV5 is tristated when the OCTLIU LT is not outputting data on a particular tributary column.
			AV5 is updated on the rising edge of REFCLK.
			AV5 shares the same pin as the AALARM/RDN/RLCV[6] output. AV5 is selected when the SBI_MODE bit, in register 001H, is set to logic 0 and SBI_EN input is set to logic 1.
AACTIVE/DFULL/RDN/RLCV[8]	Output	Y4	The SBI ADD bus active indicator signal (AACTIVE) is asserted whenever the OCTLIU LT is driving the SBI ADD bus signals, ADATA[7:0], ADP, APL and AV5.
			AACTIVE is updated on the rising edge of REFCLK.
			AACTIVE shares the same pin as the DFULL/RDN/RLCV[8] output. AACTIVE is selected when the SBI_MODE bit, in register 001H, is set to logic 0 and SBI_EN input is set to logic 1.
Transmit Line Interface		.6	
TXTIP1[1] TXTIP1[2] TXTIP1[3] TXTIP1[4] TXTIP1[5] TXTIP1[6] TXTIP1[6] TXTIP1[7] TXTIP1[8]	Analogue Output	A12 K22 N22 AB12 AB9 L1 H1	Transmit Analogue Positive Pulse (TXTIP1[8:1] and TXTIP2[8:1]). When the transmit analogue line interface is enabled, the TXTIP1[x] and TXTIP2[x] analogue outputs drive the transmit line pulse signal through an external matching transformer. Both TXTIP1[x] and TXTIP2[x] are normally connected to the positive lead of the transformer primary. Two outputs are provided for better signal integrity and must be
TXTIP2[1] TXTIP2[2] TXTIP2[3] TXTIP2[4] TXTIP2[5] TXTIP2[6] TXTIP2[6] TXTIP2[7] TXTIP2[8]		A11 L22 M22 AB11 AB10 K1 J1	shorted together on the board. After a reset, TXTIP1[x] and TXTIP2[x] are high impedance. The HIGHZ bit of the octant's XLPG Line Driver Configuration register must be programmed to logic 0 to remove the high impedance state.



Din Nama	Type	Din No	Eunation
Pin Name	Туре	-	Function
TXRING1[1] TXRING1[2] TXRING1[3] TXRING1[4] TXRING1[5] TXRING1[6] TXRING1[7] TXRING1[8] TXRING2[1] TXRING2[2] TXRING2[3] TXRING2[4] TXRING2[6]	Analogue Output	A13 J22 P22 AB13 AB8 M1 G1 A8 A14 H22 R22 AB14 AB7 N1	Transmit Analogue Negative Pulse (TXRING1[8:1] and TXRING2[8:1]). When the transmit analogue line interface is enabled, the TXRING1[x] and TXRING2[x] analogue outputs drive the transmit line pulse signal through an external matching transformer. Both TXRING1[x] and TXRING2[x] are normally connected to the negative lead of the transformer primary. Two outputs are provided for better signal integrity and must be shorted together on the board. After a reset, TXRING1[x] and TXRING2[x] are high impedance. The HIGHZ bit of the octant's XLPG Line Driver Configuration register must be programmed to logic 0 to remove the high impedance state.
TXRING2[7]		F1	
TXRING2[8]		A7	2,
Receive Line Interface			3
RXTIP[1] RXTIP[2] RXTIP[3] RXTIP[4] RXTIP[5] RXTIP[6] RXTIP[6] RXTIP[7] RXTIP[8]	Analogue Input	G21 J21 R21 R19 R4 P1 J3 G3	Receive Analogue Positive Pulse (RXTIP[8:1]). When the analogue receive line interface is enabled, RXTIP[x] samples the received line pulse signal from an external isolation transformer. RXTIP[x] is normally connected directly to the positive lead of the receive transformer secondary.
RXRING[1] RXRING[2] RXRING[3] RXRING[4] RXRING[5] RXRING[6] RXRING[7] RXRING[8]	Analogue Input	H19 J19 P19 U22 R3 P4 J4 H4	Receive Analogue Negative Pulse (RXRING[8:1]). When the analogue receive line interface is enabled, RXRING[x] samples the received line pulse signal from an external isolation transformer. RXRING[x] is normally connected directly to the negative lead of the receive transformer secondary.
Timing Options Control	9		
XCLK	Input	D9	Crystal Clock Input (XCLK). This signal provides a stable, global timing reference for the OCTLIU LT internal circuitry via an internal clock synthesizer. XCLK is a nominally jitter free clock at 1.544 MHz in T1 mode and 2.048 MHz in E1 mode. In T1 mode, a 2.048 MHz clock may be used as a reference. When used in this way, however, the jitter
			transfer specifications in AT&T TR62411 may not be met.
RSYNC	Output	D8	Recovered Clock Synchronization Signal (RSYNC). This output signal is the recovered, jitter attenuated, receiver line rate clock (1.544 or 2.048 MHz) of one of the eight T1 or E1 channels or, optionally, the recovered, jitter attenuated clock synchronously divided by 193 (T1 mode) or 256 (E1 mode) to create a 8 kHz timing reference signal. The default is to source RSYNC from octant #1. When the OCTLIU LT is in a loss of signal state, RSYNC is derived from the XCLK input or, optionally, is held high.



Pin Name	Туре	Pin No.	Function
Alarm Interface	1		a di
LOS	Output	A5	Loss of Signal Alarm (LOS). This signal outputs the LOS status of the 8 LIU octants in a serial format which repeats every 8 XCLK cycles. The presence of the LOS status for LIU #1 on this output is indicated by the LOS_L1 output pulsing high. On the following XCLK cycle, the LOS status for LIU #2 is output, then LIU #3, and so on.
			This signal is intended for use in Hardware Only mode. When the microprocessor interface is enabled, the status of the LOS alarm can also be determined by reading the LOSV bit in the CDRC Interrupt Status register.
			LOS is updated on the falling edge of XCLK.
LOS_L1	Output	C7	Loss of Signal LIU #1 indicator (LOS_L1). This signal is pulsed high for one XCLK cycle every 8 XCLK cycles and indicates that the LOS status for LIU #1 is being output on LOS.
			LOS_L1 is updated on the falling edge of XCLK.
Misc. Control Signals			-10°
RSTB	Input	A6	Active Low Reset (RSTB). This signal provides an asynchronous OCTLIU LT reset. RSTB is a Schmidt triggered input with an internal pull up resistor.
RES_0[1]	Input	B7	This pin must be tied low for normal operation.
RES_0[2] RES_0[3] RES_0[4]	Analogue I/O	V22 Y9 F3	These pins must be connected to an analogue ground for normal operation.
RES_0[5]	Input	B6	This pin must be tied to ground for normal operation.
TXHIZ/LINELB	Input	C1	Transmitter tri-state enable (TXHIZ) or Line Loopback enable (LINELB). The mode of TXHIZ/LINELB is controlled by register 005H, bit 3 (TXHIZ_LINELB_EN). If this bit (TXHIZ_LINELB_EN) is set to logic 0, setting TXHIZ/LINELB=1 forces each of the transmitters into a high impedance state (i.e. TXTIP1[8:1], TXTIP2[8:1], TXRING1[8:1] and TXRING2[8:1]). Optionally, if TXHIZ_LINELB_EN is set to logic 1, setting TXHIZ/LINELB=1 forces each of the LIU's into line loopback. When line loopback is enabled the recovered data is internally directed to the digital inputs of the transmit jitter attenuator.
Microprocessor Interface	•	•	
A[0]/LEN1[0] A[1]/LEN1[1] A[2]/LEN1[2] A[3]/LEN2[0] A[4]/LEN2[1] A[5]/LEN2[2] A[6]/LEN3[0] A[7]/LEN3[1] A[8]/LEN3[2] A[9]/LEN4[0] A[10]/LEN4[1]	Input	E22 E21 E20 F19 D22 D21 D20 E19 C22 C21 C20	Address Bus (A[10:0]). This bus selects specific registers during OCTLIU LT register accesses. Signal A[10] selects between normal mode and test mode register access. A[10] has an internal pull down resistor. A[10:0] share the same pins as some of the LENx[2:0] inputs. A[10:0] are selected when HW_ONLY is tied low.



Pin Name	Туре	Pin No.	Function
ALE/LEN4[2]	Input	A22	Address Latch Enable (ALE). This signal is active high and latches the address bus contents, A[10:0], when low. When ALE is high, the internal address latches are transparent. ALE allows the OCTLIU LT to interface to a multiplexed address/data bus. The ALE input has an internal pull up resistor.
			ALE shares the same pin as the LEN4[2] input. ALE is selected when HW_ONLY is tied low.
WRB/LEN5[0]	Input	D18	Active Low Write Strobe (WRB). This signal is low during a OCTLIU LT register write access. The D[7:0] bus contents are clocked into the addressed register on the rising WRB edge while CSB is low. Alternatively, the D[7:0] bus contents are clocked into the addressed register on the rising CSB edge while WRB is low.
			WRB shares the same pin as the LEN5[0] input. WRB is selected when HW_ONLY is tied low.
RDB/LEN5[1]	Input	C19	Active Low Read Enable (RDB). This signal is low during OCTLIU LT register read accesses. The OCTLIU LT drives the D[7:0] bus with the contents of the addressed register while RDB and CSB are low.
			RDB shares the same pin as the LEN5[1] input. RDB is selected when HW_ONLY is tied low.
CSB/LEN5[2]	Input	B20	Active Low Chip Select (CSB). CSB must be low to enable OCTLIU LT register accesses. CSB must go high at least once after power up to clear internal test modes. If CSB is not used, it should be tied to an inverted version of RSTB, in which case, RDB and WRB determine register accesses.
			CSB shares the same pin as the LEN5[2] input. CSB is selected when HW_ONLY is tied low.
INTB/LEN6[0]	Open- drain Output	D17	Active low Open-Drain Interrupt (INTB). This signal goes low when an unmasked interrupt event is detected on any of the internal interrupt sources. Note that INTB will remain low until all active, unmasked interrupt sources are acknowledged at their source at which time, INTB will tristate.
			INTB shares the same pin as the LEN6[0] input. INTB is selected when HW_ONLY is tied low.
D[0]/LEN6[1] D[1]/LEN6[2]	I/O	B19 A20	Bi-directional Data Bus (D[7:0]). This bus provides OCTLIU LT register read and write accesses.
D[2]/LEN7[0] D[3]/LEN7[1] D[4]/LEN7[2] D[5]/LEN8[0] D[6]/LEN8[1] D[7]/LEN8[2]		A19 B18 A18 D15 B17 C15	D[7:0] share the same pins as some of the LENx[2:0] inputs. D[7:0] are selected when HW_ONLY is tied low.
PO/SRDI	Output	D6	Programmable Output pin (PO). The programmable output pin is controlled by register 00EH, bit 7 (PO_EN). When PO_EN is set to logic 1, PO is set to logic 1. Otherwise when PO_EN is set to logic 0 PO is set to logic 0.
			PO shares the same pin as the SRDI output. PO is selected when HW_ONLY is tied low.



Pin Name	Туре	Pin No.	Function
PI/SRDO	Input	B4	Programmable Input pin (PI). The status programmable input pin is observed via register 00EH, bit 6 (PI_S). Reading the PI_S register latches the state of the PI input.
			PI shares the same pin as the SRDO input. PI is selected when HW_ONLY is tied low.
Hardware-Only Control Inte	rface		
HW_ONLY	Input	B1	The Hardware Only mode enable signal (HW_ONLY) selects between the microprocessor-controlled and hardware-only modes of operation. When HW_ONLY is tied low, the microprocessor interface is enabled. When HW_ONLY is tied high, the hardware-only control interface is enabled and the microprocessor interface is unused.
SRCASC	Input	В3	Serial PROM Cascade Control (SRCASC). When SRCASC is tied low, the OCTLIU LT acts as the Serial PROM master controller and the SREN, SRCLK, SRDI and SRDO pins should be connected to the serial PROM. When SRCASC is tied high, the OCTLIU LT acts as a Serial PROM cascade slave and the SREN, SRCLK and SRDO pins should be connected to the SRCEN, SRCCLK and SRCDO pins of another OCTLIU LT device upstream in the cascade.
SREN	I/O	C4	Serial PROM Enable (SREN). When operating as a Serial PROM master (SRCASC tied low), the SREN pin functions as an output and generates an active low chip select signal for the serial PROM. When operating as a Serial PROM slave (SRCASC tied high), the SREN pin functions as an input and indicates the validity of cascade data on the SRDO input.
	Ö		When configured as an output, SREN is updated on the falling edge of SRCLK. When configured as an input, SREN is sampled on the rising edge of SRCLK.
SRCLK	I/O	A3	Serial PROM Clock (SRCLK). When operating as a Serial PROM master (SRCASC tied low), the SRCLK pin functions as an output and generates a clock for the serial PROM. When operating as a Serial PROM slave (SRCASC tied high), the SRCLK pin functions as an input and is connected to the SRCCLK output of an OCTLIU LT device upstream in the serial PROM cascade.
SRDI/PO	Output	D6	Serial PROM Data In (SRDI). When operating as a Serial PROM master (SRCASC tied low), the SRDI output is used to send read commands to the serial PROM. When operating as a Serial PROM slave (SRCASC tied high), SRDI is unused.
LOS.			SRDI is updated on the falling edge of SRCLK. SRDI shares the same pin as the PO output. SRDI is selected when HW_ONLY is set to logic 1.



Pin Name	Туре	Pin No.	Function
SRDO/PI	Input	B4	Serial PROM Data Out (SRDO). When operating as a Serial PROM master (SRCASC tied low), the SRDO input receives data from the serial PROM. When operating as a Serial PROM slave (SRCASC tied high), the SRDO input receives data from the SRCDO output of an OCTLIU LT device upstream in the serial PROM cascade.
			SRDO is sampled on the rising edge of SRCLK.
			SRDO shares the same pin as the PI input. SRDO is selected when HW_ONLY is set to logic 1.
SRCEN	Output	C5	Serial PROM Cascade Enable (SRCEN). The SRCEN output is asserted when valid data is being output on SRCDO.
			SRCEN is updated on the falling edge of SRCCLK.
SRCCLK	Output	A4	Serial PROM Cascade Clock (SRCCLK). When operating as a Serial PROM master (SRCASC tied low), the SRCCLK output is a copy of the SRCLK output. When operating as a Serial PROM slave (SRCASC tied high), the SRCCLK output is a copy of the SRCLK input.
SRCDO	Output	B5	Serial PROM Cascade Data Out (SRCDO). The SRCDO output is a buffered, retimed copy of the SRDO input.
		-	SRCDO is updated on the falling edge of SRCCLK.
SRCODE	Input	C6	Serial PROM Code (SRCODE). The SRCODE input provides a means for controlling the execution of configuration instructions stored in the serial PROM. Instructions can be coded to execute only if SRCODE is logic 0, only if SRCODE is logic 1 or unconditionally. The SRCODE input thus allows the selection of two different configuration sequences within a single PROM load. This could be used, for example, to store two configurations for T1 and E1 operation within one serial PROM.



Pin Name	Туре	Pin No.	Function
LEN1[0]/A[0] LEN1[1]/A[1] LEN1[2]/A[2]	Input	E22 E21 E20	Line Length Build-out Select (LENn[2:0]). These signals can be preset to select one of eight different pulse templates to be used by the line transmitters, depending
LEN2[0]/A[3] LEN2[1]/A[4] LEN2[2]/A[5]		F19 D22 D21	on line length, etc. LENn[2:0] selects the pulse template for the line transmitter of octant #n. LENn[2:0] share the same pins as the microprocessor
LEN3[0]/A[6] LEN3[1]/A[7] LEN3[2]/A[8]		D20 E19 C22	interface signals. LENn[2:0] are selected when HW_ONLY is tied high. The LENn[2:0] inputs are latched following reset of the
LEN4[0]/A[9] LEN4[1]/A[10] LEN4[2]/ALE		C21 C20 A22	OCTLIU LT and any changes to their value will have no effect on the operation of OCTLIU LT until a subsequent reset.
LEN5[0]/WRB LEN5[1]/RDB LEN5[2]/CSB		D18 C19 B20	
LEN6[0]/INTB LEN6[1]/D[0] LEN6[2]/D[1]		D17 B19 A20	
LEN7[0]/D[2] LEN7[1]/D[3] LEN7[2]/D[4]		A19 B18 A18	Total Control of the
LEN8[0]/D[5] LEN8[1]/D[6] LEN8[2]/D[7]		D15 B17 C15	5
JTAG Interface			
TDO	Tristate Output	B2	Test Data Output (TDO). This signal carries test data out of the OCTLIU LT via the IEEE 1149.1 test access port. TDO is updated on the falling edge of TCK. TDO is a tri-state output that is tri-stated except when scanning of data is in progress.
TDI	Input	A1	Test Data Input (TDI). This signal carries test data into the OCTLIU LT via the IEEE 1149.1 test access port. TDI is sampled on the rising edge of TCK. TDI has an internal pull up resistor.
тск	Input	C2	Test Clock (TCK). This signal provides timing for test operations that can be carried out using the IEEE 1149.1 test access port.
TMS	Input	D3	Test Mode Select (TMS). This signal controls the test operations that can be carried out using the IEEE 1149.1 test access port. TMS is sampled on the rising edge of TCK. TMS has an internal pull up resistor.
TRSTB	Input	E4	Active low Test Reset (TRSTB). This signal provides an asynchronous OCTLIU LT test access port reset via the IEEE 1149.1 test access port. TRSTB is a Schmidt triggered input with an internal pull up resistor. TRSTB must be asserted during the power up sequence.
0			Note that if not used, TRSTB should be connected to the RSTB input.



Pin Name	Туре	Pin No.	Function
Analogue Power and Groun	d Pins	1	
TAVD1[1] TAVD1[2] TAVD1[3] TAVD1[4] TAVD1[5] TAVD1[6] TAVD1[6] TAVD1[7] TAVD1[8]	Analogue Power	L19	Transmit Analogue Power (TAVD1[8:1]). TAVD1[8:1] provide power for the transmit LIU analogue circuitry. TAVD1[8:1] should be connected to analogue +3.3 V.
TAVD2[1] TAVD2[2] TAVD2[3] TAVD2[4] TAVD2[5] TAVD2[6] TAVD2[7] TAVD2[8] TAVD3[1] TAVD3[2] TAVD3[3] TAVD3[4] TAVD3[5] TAVD3[6] TAVD3[6] TAVD3[7] TAVD3[8]	Analogue Power	L21 N20	Transmit Analogue Power (TAVD2[8:1], TAVD3[8:1]). TAVD2[8:1] and TAVD3[8:1] supply power for the transmit LIU current DACs. They should be connected to analogue +3.3 V.
CAVD	Analogue Power		Clock Synthesis Unit Analogue Power (CAVD). CAVD supplies power for the transmit clock synthesis unit. CAVD should be connected to analogue +3.3 V.
TAVS1[1] TAVS1[2] TAVS1[3] TAVS1[4] TAVS1[5] TAVS1[6] TAVS1[6] TAVS1[7] TAVS1[8]	Analogue Ground	K19	Transmit Analogue Ground (TAVS1[8:1]). TAVS1[8:1] provide ground for the transmit LIU analogue circuitry. TAVS1[8:1] should be connected to analogue GND.
TAVS2[1] TAVS2[2] TAVS2[3] TAVS2[4] TAVS2[5] TAVS2[6] TAVS2[7] TAVS2[8] TAVS3[1] TAVS3[2] TAVS3[3] TAVS3[4] TAVS3[5] TAVS3[6] TAVS3[6] TAVS3[7] TAVS3[8]	Analogue Ground	K20 P21	Transmit Analogue Ground (TAVS2[8:1], TAVS3[8:1]). TAVS2[8:1] and TAVS3[8:1] supply ground for the transmit LIU current DACs. They should be connected to analogue GND.



Pin Name	Туре	Pin No.	Function
CAVS	Analogue Ground	D14	Clock Synthesis Unit Analogue Ground (CAVS). CAVS supplies ground for the transmit clock synthesis unit. CAVS should be connected to analogue GND.
RAVD1[1] RAVD1[2] RAVD1[3] RAVD1[4] RAVD1[5] RAVD1[6] RAVD1[7] RAVD1[8]	Analogue Power	G22 K21 P20 T20 R2 N2 H2 H3	Receive Analogue Power (RAVD1[8:1]). RAVD1[8:1] supplies power for the receive LIU input equalizer. RAVD1[8:1] should be connected to analogue +3.3 V.
RAVD2[1] RAVD2[2] RAVD2[3] RAVD2[4] RAVD2[5] RAVD2[6] RAVD2[6] RAVD2[7] RAVD2[8]	Analogue Power	F21 H21 R20 U20 T2 P2 E1 E2	Receive Analogue Power (RAVD2[8:1]). RAVD2[8:1] supplies power for the receive LIU peak detect and slicer. RAVD2[8:1] should be connected to analogue +3.3 V.
RAVS1[1] RAVS1[2] RAVS1[3] RAVS1[4] RAVS1[5] RAVS1[6] RAVS1[7] RAVS1[8]	Analogue Ground	F22 J20 T22 U21 T1 P3 G2 D1	Receive Analogue Ground (RAVS1[8:1]). RAVS1[8:1] supplies ground for the receive LIU input equalizer. RAVS1[8:1] should be connected to analogue GND.
RAVS2[1] RAVS2[2] RAVS2[3] RAVS2[4] RAVS2[5] RAVS2[6] RAVS2[7] RAVS2[8]	Analogue Ground	G20 H20 T21 T19 T3 R1 F2 G4	Receive Analogue Ground (RAVS2[8:1]). RAVS2[8:1] supplies ground for the receive LIU peak detect and slicer. RAVS2[8:1] should be connected to analogue GND.
QAVD[1] QAVD[2] QAVD[3] QAVD[4]	Analogue Power	F20 AA13 T4 B10	Quiet Analogue Power (QAVD[4:1]). QAVD[4:1] supplies power for the core analogue circuitry. QAVD[4:1] should be connected to analogue +3.3 V.
QAVS[1] QAVS[2] QAVS[3] QAVS[4]	Analogue Ground	V21 AA8 F4 B15	Quiet Analogue Ground (QAVS[4:1]). QAVS[4:1] supplies ground for the core analogue circuitry. QAVS[4:1] should be connected to analogue GND.
Digital Power and Ground P	Pins		
VDD1V8[1] VDD1V8[2] VDD1V8[3] VDD1V8[4]	Power	A16 B9 W9 AA14	Core Power (VDD1V8[4:1]). The VDD1V8[4:1] pins should be connected to a well decoupled +1.8V DC power supply.



Pin Name	Туре	Pin No.	Function
VDD3V3[1] VDD3V3[2] VDD3V3[3] VDD3V3[4] VDD3V3[5] VDD3V3[6] VDD3V3[7] VDD3V3[9] VDD3V3[10] VDD3V3[11] VDD3V3[12] VDD3V3[13] VDD3V3[14] VDD3V3[15] VDD3V3[16] VDD3V3[17] VDD3V3[17] VDD3V3[17]	Power	B8	I/O Power (VDD3V3[19:1]). The VDD3V3[19:1] pins should be connected to a well decoupled +3.3V DC power supply.
VSS[1] VSS[2] VSS[3] VSS[4] VSS[5] VSS[6] VSS[7] VSS[8] VSS[9] VSS[10] VSS[11] VSS[11] VSS[12] VSS[13] VSS[14] VSS[15] VSS[16] VSS[17] VSS[18] VSS[19] VSS[20] VSS[21] VSS[22] VSS[23] VSS[24] VSS[25]	Ground	A17	Ground (VSS [25:1]). The VSS[25:1] pins should be connected to Ground.
NC1 NC2 NC3	Open	D4 W4 B14	These pins must be left unconnected.

Notes on Pin Descriptions

- 1. All OCTLIU LT inputs and bi-directionals present minimum capacitive loading.
- 2. All OCTLIU LT inputs and bi-directionals, when configured as inputs, tolerate TTL logic levels.
- All OCTLIU LT outputs and bi-directionals have at least 8 mA drive capability, except the LOS, LOS_L1, TDO and serial PROM interface outputs, which have at least 6 mA drive capability. The transmit analogue outputs (TXTIP and TXRING) have built-in short circuit current limiting.
- 4. Inputs RSTB, ALE, TMS, TDI and TRSTB have internal pull-up resistors.



- 5. Inputs A[10], RES_0[1], and RES_0[5] have internal pull-down resistors.
- All unused inputs should be connected to GROUND.
- 7. The 3.3 Volt power pins (i.e., TAVD1, TAVD2, TAVD3, CAVD, RAVD1, RAVD2, QAVD, and VDD3V3) will be collectively referred to as VDDall33 in this document.
- 8. Power to V_{DDall33} should be applied *before* power to the VDD1V8 pins is applied. Similarly, power to the VDD1V8 pins should be removed before power to VDDall33 is removed.
- 9. The V_{DDall33} voltage level should not be allowed to drop below the VDD1V8 voltage level except when VDD1V8 is not powered.
- 10. All analogue and digital ground pins (i.e., TAVS1, TAVS2, TAVS3, CAVS, QAVS, RAVS1, RAVS2 and VSS) must be connected to a common low impedance ground plane.

Document No.: PMC-2021612, Issue 5



9 Functional Description

9.1 Octants

The OCTLIU LT's eight E1/T1 line interface units operate independently and can be configured to operate uniquely. The octants do share a common XCLK clock input and internal clock synthesizer; hence only a single CSU configuration register is present. Additionally, all octants share a common E1/T1B mode register bit to select between T1 and E1 operation.

9.2 Receive Interface

The analogue receive interface is configurable to operate in both E1 and T1 short-haul and long-haul applications. Short-haul T1 is defined as transmission over less than 655 ft of cable. Short-haul E1 is defined as transmission on any cable that attenuates the signal by less than 6 dB.

For long-haul signals, unequalized long- or short-haul bipolar alternate mark inversion (AMI) signals are received as the differential voltage between the RXTIP and RXRING inputs. The OCTLIU LT typically accepts unequalized signals that are attenuated for both T1 and E1 signals and are non-linearly distorted by typical cables.

For short-haul, the slicing threshold is set to a fraction of the input signal's peak amplitude, and adapts to changes in this amplitude. The slicing threshold is programmable, and defaults to 50% for DSX-1 and E1 applications. Abnormally low input signals are detected when the input level is below a programmable threshold, which is typically 110 mV for E1 and 130 mV for T1.


9.3 Clock and Data Recovery (CDRC)

The Clock and Data Recovery function is provided by the Clock and Data Recovery (CDRC) block. The CDRC provides clock and PCM data recovery, B8ZS and HDB3 decoding, line code violation detection, and loss of signal detection. It recovers the clock from the incoming RZ data pulses using a digital phase-locked-loop and reconstructs the NRZ data. Loss of signal is indicated after a programmable threshold of consecutive bit periods of the absence of pulses on both the positive and negative line pulse inputs and is cleared after the occurrence of a single line pulse. An alternate loss of signal indication is provided which is cleared upon meeting a 1-in-8 pulse density criteria for T1 and a 1-in-4 pulse density criteria for E1. If enabled, a microprocessor interrupt is generated when a loss of signal is detected and when the signal returns. A line code violation is defined as a bipolar violation (BPV) for AMI-coded signals, is defined as a BPV that is not part of a zero substitution code for B8ZS-coded signals, and is defined as a bipolar violation of the same polarity as the last bipolar violation for HDB3-coded signals.

In T1 mode, the input jitter tolerance of the OCTLIU LT complies with the Bellcore Document TA-TSY-000170 and with the AT&T specification TR62411, as shown in Figure 7. The tolerance is measured with a QRSS sequence (2²⁰-1 with 14 zero restriction).



Figure 7 T1 Jitter Tolerance



For E1 applications, the input jitter tolerance complies with the ITU-T Recommendation G.823 "The Control of Jitter and Wander Within Digital Networks Which are Based on the 2048 kbit/s Hierarchy." Figure 8 illustrates this specification and the performance of the phase-locked loop.




Figure 8 Compliance with ITU-T Specification G.823 for E1 Input Jitter

SINEWAVE JITTER FREQUENCY, Hz - LOG SCALE

9.4 Receive Jitter Attenuator (RJAT)

The Receive Jitter Attenuator (RJAT) digital PLL attenuates the jitter present on the RXTIP/RXRING inputs. The attenuation is only performed when the RJATBYP register bit is a logic 0.

The jitter characteristics of the Receive Jitter Attenuator (RJAT) are the same as the Transmit Jitter Attenuator (TJAT).



9.5 T1 Inband Loopback Code Detector (IBCD)

The T1 Inband Loopback Code Detection function is provided by the IBCD block. This block detects the presence of either of two programmable INBAND LOOPBACK ACTIVATE and DEACTIVATE code sequences in the receive data stream. Each INBAND LOOPBACK code sequence is defined as the repetition of the programmed code in the PCM stream for at least 5.1 seconds. The detection algorithm tolerates more than the minimum number of discrepancy bits in order to detect framed PCM data in the presence of a 10-2 bit error rate. The code sequence detection and timing is compatible with the specifications defined in T1.403-1993, TA-TSY-000312, and TR-TSY-000303. LOOPBACK ACTIVATE and DEACTIVATE code indication is provided through internal register bits. An interrupt is generated to indicate when either code status has changed.

9.6 T1 Pulse Density Violation Detector (PDVD)

The Pulse Density Violation Detection function is provided by the PDVD block. The block detects pulse density violations of the requirement that there be N ones in each and every time window of 8(N+1) data bits (where N can equal 1 through 23). The PDVD also detects periods of 16 consecutive zeros in the incoming data. Pulse density violation detection is provided through an internal register bit. An interrupt is generated to signal a 16 consecutive zero event, and/or a change of state on the pulse density violation indication.

9.7 Performance Monitor Counters (PMON)

The Performance Monitor block accumulates line code violation events with a saturating counter over consecutive intervals as defined by the period between writes to trigger registers (typically 1 second). When the trigger is applied, the PMON transfers the counter value into holding registers and resets the counter to begin accumulating events for the interval. The counter is reset in such a manner that error events occurring during the reset are not missed.

Triggering a counter transfer within an octant is performed by writing to any counter register location within the octant or by writing to the "Line Interface Interrupt Source #1 / PMON Update" register.

9.8 Pseudo Random Binary Sequence Generation and Detection (PRBS)

The Pseudo Random Binary Sequence Generator/Detector (PRBS) block is a software selectable PRBS generator and checker for 2^{11} -1, 2^{15} -1 or 2^{20} -1 PRBS polynomials for use in the T1 and E1 links. PRBS patterns may be generated and detected in either the transmit or receive directions.



The PRBS block can perform an auto synchronization to the expected PRBS pattern and accumulates the total number of bit errors in two 24-bit counters. The error count accumulates over the interval defined by successive writes to the Line Interface Interrupt Source #1 / PMON Update register. When an accumulation is forced, the holding register is updated, and the counter reset to begin accumulating for the next interval. The counter is reset in such a way that no events are missed. The data is then available in the Error Count registers until the next accumulation.

9.9 T1 Inband Loopback Code Generator (XIBC)

The T1 Inband Loopback Code Generator (XIBC) block generates a stream of inband loopback codes (IBC) to be inserted into a T1 data stream. The IBC stream consists of continuous repetitions of a specific code. The contents of the code and its length are programmable from 3 to 8 bits.

9.10 Pulse Density Enforcer (XPDE)

The Pulse Density Enforcer function is provided by the XPDE block. Pulse density enforcement is enabled by a register bit within the XPDE.

This block monitors the digital output of the transmitter and detects when the stream is about to violate the ANSI T1.403 12.5% pulse density rule over a moving 192-bit window. If a density violation is detected, the block can be enabled to insert a logic 1 into the digital stream to ensure the resultant output no longer violates the pulse density requirement. When the XPDE is disabled from inserting logic 1s, the digital stream from the transmitter is passed through unaltered.

9.11 Transmit Jitter Attenuator (TJAT)

The Transmit Jitter Attenuation function is provided by a digital phase lock loop and 80-bit deep FIFO. The depth of the 80-bit FIFO is fully programmable, to allow the depth to be optimized for low latency applications. The TJAT receives jittery, dual-rail data in NRZ format on two separate inputs, which allows bipolar violations to pass through the block uncorrected. The incoming data streams are stored in a FIFO timed to the transmit clock. The respective input data emerges from the FIFO timed to the jitter attenuated clock.

The jitter attenuator generates the jitter-free 1.544 MHz or 2.048 MHz Transmit clock output by adjusting the Transmit clock's phase in 1/96 UI increments to minimize the phase difference between the generated Transmit clock and input data clock to TJAT. Jitter fluctuations in the phase of the input data clock are attenuated by the phase-locked loop within TJAT so that the frequency of Transmit clock is equal to the average frequency of the input data clock. For T1 applications, to best fit the jitter attenuation transfer function recommended by TR 62411, phase fluctuations with a jitter frequency above 5.7 Hz are attenuated by 6 dB per octave of jitter frequency. Wandering phase fluctuations with frequencies below 5.7 Hz are tracked by the generated Transmit clock. In E1 applications, the corner frequency is 7.6 Hz. To provide a smooth flow of data out of TJAT, the Transmit clock is used to read data out of the FIFO.



If the FIFO read pointer (timed to the Transmit clock) comes within one bit of the write pointer (timed to the input data clock), TJAT will track the jitter of the input clock. This permits the phase jitter to pass through unattenuated, inhibiting the loss of data.

9.11.1 Jitter Characteristics

The TJAT Block provides excellent jitter tolerance and jitter attenuation while generating minimal residual jitter. It can accommodate up to 61 Unit Intervals peak-to-peak (UIpp) of input jitter at jitter frequencies above 5.7 Hz (7.6 Hz for E1). For jitter frequencies below 5.7 Hz (7.6 Hz for E1), more correctly called wander, the tolerance increases 20 dB per decade. In most applications the TJAT Block will limit jitter tolerance at lower jitter frequencies only. For high frequency jitter, above 10 kHz for example, other factors such as clock and data recovery circuitry may limit jitter tolerance and must be considered. For low frequency wander, below 10 Hz for example, other factors such as slip buffer hysteresis may limit wander tolerance and must be considered. The TJAT block meets the stringent low frequency jitter tolerance requirements of AT&T TR 62411 and thus allows compliance with this standard and the other less stringent jitter tolerance standards cited in the references.

TJAT exhibits negligible jitter gain for jitter frequencies below 5.7 Hz (7.6 Hz for E1), and attenuates jitter at frequencies above 5.7 Hz (7.6 Hz for E1) by 20 dB per decade. In most applications, the TJAT block will determine jitter attenuation for higher jitter frequencies only. Wander, below 10 Hz for example, will essentially be passed unattenuated through TJAT. Jitter, above 10 Hz for example, will be attenuated as specified, however, outgoing jitter may be dominated by the generated residual jitter in cases where incoming jitter is insignificant. This generated residual jitter is directly related to the use of a 1/96 UI phase adjustment quantum. TJAT meets the jitter attenuation requirements of AT&T TR 62411. The block allows the implied jitter attenuation requirements for a TE or NT1 given in ANSI Standard T1.408, and the implied jitter attenuation requirements for a type II customer interface given in ANSI T1.403 to be met.

9.11.2 Jitter Tolerance


Jitter tolerance is the maximum input phase jitter at a given jitter frequency that a device can accept without exceeding its linear operating range, or corrupting data. For TJAT, the input jitter tolerance is 61 Unit Intervals peak-to-peak (UIpp) with a worst case frequency offset of 354 Hz. It is 80 UIpp with no frequency offset. The frequency offset is the difference between the frequency of XCLK and that of the input data clock.

Note

The jitter tolerance is dependent on the TJAT FIFO depth. The numbers quoted above are achieved
with the FIFO set to the maximum depth of 80 bits (i.e. the FIFOMAP[5:0] register bits in the TJAT
Interrupt Status and FIFOMAP register are set to 00H).



Figure 9 TJAT Jitter Tolerance



The accuracy of the XCLK frequency and that of the TJAT PLL reference input clock used to generate the jitter-free Transmit clock output have an effect on the minimum jitter tolerance. Given that the TJAT PLL reference clock accuracy can be ± 200 Hz and that the XCLK input accuracy can be ± 50 ppm, the minimum jitter tolerance for various differences between the frequency of PLL reference clock and XCLK are shown in Figure 10.





Figure 10 TJAT Minimum Jitter Tolerance vs. XCLK Accuracy

9.11.3 Jitter Transfer

For T1 applications, the output jitter for jitter frequencies from 0 to 5.7 Hz (7.6 Hz for E1) is no more than 0.1 dB greater than the input jitter, excluding residual jitter. Jitter frequencies above 5.7 Hz (7.6 Hz for E1) are attenuated at a level of 6 dB per octave, as shown in Figure 11. The figure is valid for the case where the N1 = 2FH in the TJAT Jitter Attenuator Divider N1 Control register and N2 = 2FH in the TJAT Divider N2 Control register. The JAT corner frequency is a function of the N1/N2 divisor settings.

Figure 11 TJAT Jitter Transfer



T1

In the non-attenuating mode, when the FIFO is within one UI of overrunning or underrunning, the tracking range is 1.48 MHz to 1.608 MHz.

The guaranteed linear operating range for the jittered input clock is $1.544 \text{ MHz} \pm 200 \text{ Hz}$ with worst case jitter (61 UIpp), and maximum system clock frequency offset (\pm 50 ppm). The nominal range is $1.544 \text{ MHz} \pm 963 \text{ Hz}$ with no jitter or system clock frequency offset.

E1

In the non-attenuating mode, when the FIFO is within one UI of overrunning or underrunning, the tracking range is 2.13 MHz to 1.97 MHz.

The guaranteed linear operating range for the jittered input clock is $2.048 \text{ MHz} \pm 300 \text{ Hz}$ with worst case jitter (61 UIpp), and maximum system clock frequency offset (\pm 50 ppm). The nominal range is $2.048 \text{ MHz} \pm 1277 \text{ Hz}$ with no jitter or system clock frequency offset.

Jitter Generation

In the absence of input jitter, the output jitter shall be less than 0.025 UIpp. This complies with the AT&T TR 62411 requirement of less than 0.025 UIpp of jitter generation.



9.12 Line Transmitter

The line transmitter generates Alternate Mark Inversion (AMI) transmit pulses suitable for use in the DSX-1 (short haul T1), short haul E1, long haul T1 and long haul E1 environments. The voltage pulses are produced by applying a current to a known termination (termination resistor plus line impedance). The use of current (instead of a voltage driver) simplifies transmit Input Return Loss (IRL), transmit short circuit protection (none needed) and transmit tri-stating.

The output pulse shape is synthesized digitally with current digital-to-analogue (DAC) converters, which produce 24 samples per symbol. The current DAC's produce differential bipolar outputs that directly drive the TXTIP1[x], TXTIP2[x], TXRING1[x] and TXRING2[x] pins. The current output is applied to a terminating resistor and line-coupling transformer in a differential manner, which when viewed from the line side of the transformer produce the output pulses at the required levels and ensures a small positive to negative pulse imbalance.

The pulse shape is user programmable. For T1 short haul, the cable length between the OCTLIU LT and the cross-connect (where the pulse template specifications are given) greatly affects the resulting pulse shapes. Hence, the data applied to the converter must account for different cable lengths. For CEPT E1 applications the pulse template is specified at the transmitter, thus only one setting is required. For T1 long haul with a LBO of 7.5 dB the previous bits affect what the transmitter must drive to compensate for inter-symbol interference; for LBO's of 15 dB or 22.5 dB the previous 3 or 4 bits affect what the transmitter must send out.

Refer to the Operation section for details on creating the synthesized pulse shape.

9.13 Timing Options (TOPS)

The Timing Options block provides a means of selecting the source of the internal input clock to the TJAT block, and the reference clock for the TJAT digital PLL.



9.14 External Analogue Interface Circuits

Figure 12 External Analogue Interface Circuits




Figure 12 gives the recommended external protection circuitry for designs required to meet the major surge immunity and electrical safety standards including FCC Part 68, UL1950, and Bellcore TR-NWT-001089.

For systems not requiring phantom feed or inter-building line protection, the Bi-directional Transient Surge Suppressors (Z1-Z4), their associated ground connection and the center tap of the transformer can be removed from the circuit.

See Table 1 for the descriptions of components for Figure 12.

Note that the crowbar devices (Z1 - Z4) are not required if the transformer's isolation rating is not exceeded.



Table 1 External Component Descriptions

Component	Description	Part #	Source
R1	36.0Ω ±1%, 0.25W Resistor	ERJ-14NF36R0U	Panasonic
R2	27.0Ω ±1%, 0.25W Resistor	ERJ-14NF27R0U	Panasonic
D1	Surge Protector Diode Array	SRDA3.3-4	Semtech
T1 & T2	1:2 CT Transformers	T9023	Pulse
Z1 – Z4	Bi-directional Transient Surge Suppressors	P1800SC	Teccor
Z5 – Z6	Bi-directional Transient Surge Suppressors	P0720SC	Teccor
L1 & L2	Dual Choke, 47µH	PE-68624	Pulse
F1 – F4	Telecom/Time Lag Fuses	F1250T	Teccor

When operating in E1 mode with 75 Ω cable, a 1:1.58 turns ratio transformer is specified in the above table. It is in fact also possible to use a 1:2 turns ratio transformer, in which case the value of R1 must be changed to 22.0 Ω ±1% and the value of R2 must be changed to 18.0 Ω ±1%.

9.15 Scaleable Bandwidth Interconnect Transport (SBI TR) Interface

The Scaleable Bandwidth Interconnect Transport (SBI TR) Bus is a synchronous, time-division multiplexed bus designed to transfer, in a pin-efficient manner, data belonging to a number of independently timed links of varying bandwidth. The bus is timed to a reference 19.44MHz clock, a 2 kHz (or fraction thereof) frame pulse and synchronization pulse. All sources and sinks of data on the bus are timed to the reference clock, frame pulse and synchronization pulse.

The SBI TR Bus is a parallel bus that can be used as alternative to SBI in applications where latency is of concern. The SBI TR is used to transfer link information consisting of data, alarm and link rate information with minimum latency.

Note that the OCTLIU LT SBI TR DROP bus uses the DFULL to flow control.

The multiplexed links are separated into three groups. Each group may be configured independently to carry up to 28 T1/J1s or 21 E1s. The OCTLIU LT may be configured to use any eight T1/J1 links or any eight E1 links from any of the three groups. The eight links need not all be selected from the same group. A single OCTLIU LT device cannot, however, use T1/J1 and E1 links simultaneously.

9.16 Scaleable Bandwidth Interconnect (SBI) Interface

The Scaleable Bandwidth Interconnect is a synchronous, time-division multiplexed bus designed to transfer, in a pin-efficient manner, data belonging to a number of independently timed links of varying bandwidth. The bus is timed to a reference 19.44MHz clock and a 2 kHz (or fraction thereof) frame pulse. All sources and sinks of data on the bus are timed to the reference clock and frame pulse.



Timing is communicated across the Scaleable Bandwidth Interconnect by floating data structures. Payload indicator signals in the SBI control the position of the floating data structure and therefore the timing. When sources are running faster than the SBI the floating payload structure is advanced by an octet by passing an extra octet in the V3 octet locations (H3 octet for DS3 mappings which are not used by the OCTLIU LT). When the source is slower than the SBI the floating payload is retarded by leaving the octet after the V3 or H3 octet unused. Both these rate adjustments are indicated by the SBI control signals.

The SBI multiplexing structure is modeled on the SONET/SDH standards. The SONET/SDH virtual tributary structure is used to carry T1/J1 and E1 links. Unchannelized DS3 payloads (not used by OCTLIU LT) follow a byte synchronous structure modeled on the SONET/SDH format.

The SBI structure uses a locked SONET/SDH structure fixing the position of the TUG-3/TU-3 relative to the STS-3/STM-1 transport frame. The SBI is also of fixed frequency and alignment as determined by the reference clock (REFCLK) and frame indicator signal (C1FP). Frequency deviations are compensated by adjusting the location of the T1/J1/E1/DS3 channels using floating tributaries as determined by the V5 indicator and payload signals (DV5, AV5, DPL and APL). Note that the OCTLIU LT always operates as a clock slave on the SBI DROP bus and as a clock master on the SBI ADD bus, i.e. it does not support the AJUST_REQ and DJUST_REQ timing adjustment request signals defined in the SBI bus specification.

The multiplexed links are separated into three Synchronous Payload Envelopes (SPE). Each envelope may be configured independently to carry up to 28 T1/J1s, 21 E1s or a DS3. The OCTLIU LT may be configured to use any eight T1/J1 tributaries or any eight E1 tributaries from any of the three SPE's. The eight tributaries need not all be selected from the same SPE. A single OCTLIU LT device cannot, however, use T1/J1 and E1 tributaries simultaneously.

9.17 SBI Extractor and PISO

The SBI Extract block receives data from the either the SBI or the SBI TR DROP BUS and converts it to serial bit streams for transmission. The SBI Extract block may be configured to enable or disable extraction of individual tributaries/links within the SBI/SBI TR DROP bus. It may also be configured to generate an all-1s output to the transmit LIU when an alarm indication is signaled for a particular tributary/link via the SBI bus.


9.18 SBI Inserter and SIPO

The SBI Insert block receives serial data from the LIU octants and inserts it on the either the SBI or SBI TR ADD BUS. The SBI Insert block may be configured to enable or disable transmission of individual tributaries/links on to the SBI/SBI TR ADD bus.

9.19 Serial PROM Interface

The serial PROM interface is used to configure the OCTLIU LT in the absence of a microprocessor. A single SPI-compatible serial PROM can be used to configure a number of OCTLIU LT devices simultaneously (provided all such devices are intended to be configured identically) by connecting the devices in a cascade as shown in Figure 13.

Figure 13 Serial PROM Cascade Interface



SPI-compatible PROMs are organized as n x 8-bit words. The contents of the PROM are read sequentially starting at address 0 and continuing until a specially coded stop command is encountered. Each configuration command is coded in 3-bytes as follows:

Figure 14 Serial PROM Command Format

Code1	Code0	Reg[13:8]
Reg[7:0)]	O .
Data[7:	0]	
	0	

Reg[13:0] specifies one of the OCTLIU LT registers defined in Table 4. Data[7:0] is the value to be written to the specified register. Commands are interpreted depending on the Code1 and Code0 bits as follows:

Table 2 Serial PROM Commands - Code Bits

Code1	Code0	Action			
0	0	Special Command			
0	1	Write Data[7:0] to Reg[13:0] only if SRCODE = 0			
1	0 0	Write Data[7:0] to Reg[13:0] only if SRCODE = 1			
1	1	Write Data[7:0] to Reg[13:0] regardless of value of SRCODE			

The SRCODE input to OCTLIU LT provides a means to execute configuration instructions conditionally. Two different configuration sequences can be stored in a single PROM (for T1 or E1 operation, for example) and the SRCODE input used to select which one will be applied. Different OCTLIU LT devices in a cascade can have their SRCODE inputs set to different values.

When Code1 = Code0 = '0', the Reg[13:0] and Data[7:0] fields are interpreted as a special command, not as a register/data pair. The following special commands are defined:



Table 3 Serial PROM Special Commands

Reg[13:0]	Action
3FFB	Resume acting upon register write commands. Only meaningful if a 3FFD command (see below) has previously been received.
3FFC	No-op.
3FFD	Ignore subsequent register write commands. This command is only acted upon by the first OCTLIU LT in the cascade which receives it and which is not already ignoring register write commands. The OCTLIU LT which acts upon this command does not propagate the command down the cascade, but instead substitutes the 3FFC special command.
3FFE	Pause for Data[7:0] x 4096 XCLK periods before reading next PROM command.
3FFF	Stop, i.e. configuration of OCTLIU LT has finished.

The 'ignore subsequent register write commands' command can be used to configure multiple OCTLIU LT's in a cascade individually (for example, to allocate different SBI tributaries to different OCTLIU LT devices). It provides a means to progressively 'switch off' each device in the cascade once it has been configured. Consider for example the following sequence of configuration commands:

Command (hex)	Explanation
C00102	Write 02 to register 01 of all devices in the cascade, regardless of SRCODE.
: :	(Subsequent configuration commands are acted upon by all devices in the cascade.)
3FFD00	First device in cascade ignores all further register writes.
C00103 :	Write 03 to register 01 of all devices in the cascade except the first, regardless of SRCODE.
: :	(Subsequent configuration commands are acted upon by all devices in the cascade except the first.)
3FFD00	Second device in cascade ignores all further register writes.
C00104 :	Write 04 to register 01 of all devices in the cascade except the first two, regardless of SRCODE.
: :	(Subsequent configuration commands are acted upon by all devices in the cascade except the first and second.)

The pause command can be used, for example, to allow the clock synthesis circuitry within the CSD block time to stabilize before configuring the rest of the device.

9.20 JTAG Test Access Port

The JTAG Test Access Port block provides JTAG support for boundary scan. The standard JTAG EXTEST, SAMPLE, BYPASS, IDCODE and STCTEST instructions are supported.

9.21 Microprocessor Interface

The Microprocessor Interface Block provides normal and test mode registers, the interrupt logic, and the logic required to connect to the Microprocessor Interface. The normal mode registers are required for normal operation, and test mode registers are used to enhance the testability of the OCTLIU LT.



10 Normal Mode Register Description

Normal mode registers are used to configure and monitor the operation of the OCTLIU LT. Normal mode registers (as opposed to test mode registers) are selected when A[10] is low.

The Register Memory Map in Table 4 below shows where the normal mode registers are accessed. The OCTLIU LT contains 1 set of master configuration, SBI, SBI TR, and CSU registers and 8 sets of T1/E1 LIU registers. Where only 1 set is present, the registers apply to the entire device. Where 8 sets are present, each set of registers apply to a single octant of the OCTLIU LT. By convention, where 8 sets of registers are present, address space 000H - 07FH applies to octant #1, 080H - 0FFH applies to octant #2, etc, up to 380H - 3FFH for octant #8.

On reset the OCTLIU LT defaults to T1 mode. For proper operation some register configuration is expected. By default interrupts will not be enabled, and automatic alarm generation is disabled.

Notes on Normal Mode Register Bits:

- 1. Writing values into unused register bits has no effect. Reading back unused bits can produce either a logic 1 or a logic 0; hence, unused register bits should be masked off by software when read.
- 2. All configuration bits that can be written into can also be read back. This allows the processor controlling the OCTLIU LT to determine the programming state of the chip.
- 3. Writeable normal mode register bits are cleared to zero upon reset unless otherwise noted.
- Writing into read-only normal mode register bit locations does not affect OCTLIU LT operation unless otherwise noted.
- Certain register bits are reserved. These bits are associated with functions that are unused in this
 application. To ensure that the OCTLIU LT operates as intended, reserved register bits must only be
 written with their default values unless otherwise stated. Similarly, writing to reserved registers should
 be avoided unless otherwise stated.

10.1 Normal Mode Register Memory Map

Table 4 Normal Mode Register Memory Map

Addr	Mode	Register
000H		Reset / Revision ID / Device ID
080H, 100H, 180H, 200H, 280H, 300H, 380H		Reserved
001H		Global Configuration / Clock Monitor
081H, 101H, 181H, 201H, 281H, 301H, 381H		Reserved
002H		Master Interrupt Source #1
082H, 102H, 182H, 202H, 282H, 302H, 382H		Reserved
003H		Master Interrupt Source #2
083H, 103H, 183H, 203H, 283H, 303H, 383H		Reserved
004H		Master Test Control #1



Addr	Mode	Register
084H, 104H, 184H, 204H, 284H, 304H, 384H		Reserved
005H		Master Test Control #2
085H, 105H, 185H, 205H, 285H, 305H, 385H		Reserved
006H		CSU Configuration
086H, 106H, 186H, 206H, 286H, 306H, 386H		Reserved
007H		CSU Reserved
087H, 107H, 187H, 207H, 287H, 307H, 387H		Reserved
008H, 088H, 108H, 188H, 208H, 288H, 308H, 388H		Receive Line Interface Configuration #1
009H, 089H, 109H, 189H, 209H, 289H, 309H, 389H		Receive Line Interface Configuration #2
00AH, 08AH, 10AH, 18AH, 20AH, 28AH, 30AH, 38AH		Transmit Line Interface Configuration
00BH, 08BH, 10BH, 18BH, 20BH, 28BH, 30BH, 38BH		Transmit Line Interface Timing Options / Clock Monitor / Pulse Template Selection
00CH, 08CH, 10CH, 18CH, 20CH, 28CH, 30CH, 38CH		Line Interface Interrupt Source #1 / PMON Update
00DH, 08DH, 10DH, 18DH, 20DH, 28DH, 30DH, 38DH		Line Interface Interrupt Source #2
00EH, 08EH, 10EH, 18EH, 20EH, 28EH, 30EH, 38EH	il.	Line Interface Diagnostics
00FH, 08FH, 10FH, 18FH, 20FH, 28FH, 30FH, 38FH	000	Line Interface PRBS Position
010H – 03FH		Reserved
090H – 0BFH		Reserved
110H – 13FH		Reserved
190H – 1BFH		Reserved
210H – 23FH		Reserved
290H – 2BFH		Reserved
310H	SBI TR	INSBI TR Control
311H-312H	SBI TR	INSBI TR Reserved
313H	SBI TR	INSBI TR Page A Octant to Link Mapping #1
314H	SBI TR	INSBI TR Page A Octant to Link Mapping #2
315H	SBI TR	INSBI TR Page A Octant to Link Mapping #3
316H	SBI TR	INSBI TR Page A Octant to Link Mapping #4
317H	SBI TR	INSBI TR Page A Octant to Link Mapping #5
318H	SBI TR	INSBI TR Page A Octant to Link Mapping #6
319H	SBI TR	INSBI TR Page A Octant to Link Mapping #7
31AH	SBI TR	INSBI TR Page A Octant to Link Mapping #8
31BH	SBI TR	INSBI TR Page B Octant to Link Mapping #1



Addr	Mode	Register
31CH	SBI TR	INSBI TR Page B Octant to Link Mapping #2
31DH	SBI TR	INSBI TR Page B Octant to Link Mapping #3
31EH	SBI TR	INSBI TR Page B Octant to Link Mapping #4
31FH	SBI TR	INSBI TR Page B Octant to Link Mapping #5
320H	SBI TR	INSBI TR Page B Octant to Link Mapping #6
321H	SBI TR	INSBI TR Page B Octant to Link Mapping #7
322H	SBI TR	INSBI TR Page B Octant to Link Mapping #8
323H	SBI TR	INSBI TR Link Enable
324H-331H	SBI TR	INSBI TR Reserved
332H	SBI TR	INSBI TR Master Interrupt Status
333H	SBI TR	INSBI TR Bus Master Control
334H	SBI TR	INSBI TR Group 1 Global Disable #1
335H	SBI TR	INSBI TR Group 1 Global Disable #2
336H	SBI TR	INSBI TR Group 1 Global Disable #3
337H	SBI TR	INSBI TR Group 1 Global Disable #4
338H	SBI TR	INSBI TR Group 2 Global Disable #1
339H	SBI TR	INSBI TR Group 2 Global Disable #2
33AH	SBI TR	INSBI TR Group 2 Global Disable #3
33BH	SBI TR	INSBI TR Group 2 Global Disable #4
33CH	SBI TR	INSBI TR Group 3 Global Disable #1
33DH	SBI TR	INSBI TR Group 3 Global Disable #2
33EH	SBI TR	INSBI TR Group 3 Global Disable #3
33FH	SBI TR	INSBI TR Group 3 Global Disable #4
390H	SBI TR	EXSBI TR Control
391H	SBI TR	EXSBI TR PISO Underrun Interrupt Status
392H	SBI TR	EXSBI TR PISO Overrun Interrupt Status
393H	SBI TR	EXSBI TR Parity Error Interrupt Reason
394H	SBI TR	EXSBI TR Reserved
395H	SBI TR	EXSBI TR Master Interrupt Status
396H-397H	SBI TR	EXSBI TR Reserved
398H	SBI TR	EXSBI TR Link Enable
399H – 39EH	SBI TR	EXSBI TR Reserved
39FH	SBI TR	EXSBI TR Link Overrun Enable
3A0H	SBI TR	EXSBI TR Link Control #1
3A1H	SBI TR	EXSBI TR Link Control #2
3A2H	SBI TR	EXSBI TR Link Control #3
3A3H	SBI TR	EXSBI TR Link Control #4
3A4H	SBI TR	EXSBI TR Link Control #5
3A5H	SBI TR	EXSBI TR Link Control #6
3A6H	SBI TR	EXSBI TR Link Control #7



Addr	Mode	Register
3A7H	SBI TR	EXSBI TR Link Control #8
3A8H	SBI TR	EXSBI TR Page A Octant to Link Mapping #1
3A9H	SBI TR	EXSBI TR Page A Octant to Link Mapping #2
3AAH	SBI TR	EXSBI TR Page A Octant to Link Mapping #3
3ABH	SBI TR	EXSBI TR Page A Octant to Link Mapping #4
3ACH	SBI TR	EXSBI TR Page A Octant to Link Mapping #5
3ADH	SBI TR	EXSBI TR Page A Octant to Link Mapping #6
3AEH	SBI TR	EXSBI TR Page A Octant to Link Mapping #7
3AFH	SBI TR	EXSBI TR Page A Octant to Link Mapping #8
3B0H	SBI TR	EXSBI TR Page B Octant to Link Mapping #1
3B1H	SBI TR	EXSBI TR Page B Octant to Link Mapping #2
3B2H	SBI TR	EXSBI TR Page B Octant to Link Mapping #3
3B3H	SBI TR	EXSBI TR Page B Octant to Link Mapping #4
3B4H	SBI TR	EXSBI TR Page B Octant to Link Mapping #5
3B5H	SBI TR	EXSBI TR Page B Octant to Link Mapping #6
3B6H	SBI TR	EXSBI TR Page B Octant to Link Mapping #7
3B7H	SBI TR	EXSBI TR Page B Octant to Link Mapping #8
3B8H	SBI TR	EXSBITR PISO Depth/Minimum Depth Link #1
3B9H	SBI TR	EXSBI TR PISO Depth/Minimum Depth Link #2
ЗВАН	SBI TR	EXSBI TR PISO Depth/Minimum Depth Link #3
3BBH	SBI TR	EXSBI TR PISO Depth/Minimum Depth Link #4
3BCH	SBI TR	EXSBI TR PISO Depth/Minimum Depth Link #5
3BDH	SBI TR	EXSBI TR PISO Depth/Minimum Depth Link #6
звен	SBI TR	EXSBI TR PISO Depth/Minimum Depth Link #7
3BFH	SBI TR	EXSBI TR PISO Depth/Minimum Depth Link #8
310H	SBI	INSBI Control
311H	SBI	INSBI FIFO Underrun Interrupt Status
312H	SBI	INSBI FIFO Overrun Interrupt Status
313H	SBI	INSBI Page A Octant to Tributary Mapping #1
314H	SBI	INSBI Page A Octant to Tributary Mapping #2
315H	SBI	INSBI Page A Octant to Tributary Mapping #3
316H	SBI	INSBI Page A Octant to Tributary Mapping #4
317H	SBI	INSBI Page A Octant to Tributary Mapping #5
318H	SBI	INSBI Page A Octant to Tributary Mapping #6
319H	SBI	INSBI Page A Octant to Tributary Mapping #7
31AH	SBI	INSBI Page A Octant to Tributary Mapping #8
31BH	SBI	INSBI Page B Octant to Tributary Mapping #1
31CH	SBI	INSBI Page B Octant to Tributary Mapping #2
31DH	SBI	INSBI Page B Octant to Tributary Mapping #3
31EH	SBI	INSBI Page B Octant to Tributary Mapping #4



Addr	Mode	Register
31FH	SBI	INSBI Page B Octant to Tributary Mapping #5
320H	SBI	INSBI Page B Octant to Tributary Mapping #6
321H	SBI	INSBI Page B Octant to Tributary Mapping #7
322H	SBI	INSBI Page B Octant to Tributary Mapping #8
323H	SBI	INSBI Link Enable
324H	SBI	INSBI Link Enable Busy
325H	SBI	INSBI Tributary Control #1
326H	SBI	INSBI Tributary Control #2
327H	SBI	INSBI Tributary Control #3
328H	SBI	INSBI Tributary Control #4
329H	SBI	INSBI Tributary Control #5
32AH	SBI	INSBI Tributary Control #6
32BH	SBI	INSBI Tributary Control #7
32CH	SBI	INSBI Tributary Control #8
32DH	SBI	INSBI Minimum Depth
32EH	SBI	INSBI FIFO Thresholds
32FH-330H	SBI	INSBI Reserved
331H	SBI	INSBI Depth Check and Interrupt Status
332H	SBI	INSBI Master Interrupt Status
333H-33FH	SBI	INSBI Reserved
390H	SBI	EXSBI Control
391H	SBI	EXSBI PISO Underrun Interrupt Status
392H	SBI	EXSBI PISO Overrun Interrupt Status
393H	SBI	EXSBI Parity Error Interrupt Reason
394H	SBI	EXSBI Depth Check and Interrupt Status
395H	SBI	EXSBI Master Interrupt Status
396H	SBI	EXSBI Minimum Depth
397H	SBI	EXSBI FIFO Thresholds
398H	SBI	EXSBI Link Enable
399H	SBI	EXSBI Link Enable Busy
39AH – 39FH	SBI	EXSBI Reserved
3A0H	SBI	EXSBI Tributary Control #1
3A1H	SBI	EXSBI Tributary Control #2
3A2H	SBI	EXSBI Tributary Control #3
3A3H	SBI	EXSBI Tributary Control #4
3A4H	SBI	EXSBI Tributary Control #5
3A5H	SBI	EXSBI Tributary Control #6
3A6H	SBI	EXSBI Tributary Control #7
3A7H	SBI	EXSBI Tributary Control #8
3A8H	SBI	EXSBI Page A Octant to Tributary Mapping #1



Addr	Mode	Register
3A9H	SBI	EXSBI Page A Octant to Tributary Mapping #2
ЗААН	SBI	EXSBI Page A Octant to Tributary Mapping #3
ЗАВН	SBI	EXSBI Page A Octant to Tributary Mapping #4
3ACH	SBI	EXSBI Page A Octant to Tributary Mapping #5
3ADH	SBI	EXSBI Page A Octant to Tributary Mapping #6
3AEH	SBI	EXSBI Page A Octant to Tributary Mapping #7
3AFH	SBI	EXSBI Page A Octant to Tributary Mapping #8
3B0H	SBI	EXSBI Page B Octant to Tributary Mapping #1
3B1H	SBI	EXSBI Page B Octant to Tributary Mapping #2
3B2H	SBI	EXSBI Page B Octant to Tributary Mapping #3
3B3H	SBI	EXSBI Page B Octant to Tributary Mapping #4
3B4H	SBI	EXSBI Page B Octant to Tributary Mapping #5
3B5H	SBI	EXSBI Page B Octant to Tributary Mapping #6
3B6H	SBI	EXSBI Page B Octant to Tributary Mapping #7
3B7H	SBI	EXSBI Page B Octant to Tributary Mapping #8
3B8H-3BFH	SBI	EXSBI Reserved
040H, 0C0H, 140H, 1C0H, 240H, 2C0H, 340H, 3C0H		Reserved
041H, 0C1H, 141H, 1C1H, 241H, 2C1H, 341H, 3C1H		Reserved
042H, 0C2H, 142H, 1C2H, 242H, 2C2H, 342H, 3C2H		T1 PDVD Reserved
043H, 0C3H, 143H, 1C3H, 243H, 2C3H, 343H, 3C3H		T1 PDVD Interrupt Enable/Status
044H, 0C4H, 144H, 1C4H, 244H, 2C4H, 344H, 3C4H	5	T1 XPDE Reserved
045H, 0C5H, 145H, 1C5H, 245H, 2C5H, 345H, 3C5H		T1 XPDE Interrupt Enable/Status
046H, 0C6H, 146H, 1C6H, 246H, 2C6H, 346H, 3C6H		T1 XIBC Control
047H, 0C7H, 147H, 1C7H, 247H, 2C7H, 347H, 3C7H		T1 XIBC Loopback Code
048H, 0C8H, 148H, 1C8H, 248H, 2C8H, 348H, 3C8H		RJAT Interrupt Status and FIFOMAP
049H, 0C9H, 149H, 1C9H, 249H, 2C9H, 349H, 3C9H		RJAT Reference Clock Divisor (N1) Control
04AH, 0CAH, 14AH, 1CAH, 24AH, 2CAH, 34AH, 3CAH		RJAT Output Clock Divisor (N2) Control
04BH, 0CBH, 14BH, 1CBH, 24BH, 2CBH, 34BH, 3CBH		RJAT Configuration
04CH, 0CCH, 14CH, 1CCH, 24CH, 2CCH, 34CH, 3CCH		TJAT Interrupt Status and FIFOMAP
04DH, 0CDH, 14DH, 1CDH, 24DH, 2CDH, 34DH, 3CDH		TJAT Reference Clock Divisor (N1) Control



Addr	Mode	Register
04EH, 0CEH, 14EH, 1CEH, 24EH, 2CEH, 34EH, 3CEH		TJAT Output Clock Divisor (N2) Control
04FH, 0CFH, 14FH, 1CFH, 24FH, 2CFH, 34FH, 3CFH		TJAT Configuration
050H, 0D0H, 150H, 1D0H, 250H, 2D0H, 350H, 3D0H		IBCD Configuration
051H, 0D1H, 151H, 1D1H, 251H, 2D1H, 351H, 3D1H		IBCD Interrupt Enable/Status
052H, 0D2H, 152H, 1D2H, 252H, 2D2H, 352H, 3D2H		IBCD Activate Code
053H, 0D3H, 153H, 1D3H, 253H, 2D3H, 353H, 3D3H		IBCD Deactivate Code
054H, 0D4H, 154H, 1D4H, 254H, 2D4H, 354H, 3D4H		CDRC Configuration
055H, 0D5H, 155H, 1D5H, 255H, 2D5H, 355H, 3D5H		CDRC Interrupt Control
056H, 0D6H, 156H, 1D6H, 256H, 2D6H, 356H, 3D6H		CDRC Interrupt Status
057H, 0D7H, 157H, 1D7H, 257H, 2D7H, 357H, 3D7H		CDRC Alternate Loss of Signal
058H, 0D8H, 158H, 1D8H, 258H, 2D8H, 358H, 3D8H		PMON Interrupt Enable/Status
059H, 0D9H, 159H, 1D9H, 259H, 2D9H, 359H, 3D9H		PMON Reserved
05AH, 0DAH, 15AH, 1DAH, 25AH, 2DAH, 35AH, 3DAH		PMON Reserved
05BH, 0DBH, 15BH, 1DBH, 25BH, 2DBH, 35BH, 3DBH	Qo	PMON Reserved
05CH, 0DCH, 15CH, 1DCH, 25CH, 2DCH, 35CH, 3DCH	5	PMON Reserved
05DH, 0DDH, 15DH, 1DDH, 25DH, 2DDH, 35DH, 3DDH		PMON Reserved
05EH, 0DEH, 15EH, 1DEH, 25EH, 2DEH, 35EH, 3DEH		PMON LCV Count (LSB)
05FH, 0DFH, 15FH, 1DFH, 25FH, 2DFH, 35FH, 3DFH		PMON LCV Count (MSB)
060H, 0E0H, 160H, 1E0H, 260H, 2E0H, 360H, 3E0H		PRBS Generator/Checker Control
061H, 0E1H, 161H, 1E1H, 261H, 2E1H, 361H, 3E1H		PRBS Checker Interrupt Enable/Status
062H, 0E2H, 162H, 1E2H, 262H, 2E2H, 362H, 3E2H		PRBS Pattern Select
063H, 0E3H, 163H, 1E3H, 263H, 2E3H, 363H, 3E3H		PRBS Reserved
064H, 0E4H, 164H, 1E4H, 264H, 2E4H, 364H, 3E4H		PRBS Error Count #1
065H, 0E5H, 165H, 1E5H, 265H, 2E5H, 365H, 3E5H		PRBS Error Count #2



Addr	Mode	Register
066H, 0E6H, 166H, 1E6H, 266H, 2E6H, 366H, 3E6H		PRBS Error Count #3
067H, 0E7H, 167H, 1E7H, 267H, 2E7H, 367H, 3E7H		PRBS Reserved
068H, 0E8H, 168H, 1E8H, 268H, 2E8H, 368H, 3E8H		XLPG Control/Status
069H, 0E9H, 169H, 1E9H, 269H, 2E9H, 369H, 3E9H		XLPG Pulse Waveform Scale
06AH, 0EAH, 16AH, 1EAH, 26AH, 2EAH, 36AH, 3EAH		XLPG Pulse Waveform Storage Write Address #1
06BH, 0EBH, 16BH, 1EBH, 26BH, 2EBH, 36BH, 3EBH		XLPG Pulse Waveform Storage Write Address #2
06CH, 0ECH, 16CH, 1ECH, 26CH, 2ECH, 36CH, 3ECH		XLPG Pulse Waveform Storage Data
06DH, 0EDH, 16DH, 1EDH, 26DH, 2EDH, 36DH, 3EDH		XLPG Fuse Control
06EH, 0EEH, 16EH, 1EEH, 26EH, 2EEH, 36EH, 3EEH		XLPG Reserved
06FH, 0EFH, 16FH, 1EFH, 26FH, 2EFH, 36FH, 3EFH		XLPG Reserved
070H, 0F0H, 170H, 1F0H, 270H, 2F0H, 370H, 3F0H		RLPS Configuration and Status
071H, 0F1H, 171H, 1F1H, 271H, 2F1H, 371H, 3F1H		RLPS ALOS Detection/Clearance Threshold
072H, 0F2H, 172H, 1F2H, 272H, 2F2H, 372H, 3F2H		RLPS ALOS Detection Period
073H, 0F3H, 173H, 1F3H, 273H, 2F3H, 373H, 3F3H	Q	RLPS ALOS Clearance Period
074H, 0F4H, 174H, 1F4H, 274H, 2F4H, 374H, 3F4H	5	RLPS Equalization Indirect Address
075H, 0F5H, 175H, 1F5H, 275H, 2F5H, 375H, 3F5H		RLPS Equalization Read/WriteB Select
076H, 0F6H, 176H, 1F6H, 276H, 2F6H, 376H, 3F6H		RLPS Equalizer Loop Status and Control
077H, 0F7H, 177H, 1F7H, 277H, 2F7H, 377H, 3F7H		RLPS Equalizer Configuration
078H, 0F8H, 178H, 1F8H, 278H, 2F8H, 378H, 3F8H		RLPS Equalization Indirect Data Register
079H, 0F9H, 179H, 1F9H, 279H, 2F9H, 379H, 3F9H		RLPS Equalization Indirect Data Register
07AH, 0FAH, 17AH, 1FAH, 27AH, 2FAH, 37AH, 3FAH		RLPS Indirect Data Register
07BH, 0FBH, 17BH, 1FBH, 27BH, 2FBH, 37BH, 3FBH		RLPS Indirect Data Register
07CH, 0FCH, 17CH, 1FCH, 27CH, 2FCH, 37CH, 3FCH		RLPS Voltage Thresholds #1
07DH, 0FDH, 17DH, 1FDH, 27DH, 2FDH, 37DH, 3FDH		RLPS Voltage Thresholds #2



Addr	Mode	Register
07EH, 0FEH, 17EH, 1FEH, 27EH, 2FEH, 37EH, 3FEH		RLPS Fuse Control
07FH, 0FFH, 17FH, 1FFH, 27FH, 2FFH, 37FH, 3FFH		RLPS Reserved
400H – 7FFH		Reserved for Test



Register 000H: Reset / Revision ID / Device ID

Bit	Туре	Function	Default
Bit 7	R/W	RESET	0
Bit 6	R	TYPE[2]	0
Bit 5	R	TYPE[1]	1
Bit 4	R	TYPE[0]	1
Bit 3	R	ID[3]	0
Bit 2	R	ID[2]	0
Bit 1	R	ID[1]	0
Bit 0	R	ID[0]	0

RESET

The RESET bit implements a software reset. If the RESET bit is a logic 1, the OCTLIU LT is held in reset. This bit is not self-clearing; therefore, a logic 0 must be written to bring the OCTLIU LT out of reset. Holding the OCTLIU LT in a reset state effectively puts it into a low-power, stand-by mode. A hardware reset clears the RESET bit, thus deasserting the software reset. The RESET bit must be set for at least 100ns.

TYPE

The device identification bits, TYPE[2:0], are set to a fixed value of "011" representing the OCTLIU LT.

ID

The version identification bits, ID[3:0], are set to a fixed value representing the version number of the OCTLIU LT.



Register 001H: Global Configuration / Clock Monitor

Bit	Туре	Function	Default
Bit 7	R	XCLKA	X
Bit 6	R	REFCLKA	Х
Bit 5	R/W	SIMUL_REGWR	0
Bit 4	R/W	SBI_MODE	1
Bit 3	R/W	RSYNC_SEL[2]	0
Bit 2	R/W	RSYNC_SEL[1]	0
Bit 1	R/W	RSYNC_SEL[0]	0
Bit 0	R/W	E1/T1B	0

XCLKA

The XCLK active (XCLKA) bit detects low to high transitions on the XCLK input. XCLKA is set high on a rising edge of XCLK, and is set low when this register is read. A lack of transitions is indicated by the register bit reading low. This register bit may be read at periodic intervals to detect clock failures.

REFCLKA

The REFCLK active (REFCLKA) bit detects low to high transitions on the REFCLK input. REFCLKA is set high on a rising edge of REFCLK, and is set low when this register is read. A lack of transitions is indicated by the register bit reading low. This register bit may be read at periodic intervals to detect clock failures.

SIMUL_REGWR

The Simultaneous Register Write (SIMUL_REGWR) bit enables registers for all 8 octants to be written simultaneously. When SIMUL_REGWR is set high, a write to an octant register will result in the same data also being written simultaneously to the corresponding registers belonging to the other 7 octants. When SIMUL_REGWR is set low, a write to a register will result in the addressed register, and that register only, being written.

Note:

SIMUL_REGWR must be set low prior to reading any OCTLIU LT register.



SBI MODE

The Scaleable Bandwidth Interconnect Mode (SBI_MODE) bit selects between the SBI TR and SBI on the system side interface. The SBI_MODE bit is only used when the SBI_EN input pin is set to logic 1. When SBI_MODE is set high, the Scaleable Bandwidth Interconnect Transport (SBI TR) bus is selected on the system side pins. When SBI_MODE is set low, Scaleable Bandwidth Interconnect (SBI) bus is selected on the system side pins. The system side bus modes are summarized in the following table:

Table 5 System Side Bus Modes

SBI_EN	SBI_MODE	System Side Bus Mode
0	X	Serial Clock and Data
1	0	SBI
1	1	SBITR

RSYNC_SEL[2:0]

The RSYNC Select register bits, RSYNC_SEL[2:0], select the source of the RSYNC OCTLIU LT output.

```
When RSYNC_SEL[2:0] = "000", octant #1 is selected as the source. When RSYNC_SEL[2:0] = "001", octant #2 is selected as the source. When RSYNC_SEL[2:0] = "010", octant #3 is selected as the source. When RSYNC_SEL[2:0] = "011", octant #4 is selected as the source. When RSYNC_SEL[2:0] = "100", octant #5 is selected as the source. When RSYNC_SEL[2:0] = "101", octant #6 is selected as the source. When RSYNC_SEL[2:0] = "111", octant #7 is selected as the source. When RSYNC_SEL[2:0] = "111", octant #8 is selected as the source.
```

E1/T1B

The global E1/T1B bit selects the operating mode of all eight of the OCTLIU LT octants. If E1/T1B is logic 1, the 2.048 Mbit/s E1 mode is selected for all eight octants. If E1/T1B is logic 0, the 1.544 Mbit/s T1 mode is selected for all eight octants.



Register 002H: Master Interrupt Source #1

Bit	Туре	Function	Default
Bit 7	R	LIU[8]	Х
Bit 6	R	LIU[7]	X
Bit 5	R	LIU[6]	Х
Bit 4	R	LIU[5]	Х
Bit 3	R	LIU[4]	Х
Bit 2	R	LIU[3]	Х
Bit 1	R	LIU[2]	Х
Bit 0	R	LIU[1]	Х

LIU[8:1]

The LIU[8:1] register bits allow software to determine which octant's LIU(s) is/are producing an interrupt on the INTB output pin. A logic 1 indicates an interrupt is being produced from the corresponding octant.

Reading this register does not remove the interrupt indication; within the corresponding octant, the corresponding block's interrupt status register must be read to remove the interrupt indication.



Register 003H: Master Interrupt Source #2

Bit	Туре	Function	Default
Bit 7		Unused	Х
Bit 6		Unused	X
Bit 5		Unused	Х
Bit 4		Unused	Х
Bit 3		Unused	Х
Bit 2		Unused	Х
Bit 1	R	EXSBI	Х
Bit 0	R	INSBI	Х

INSBI, EXSBI

The INSBI and EXSBI register bits allow software to determine whether the INSBI and/or EXSBI blocks are producing an interrupt on the INTB output pin. A logic 1 indicates an interrupt is being produced from the corresponding block.

Reading this register does not remove the interrupt indication; the corresponding block's interrupt status register must be read to remove the interrupt indication.



Register 004H: Master Test Control #1

Bit	Туре	Function	Default
Bit 7	W	Reserved	Х
Bit 6	W	Reserved	Х
Bit 5	W	Reserved	Х
Bit 4	W	Reserved	Х
Bit 3	W	Reserved	0
Bit 2	R/W	Reserved	0
Bit 1	W	HIZDATA	0
Bit 0	R/W	HIZIO	0

All bits, except for 7,6,5 and 4 are reset to zero by a hardware reset of the OCTLIU LT, a software reset of the OCTLIU LT does not affect the state of the bits in this register.

HIZIO, HIZDATA

The HIZIO and HIZDATA bits control the tri-state modes of the OCTLIU LT. While the HIZIO bit is a logic 1, all digital output pins of the OCTLIU LT except TDO and the data bus are held in a high-impedance state. The microprocessor interface is still active. While the HIZDATA bit is a logic 1, the data bus is held in a high-impedance state which inhibits microprocessor read cycles. Note that the HIZIO and HIZDATA have no affect on the analog transmit outputs (TXTIP1[1:8], TXTIP2[1:8], TXRING1[1:8] and TXRING2[1:8]).



Register 005H: Master Test Control #2

Bit	Туре	Function	Default
Bit 7	R/W	Reserved	0
Bit 6	R/W	Reserved	0
Bit 5	R/W	Reserved	0
Bit 4	R/W	Reserved	0
Bit 3	R/W	TXHIZ_LINELB_EN	0
Bit 2	R/W	Unused	Х
Bit 1	R/W	Unused	Х
Bit 0	R/W	Unused	X

TXHIZ_LINELB_EN

Transmitter tri-state or line loopback pin enable. This register bit is used to control the functionality of the TXHIZ/LINELB pin. If TXHIZ_LINELB_EN set to logic 0, the TXHIZ/LINELB pin can be used to force the analogue transmitter outputs (TXTIP1[1:8], TXTIP2[1:8], TXRING1[1:8] and TXRING2[1:8]) into a high impedance state. Otherwise, if set to logic 1 the TXHIZ/LINELB pin may be used to force all 8 octants into line loopback mode.

Reserved

These bits must be 0 for correct operation.



Register	UUSH-	CSII	Confid	uration
Redister	UUON.	COU	COIIII	iuralion

Bit	Туре	Function	Default
Bit 7	R/W	CSU_RESET	0
Bit 6	R/W	IDDQ_EN	0
Bit 5		Unused	X
Bit 4		Unused	Х
Bit 3	R	CSU_LOCK	X
Bit 2	R/W	MODE[2]	0
Bit 1	R/W	MODE[1]	0
Bit 0	R/W	MODE[0]	0

MODE[2:0]

The MODE[2:0] selects the mode of the CSU. Table 6 indicates the required XCLK frequency, and output frequencies for each mode.

Table 6 Clock Synthesis Mode

MODE[2:0]	XCLK frequency	Transmit clock frequency
000	2.048 MHz	2.048 MHz
001	1.544 MHz	1.544 MHz
01X	Reserved	Reserved
10X	Reserved	Reserved
110	Reserved	Reserved
111	2.048 MHz	1.544 MHz

CSU_LOCK

The CSU_LOCK bit can be used to determine whether or not the embedded clock synthesis unit (CSU) has achieved phase and frequency lock to XCLK. If the CSU_LOCK bit is polled repetitively and is persistently a logic 1, then the divided down synthesized clock frequency is within 244 ppm of the XCLK frequency. A persistent logic 0 may indicate a mismatch between the actual and expected XCLK frequency or a problem with the analogue supplies (CAVS and CAVD).

IDDQ_EN

The IDDQ enable bit (IDDQ_EN) is used to configure the embedded CSU for IDDQ tests. When IDDQ_EN is a logic 1, or the IDDQEN bit in the Master Test Control #1 register is a logic 1, the digital outputs of the CSU are pulled to ground. When either the IDDQ_EN bit or IDDQEN bit is set to logic 1, the HIGHZ bit in the XLPG Line Driver Configuration register must also be set to logic 1.



CSU_RESET

Setting the CSU_RESET bit to logic 1 causes the embedded CSU to be forced to a frequency much lower than normal operation.



Register 008H, 088H, 108H, 188H, 208H, 288H, 308H, 388H: Receive Line Interface Configuration #1

Bit	Туре	Function	Default
Bit 7	R/W	LINELB_AIS	0
Bit 6	R/W	AUTO_LINELB	0
Bit 5	R/W	LOS_SBI	0
Bit 4	R/W	LOS_AIS	0
Bit 3	R/W	RDUAL	0
Bit 2	R/W	BPV	0
Bit 1	R/W	RINV	0
Bit 0	R/W	RFALL	1

LINELB AIS

When the LINELB_AIS bit is set to logic 1, the LIU will generate AIS on the receive data output whenever line loopback is active. When the LINELB_AIS bit is set to logic 0, the LIU receive path will operate normally, regardless of whether or not line loopback is active. If LINELB_AIS is logic 0, AIS may be inserted manually via the RAIS register bit.

AUTO_LINELB

When the AUTO_LINELB bit is set to logic 1, the LIU will activate and deactivate line loopback automatically upon detection of the line loopback activate/deactivate codes by the IBCD. The AUTO_LINELB bit is only valid in T1 mode and must be set to logic 0 in E1 mode

If line loopback is entered using the activate code (AUTO_LINELB), the LINELB bit (in the Line Interface Diagnostics Register) cannot be used to exit the loopback state. Likewise, if the loopback state is entered via the LINELB bit, the deactivate code cannot be used to exit the loopback state.

LOS SBI

The LOS_SBI bit enables the indication of loss of signal over the SBI/SBI TR interface. When LOS_SBI is set to logic 1, loss of signal will result in the ALM/AALARM (alarm) signal being asserted for the affected tributary/link on the SBI/SBI TR interface. When LOS_SBI is set to logic 0, the ALM/AALARM signal will be set to 0 for the affected tributary/link.

LOS_AIS

If the LOS_AIS bit is logic 1, AIS is inserted in the receive path for the duration of a loss of signal condition. The AIS condition will be de-asserted once a pulse is detected by the CDRC. If LOS AIS is logic 0, AIS may be inserted manually via the RAIS register bit.



RDUAL

The RDUAL bit configures the LIU receive path for dual-rail (bipolar) operation. When RDUAL is set to logic 1, NRZ sampled bipolar positive and negative pulses are output on RDP[n] and RDN[n] respectively. When RDUAL is set to logic 0, NRZ sampled unipolar data is output on RDP[n] (decoded according to AMI, B8ZS or HDB3) and line code violations / excessive zeros are signaled on RLCV[n].

If RDUAL is set to logic 1, the PDVD, IBCD and PRBS blocks, and also the ability to generate AIS, are disabled in the LIU receive path.

BPV

In T1 mode, the BPV bit enables only bipolar violations to indicate line code violations and be accumulated in the PMON LCV Count Registers. When BPV is set to logic 1, BPVs (provided they are not part of a valid B8ZS signature if B8ZS line coding is used) generate an LCV indication and increment the PMON LCV counter. When BPV is set to logic 0, both BPVs (provided they are not part of a valid B8ZS signature if B8ZS line coding is used) and excessive zeros (EXZ) generate an LCV indication and increment the PMON LCV counter. Excessive zeros is a sequence of zeros greater than fifteen bits long for an AMI-coded signal and greater than seven bits long for a B8ZS-coded signal.

In E1 mode, the BPV bit enables only bipolar violations to indicate line code violations and be accumulated in the PMON LCV Count Registers. (The O162 bit in the CDRC Configuration register provides two E1 LCV definitions.) When BPV is set to logic 1, BPVs (provided they are not part of a valid HDB3 signature if HDB3 line coding is used) generate an LCV indication and increment the PMON LCV counter. When BPV is set to logic 0, both BPVs (provided they are not part of a valid HDB3 signature if HDB3 line coding is used) and excessive zeros (EXZ) generate an LCV indication and increment the PMON LCV counter. Excessive zeros is a sequence of zeros greater than four bits long for an HDB3-coded signal. When HDB3 decoding is disabled in E1 mode (AMI bit in CDRC Configuration Register = 1), excessive zeros do not generate an LCV indication regardless of the setting of the BPV bit.

RINV

When RINV is set to logic 1, the receive digital outputs RDP[n] and RDN/RLCV[n] are assumed to be active low and all output data and LCV indications are inverted. When RINV is set to logic 0, the receive digital outputs RDP[n] and RDN/RLCV[n] are assumed to be active high. RINV must be set to logic 0 when the SBI TR interface is enabled.

RFALL

When RFALL is set to logic 1, the RDP[n] and RDN/RLCV[n] outputs are updated on falling edges of RCLK[n]. When RFALL is set to logic 0, the outputs are updated on rising edges of RCLK[n]. RFALL must be set to logic 1 when the SBI TR interface is enabled.



The above statement is when the internal PRBS is disabled. Otherwise, the internal PRBS data generation (RX_GEN bit in Line Interface PRBS position register) affects which edge the RDP[n] and RDN/RLCV[n] outputs are updated on. If RFALL XOR'd with RX_GEN is 0, RDP[n] and RDN/RLCV[n] outputs are updated on rising edges of RCLK[n]. If RFALL XOR'd with RX_GEN is 1, RDP[n] and RDN/RLCV[n] outputs are updated on falling edges of RCLK[n]. When the internal PRBS is enabled (RX_GEN = 1) and the SBI TR interface is enabled RFALL must be set to logic 0.



Register 009H, 089H, 109H, 189H, 209H, 289H, 309H, 389H: Receive Line Interface Configuration #2

Bit	Туре	Function	Default
Bit 7	R/W	RJATBYP	1
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4		Unused	X
Bit 3		Unused	X
Bit 2	R/W	RSYNC_ALOSB	0
Bit 1	R/W	RSYNC_MEM	0
Bit 0	R/W	RSYNCSEL	0

RJATBYP

The RJATBYP bit disables jitter attenuation in the receive direction. When receive jitter attenuation is not being used, setting RJATBYP to logic 1 will reduce the latency through the receiver section by typically 40 bits. When RJATBYP is set to logic 0, the LIU's RSYNC output is jitter attenuated. When the RJAT is bypassed, the octant's RSYNC is not jitter attenuated.

RSYNC_ALOSB

The RSYNC_ALOSB bit controls the source of the loss of signal condition used to control the behavior of the receive reference presented on the RSYNC output. If RSYNC_ALOSB is a logic 0, analogue loss of signal is used. If RSYNC_ALOSB is a logic 1, digital loss of signal is used. When the LIU is in a loss of signal state, the RSYNC output is derived from XCLK or held high, as determined by the RSYNC_MEM bit. When the LIU is not in a loss of signal state, the RSYNC output is derived from the receive recovered clock of the selected octant.

The octant to be used as the source of RSYNC is determined by the RSYNC SEL[2:0] bits.

RSYNC_MEM

The RSYNC_MEM bit controls the octant's RSYNC output under a loss of signal condition (as determined by the RSYNC_ALOSB register bit). When RSYNC_MEM is a logic 1, the octant's RSYNC output is held high during a loss of signal condition. When RSYNC_MEM is a logic 0, the octant's RSYNC output is derived from the CSU 1x line rate clock during a loss of signal condition.



RSYNCSEL

The RSYNCSEL bit selects the frequency of the receive reference presented on the octant's RSYNC output. If RSYNCSEL is a logic 1, the octant's RSYNC will be an 8 kHz clock. If RSYNCSEL is a logic 0, the octant's RSYNC will be a 1.544 MHz (T1) or 2.048 MHz (E1) clock.



Register 00AH, 08AH, 10AH, 18AH, 20AH, 28AH, 30AH, 38AH: Transmit Line Interface Configuration

Bit	Туре	Function	Default
Bit 7	R/W	TJATBYP	0
Bit 6	R/W	TAISEN	0
Bit 5	R/W	TAUXP	0
Bit 4	R/W	SBI_AIS	1
Bit 3	R/W	TDUAL	0
Bit 2	R/W	AMI	0
Bit 1	R/W	TINV	0
Bit 0	R/W	TRISE	1

TJATBYP

The TJATBYP bit enables the transmit jitter attenuator to be removed from the transmit data path. When the transmit jitter attenuator is bypassed, the latency through the transmitter section is reduced by typically 40 bits.

TAISEN

The TAISEN bit enables the interface to generate an unframed all-ones AIS alarm on the TXTIP[n] and TXRING[n]. When TAISEN is set to logic 1, the bipolar TXTIP[n] and TXRING[n] outputs are forced to pulse alternately, creating an all-ones signal. The transition to transmitting AIS on the TXTIP[n] and TXRING[n] outputs is done in such a way as to avoid introducing any bipolar violations.

The diagnostic digital loopback point is prior to the AIS insertion point.

TAUXP

The TAUXP bit enables the interface to generate an unframed alternating zeros and ones (i.e. 010101...) auxiliary pattern (AUXP) on the TXTIP[n] and TXRING[n]. When TAUXP is set to logic 1, the bipolar TXTIP[n] and TXRING[n] outputs are forced to pulse alternately every other cycle. The transition to transmitting AUXP on the TXTIP[n] and TXRING[n] outputs is done in such a way as to avoid introducing any bipolar violations.

The diagnostic digital loopback point is prior to the AUXP insertion point.



SBI AIS

The SBI_AIS bit enables the insertion of AIS in the transmit path in response to an alarm indication from the SBI/SBI TR interface. When SBI_AIS is set to logic 1, setting the ALM/DALARM (alarm) signal for tributary/link on the SBI/SBI TR interface causes the bipolar TXTIP[n] and TXRING[n] outputs to be forced to pulse alternately, creating an allones signal. The transition to transmitting AIS on the TXTIP[n] and TXRING[n] outputs is done in such a way as to avoid introducing any bipolar violations.

The diagnostic digital loopback point is prior to the AIS insertion point.

TDUAL

The TDUAL bit configures the LIU transmit path for dual-rail (bipolar) operation. When TDUAL is set to logic 1, NRZ bipolar positive and negative data is input on TDP[n] and TDN[n] respectively. When TDUAL is set to logic 0, NRZ unipolar data is input on TDP[n] and TDN[n] is ignored. TDUAL must be set to logic 0 when operating in SBI TR.

If TDUAL is set to logic 1, the XIBC, XPDE, LCODE and PRBS blocks are disabled in the LIU transmit path.

AMI

The AMI bit enables AMI line coding. If AMI is set to a logic 1, the LIU will perform AMI line encoding on the TDP[n] single-rail input data stream. If AMI is set to a logic 0, the LIU will perform B8ZS (if operating in T1 mode) or HDB3 (if operating in E1 mode) line encoding on the TDP[n] data stream. The AMI bit is ignored if the TDUAL bit is set to logic 1.

TINV

When TINV is set to logic 1, the transmit digital inputs TDP[n] and TDN[n] are assumed to be active low and all input data is inverted. When TINV is set to logic 0, the transmit digital inputs TDP[n] and TDN[n] are assumed to be active high.

TRISE

When TRISE is set to logic 1, the TDP[n] and TDN[n] inputs are sampled on rising edges of TCLK[n]. When TRISE is set to logic 0, the inputs are sampled on falling edges of TCLK[n].



Register 00BH, 08BH, 10BH, 18BH, 20BH, 28BH, 30BH, 38BH: Transmit Timing Options / Clock Monitor / Pulse Template Selection

Bit	Туре	Function	Default
Bit 7	R/W	PT_SEL[3]	0
Bit 6	R/W	PT_SEL[2]	0
Bit 5	R/W	PT_SEL[1]	0
Bit 4	R/W	PT_SEL[0]	0
Bit 3	R	TCLKA	X
Bit 2	R/W	OCLKSEL	0
Bit 1	R/W	PLLREF[1]	0
Bit 0	R/W	PLLREF[0]	0

PT_SEL[3:0]

The Pulse Template Selection (PT_SEL[3:0]) bits determine which of the twelve pulse template waveforms stored in the XLPG is used to generate transmit data pulses on the TXTIP[n] and TXRING[n] outputs. PT_SEL[3:0] must be set to a value between 0 and 11.

PT_SEL[3:0] are not used when operating in hardware-only mode (HW_ONLY input = 1). In hardware-only mode, the LENx[2:0] inputs select which pulse template is to be used and only pulse templates 0 to 7 may be selected. Refer to Section 12.4 for the Pulse Template Selection mapping.

TCLKA

The TCLK[n] active (TCLKA) bit detects low to high transitions on the TCLK[n] input. TCLKA is set high on a rising edge of TCLK[n], and is set low when this register is read. A lack of transitions is indicated by the register bit reading low. This register bit may be read at periodic intervals to detect clock failures.

OCLKSEL

The OCLKSEL bit selects the source of the Transmit Jitter Attenuator FIFO output clock signal.

Table 7 TJAT FIFO Output Clock Source

OCLKSEL	Source of FIFO Output Clock
0	The TJAT FIFO output clock is connected to the internal jitter-attenuated 1.544 MHz or 2.048 MHz clock.
9	The TJAT FIFO output clock is connected to the FIFO input clock. In this mode the jitter attenuation is disabled and the input clock must be jitter-free. PLLREF[1:0] must be set to "00" in this mode.



PLLREF

The PLLREF bit selects the source of the Transmit Jitter Attenuator phase locked loop reference signal as follows:

Table 8 TJAT PLL Source

PLLREF[1:0]	Source of PLL Reference
00	TJAT FIFO input clock (either the transmit clock or the receive recovered clock, as selected by LINELB)
01	Receive recovered clock
1X	CSU transmit clock (see Table 6)


Upon reset of the OCTLIU LT, the OCLKSEL and PLLREF bits are cleared to zero, selecting jitter attenuation with transmit line clock referenced to the transmit clock, TCLK[n] (or the SBI/SBI TR tributary/link clock). Figure 15 illustrates the various bit setting options, with the reset condition highlighted.

Note:

• The recommended mode of operation is:

OCLKSEL = 0, PLLREF[1:0] = 00 for intrinsically timed applications, or PLLREF[1:0] = 01 for loop-timed applications.

Figure 15 Transmit Timing Options



Proprietary and Confidential to PMC-Sierra, Inc., and for its customers' internal use. Document No.: PMC-2021612, Issue 5



Register 00CH, 08CH, 10CH, 18CH, 20CH, 28CH, 30CH, 38CH: Line Interface Interrupt Source #1 / PMON Update

Bit	Туре	Function	Default
Bit 7	R	PMON	Х
Bit 6	R	PRBS	Х
Bit 5	R	IBCD	Х
Bit 4	R	PDVD	Х
Bit 3	R	XPDE	Х
Bit 2	R	TJAT	Х
Bit 1	R	RJAT	Х
Bit 0	R	CDRC	Х

This register allows software to determine the block which produced the interrupt on the INTB output pin. A logic 1 indicates an interrupt was produced from the block.

Reading this register does not remove the interrupt indication; the corresponding block's interrupt status register must be read to remove the interrupt indication.

Writing any value to this register causes the octant's performance monitor LCV counter and PRBS error counter to be updated.



Register 00DH, 08DH, 10DH, 18DH, 20DH, 28DH, 30DH, 38DH: Line Interface Interrupt Source #2

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4		Unused	X
Bit 3		Unused	X
Bit 2		Unused	Х
Bit 1		Unused	Х
Bit 0	R	RLPS	X

This register allows software to determine the block that produced the interrupt on the INTB output pin. A logic 1 indicates an interrupt was produced from the block.

Reading this register does not remove the interrupt indication; the corresponding block's interrupt status register must be read to remove the interrupt indication.



Register 00EH, 08EH, 10EH, 18EH, 20EH, 28EH, 30EH, 38EH: Line Interface Diagnostics

Bit	Туре	Function	Default
Bit 7	R/W	PO_EN	0
Bit 6	R	PI_S	Х
Bit 5	R/W	LCVINS	0
Bit 4	R/W	LINELB	0
Bit 3	R/W	RAIS	0
Bit 2	R/W	DDLB	0
Bit 1	R/W	Reserved	0
Bit 0	R/W	Reserved	0

PO EN

The programmable output enable (PO_EN) register bit is used to control the state of the PO/SRDI output pin, when <u>not</u> in hardware only mode. When PO_EN is set to logic 1 the PO/SRDI output is set to logic 1. Otherwise when PO_EN is set to logic 0 the PO/SRDI output is set to logic 0.

Note:

This register bit is only available in register 00EH.

PI_S

The programmable input status (PI_S) register bit is used to read the status of the PI/SRDI input, when <u>not</u> in hardware only mode. Reading this register latches the state of the PI/SRDI input.

Note:

This register bit is only available in register 00EH.

LCVINS

The LCVINS bit introduces a single line code violation on the transmitted data stream. In B8ZS, the violation is generated by masking the first violation pulse of a B8ZS signature. In AMI, one pulse is sent with the same polarity as the previous pulse. In HDB3, the violation is generated by causing the next HDB3-code generated bipolar violation pulse to be of the same polarity as the previous bipolar violation. To generate another violation, this bit must first be written to 0 and then to logic 1 again. At least one bit period should elapse between writing LCVINS 0 and writing it 1 again, or vice versa, if an error is to be successfully inserted. LCVINS has no effect when TDUAL is set to logic 1.



LINELB

The LINELB bit selects the line loopback mode, where the recovered data are internally directed to the digital inputs of the transmit jitter attenuator. The data sent to the TJAT is the recovered data from the output of the CDRC block. When LINELB is set to logic 1, the line loopback mode is enabled. When LINELB is set to logic 0, the line loopback mode is disabled. Note that when line loopback is enabled, to correctly attenuate the jitter on the receive clock, the contents of the TJAT Reference Clock Divisor and Output Clock Divisor registers should be programmed to 2FH in T1 mode / FFH in E1 mode and the Transmit Timing Options register should be cleared to all zeros. Only one of LINELB and DDLB can be enabled at any one time.

If line loopback is entered using the activate code (AUTO_LINELB in Receive Line Interface Configuration #1 register), the LINELB bit cannot be used to exit the loopback state. Likewise, if the loopback state is entered via the LINELB bit, the deactivate code cannot be used to exit the loopback state.

RAIS

When the RAIS bit is set to logic 1, the receive output data stream of the octant is forced to all ones.

DDLB

The DDLB bit selects the diagnostic digital loopback mode, where the octant is configured to internally direct the output of the TJAT to the inputs of the receiver section. The dual-rail RZ outputs of the TJAT are directed to the dual-rail inputs of the CDRC. When DDLB is set to logic 1, the diagnostic digital loopback mode is enabled. When DDLB is set to logic 0, the diagnostic digital loopback mode is disabled. Only one of LINELB and DDLB can be enabled at any one time.

Reserved

These bits must be a logic 0 for correct operation.



Register 00FH, 08FH, 10FH, 18FH, 20FH, 28FH, 30FH, 38FH: Line Interface PRBS Position

Bit	Туре	Function	Default
Bit 7	R/W	SBITR_LOOPBACK	0
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4		Unused	Х
Bit 3		Unused	Х
Bit 2	R/W	TX_GEN	0
Bit 1	R/W	RX_GEN	0
Bit 0	R/W	TX_DET	0

SBITR_LOOPBACK

The SBI TR internal loopback, SBITR_LOOPBACK, allows the SBI TR Add Bus to be internally looped back to the SBI TR Drop Bus. When SBITR_LOOPBACK is set to logic 1, the SBI TR Add Bus is internally connected to the SBI TR Drop Bus.

Note:

- REFCLK, ASYNC, DSYNC, DC1FP and AC1FP must be generated externally.
- This register bit is only available in register 00FH.
- The CLK_MODE[1:0] bits in register 3A0H-3A7H must be set to either "01" (ClkRate) or "10" (Phase).

TX GEN

The Transmit Path Generate, TX_GEN, bit controls the output of the PRBS generator. When TX_GEN is set to logic 1, the PRBS generator output is inserted into the transmit path. When TX_GEN is set to logic 0, the transmit path functions normally.

Note:

TX_GEN and RX_GEN PRBS generation cannot be enabled at the same time. The transmit PRBS
data has priority over the inband code data stream generated by the XIBC.

RX_GEN

The Receive Path Generate, RX_GEN, bit controls the output of the PRBS generator. When RX_GEN is set to logic 1, the PRBS generator output is inserted into the receive path. When RX_GEN is set to logic 0, the receive path functions normally.

Note:

• TX_GEN and RX_GEN PRBS generation cannot be enabled at the same time.

TX DET

The Transmit Path Detect, TX_DET, bit controls the input of the PRBS checker. When TX_DET is set to logic 1, the PRBS checker monitors the transmit path. When TX_DET is set to logic 0, the PRBS detector monitors the receive path.



Register 310H: INSBI TR Control

Bit	Туре	Function	Default
Bit 7	R/W	APAGE	0
Bit 6	R/W	Reserved	1
Bit 5	R/W	SYNC_INT_EN	0
Bit 4	R/W	Reserved	0
Bit 3	R/W	Reserved	0
Bit 2	R/W	TS_EN	0
Bit 1	R/W	SBITR_PAR_EN	1
Bit 0	R/W	Reserved	1

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

SBITR_PAR_EN

The SBITR_PAR_EN bit is used to enable the AALARM signal to be included in the SBI TR parity generation. When SBITR_PAR_EN is '0' the AALARM signal is not included in the SBI TR parity generation. When SBITR_PAR_EN is '1' the AALARM signal is included in the SBI TR parity generation.

TS EN

The TS_EN bit is used to enable the SBI TR link to LIU octant data stream mapping capability. When TS_EN is a '0', the mapping is fixed to a one to one mapping and is not programmable. The 8 LIU data streams are mapped to links 1 to 8 of GROUP #1 within the SBI TR structure. When TS_EN is a '1', octant data streams to SBI TR mapping is enabled and is specified by the contents of the INSBI TR Link Mapping registers.

SYNC_INT_EN

This bit is set to enable the generation of an interrupt when an external resynchronization event occurs on either the AC1FP signal or ASYNC signal.

APAGE

The link mapping active page select bit (APAGE) controls selection of one of two pages of link mapping registers. When mapping is enabled and APAGE is low, the A set of mapping registers (0x313 to 0x31A) is used. When mapping is enabled and APAGE is high, the B set of mapping registers (0x31B to 0x322) is used. When APAGE changes state, any data streams where the mapping registers do not match are automatically reset.

Note

The APAGE should not be changed when TS_EN is logic 0.



RESERVED

Reserved bits must be set to their default value for correct operation.



Register 313H - 31AH: INSBI TR Page A Octant to Link Mapping #1 - #8

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6	R/W	GROUP[1]	0
Bit 5	R/W	GROUP[0]	0
Bit 4	R/W	LINK[4]	0
Bit 3	R/W	LINK[3]	0
Bit 2	R/W	LINK[2]	0
Bit 1	R/W	LINK[1]	0
Bit 0	R/W	LINK[0]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP[1:0] and LINK[4:0]

The GROUP[1:0] and LINK[4:0] fields are used to specify the LIU octant data stream to SBI TR link mapping when APAGE is set to 0. The output of the octant corresponding to the register (1-8) is mapped to the GROUP and link specified by the value of GROUP[1:0] and LINK[4:0]. Valid values of GROUP[1:0] are from 1 to 28 in T1 mode and from 1 to 21 in E1 mode.

Note

• The mapping of more than one link to the same LIU octant data stream or more than one LIU octant data stream to the same link is not allowed. Special care must be taken to ensure that all LIU octants and links are uniquely mapped when using multiple OCTLIU LT's on the same SBI TR bus. Failure to do so will result in bus contention



Register 31BH - 322H: INSBI TR Page B Octant to Link Mapping #1 - #8

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6	R/W	GROUP[1]	0
Bit 5	R/W	GROUP[0]	0
Bit 4	R/W	LINK[4]	0
Bit 3	R/W	LINK[3]	0
Bit 2	R/W	LINK[2]	0
Bit 1	R/W	LINK[1]	0
Bit 0	R/W	LINK[0]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP[1:0] and LINK[4:0]

The GROUP[1:0] and LINK[4:0] fields are used to specify the LIU octant data stream to SBI TR link mapping when APAGE is set to 1. The output of the octant corresponding to the register (1-8) is mapped to the GROUP and link specified by the value of GROUP[1:0] and LINK[4:0]. Valid values of GROUP[1:0] are from 1 to 28 in T1 mode and from 1 to 21 in E1 mode.

Note

• The mapping of more than one link to the same LIU octant data stream or more than one LIU octant data stream to the same link is not allowed. Special care must be taken to ensure that all LIU octants and links are uniquely mapped when using multiple OCTLIU LT's on the same SBI TR bus. Failure to do so will result in bus contention



Register 323H: INSBI TR Link Enable

Bit	Туре	Function	Default
Bit 7	R/W	LINK_ENBL[8]	0
Bit 6	R/W	LINK_ENBL[7]	0
Bit 5	R/W	LINK_ENBL[6]	0
Bit 4	R/W	LINK_ENBL[5]	0
Bit 3	R/W	LINK_ENBL[4]	0
Bit 2	R/W	LINK_ENBL[3]	0
Bit 1	R/W	LINK_ENBL[2]	0
Bit 0	R/W	LINK_ENBL[1]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

LINK_ENBL[8:1]

The LINK_ENBL[8:1] bits enable the operation of the corresponding LIU octant data streams. When LINK_ENBL is '1' for a stream, the INSBI TR will take data from the LIU octant and transmit that data to the SBI TR link mapped to that stream. The link to octant mapping is determined by the Octant to Link Mapping Registers and APAGE.

Note:

• If a link hit is found in the Serial to SBI TR Link Mapping registers and that SBI TR Link is disabled in the Global Disable registers, the disable registers have priority over the Link Enable Registers. This means that if an SBI TR link is configured to be disabled and its serial mapping equivalent is configured to be enabled, then no data will be transmitted on that enabled link. Thus, it is important to clear the Global Disable registers when SBITR_BUS_MASTER is cleared (i.e. when OCTLIU LT is not in Bus Master mode).



Register 332H: INSBI TR Master Interrupt Status

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4		Unused	Х
Bit 3		Unused	Х
Bit 2		Unused	X
Bit 1	R	SBITR_SYNCI	Х
Bit 0	R	C1FP_SYNCI	X

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

C1FP_SYNCI

This bit is set when a AC1FP realignment has been detected. Reading this register clears the interrupt source.

SBITR_SYNCI

This bit is set when a ASYNC realignment has been detected. Reading this register clears the interrupt source.



Register 333H: INSBI TR Master Bus Control

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	Х
Bit 4		Unused	Х
Bit 3	R/W	SBITR_BUS_MASTER	0
Bit 2	R/W	GROUP3_TYPE	0
Bit 1	R/W	GROUP2_TYPE	0
Bit 0	R/W	GROUP1_TYPE	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP1_TYPE

This bit is used to specify the characteristics of SBI TR group #1. When GROUP1_TYPE is '0' the SBI TR group #1 is configured for T1 data. When GROUP1_TYPE is '1' the SBI TR group #1 is configured for E1 data.

GROUP2_TYPE

This bit is used to specify the characteristics of SBI TR group #2. When GROUP2_TYPE is '0' the SBI TR group #2 is configured for T1 data. When GROUP2_TYPE is '1' the SBI TR group #2 is configured for E1 data.

GROUP3_TYPE

This bit is used to specify the characteristics of SBI TR group #3. When GROUP3_TYPE is '0' the SBI TR group #3 is configured for T1 data. When GROUP3_TYPE is '1' the SBI TR group #3 is configured for E1 data.

SBITR BUS MASTER

This bit is used to determine if the INSBI TR is a SBI TR bus master or slave. When SBITR_BUS_MASTER is set to logic 1 the INSBI TR is a SBI TR bus master. The disabled links, as determined by the Group1-3 Global Link Disable registers, drive the SBI TR outputs as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.

When SBITR_BUS_MASTER is cleared the INSBI TR is not a SBI TR bus master, SBI TR bus is not driven for disabled links.



Note:

• If a link hit is found in the Serial to SBI TR Link Mapping registers and that SBI TR Link is disabled in the Global Disable registers, the disable registers have priority over the Link Enable Registers. This means that if an SBI TR link is configured to be disabled and its serial mapping equivalent is configured to be enabled, then no data will be transmitted on that enabled link. Thus, it is important to clear the Global Disable registers when SBITR_BUS_MASTER is cleared (i.e. when OCTLIU LT is not in Bus Master mode).



Register 334H: INSBI TR Group 1 Global Disable #1

Bit	Туре	Function	Default
Bit 7	R/W	GROUP1_LINK[8]	0
Bit 6	R/W	GROUP1_LINK[7]	0
Bit 5	R/W	GROUP1_LINK[6]	0
Bit 4	R/W	GROUP1_LINK[5]	0
Bit 3	R/W	GROUP1_LINK[4]	0
Bit 2	R/W	GROUP1_LINK[3]	0
Bit 1	R/W	GROUP1_LINK[2]	0
Bit 0	R/W	GROUP1_LINK[1]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP1_LINK[1:8]

These bits are used to globally disable SBI TR Group 1 links 1-8 respectively. If GROUP1_LINK[x] is set to logic 1, the link is unused and the SBI TR bus will be driven as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.



Register 335H: INSBI TR Group 1 Global Disable #2

Bit	Туре	Function	Default
Bit 7	R/W	GROUP1_LINK[16]	0
Bit 6	R/W	GROUP1_LINK[15]	0
Bit 5	R/W	GROUP1_LINK[14]	0
Bit 4	R/W	GROUP1_LINK[13]	0
Bit 3	R/W	GROUP1_LINK[12]	0
Bit 2	R/W	GROUP1_LINK[11]	0
Bit 1	R/W	GROUP1_LINK[10]	0
Bit 0	R/W	GROUP1_LINK[9]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP1_LINK[9:16]

These bits are used to globally disable SBI TR Group 1 links 9-16 respectively. If GROUP1_LINK[x] is set to logic 1, the link is unused and the SBI TR bus will be driven as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.



Register 336H: INSBI TR Group 1 Global Disable #3

Bit	Туре	Function	Default
Bit 7	R/W	GROUP1_LINK[24]	0
Bit 6	R/W	GROUP1_LINK[23]	0
Bit 5	R/W	GROUP1_LINK[22]	0
Bit 4	R/W	GROUP1_LINK[21]	0
Bit 3	R/W	GROUP1_LINK[20]	0
Bit 2	R/W	GROUP1_LINK[19]	0
Bit 1	R/W	GROUP1_LINK[18]	0
Bit 0	R/W	GROUP1_LINK[17]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP1_LINK[17:24]

These bits are used to globally disable SBI TR Group 1 links 17-24 respectively. If GROUP1_LINK[x] is set to logic 1, the link is unused and the SBI TR bus will be driven as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.

Note:

 GROUP1_LINK[22:24] are only available if the GROUP is configured for T1 operation, i.e. GROUP1_TYPE is set to '0'.



Register 337H: INSBI TR Group 1 Global Disable #4

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4		Unused	X
Bit 3	R/W	GROUP1_LINK[28]	0
Bit 2	R/W	GROUP1_LINK[27]	0
Bit 1	R/W	GROUP1_LINK[26]	0
Bit 0	R/W	GROUP1_LINK[25]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP1_LINK[25:28]

These bits are used to globally disable SBI TR Group 1 links 25-28 respectively. If GROUP1_LINK[x] is set to logic 1, the link is unused and the SBI TR bus will be driven as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.

Note:

 GROUP1_LINK[25:28] are only available if the GROUP is configured for T1 operation, i.e. GROUP1_TYPE is set to '0'.



Register 338H: INSBI TR Group 2 Global Disable #1

Bit	Туре	Function	Default
Bit 7	R/W	GROUP2_LINK[8]	0
Bit 6	R/W	GROUP2_LINK[7]	0
Bit 5	R/W	GROUP2_LINK[6]	0
Bit 4	R/W	GROUP2_LINK[5]	0
Bit 3	R/W	GROUP2_LINK[4]	0
Bit 2	R/W	GROUP2_LINK[3]	0
Bit 1	R/W	GROUP2_LINK[2]	0
Bit 0	R/W	GROUP2_LINK[1]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP2_LINK[1:8]

These bits are used to globally disable SBI TR Group 2 links 1-8 respectively. If GROUP2_LINK[x] is set to logic 1, the link is unused and the SBI TR bus will be driven as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.



Register 339H: INSBI TR Group 2 Global Disable #2

Bit	Туре	Function	Default
Bit 7	R/W	GROUP2_LINK[16]	0
Bit 6	R/W	GROUP2_LINK[15]	0
Bit 5	R/W	GROUP2_LINK[14]	0
Bit 4	R/W	GROUP2_LINK[13]	0
Bit 3	R/W	GROUP2_LINK[12]	0
Bit 2	R/W	GROUP2_LINK[11]	0
Bit 1	R/W	GROUP2_LINK[10]	0
Bit 0	R/W	GROUP2_LINK[9]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP2_LINK[9:16]

These bits are used to globally disable SBI TR Group 2 links 9-16 respectively. If GROUP2_LINK[x] is set to logic 1, the link is unused and the SBI TR bus will be driven as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.



Register 33AH: INSBI TR Group 2 Global Disable #3

Bit	Туре	Function	Default
Bit 7	R/W	GROUP2_LINK[24]	0
Bit 6	R/W	GROUP2_LINK[23]	0
Bit 5	R/W	GROUP2_LINK[22]	0
Bit 4	R/W	GROUP2_LINK[21]	0
Bit 3	R/W	GROUP2_LINK[20]	0
Bit 2	R/W	GROUP2_LINK[19]	0
Bit 1	R/W	GROUP2_LINK[18]	0
Bit 0	R/W	GROUP2_LINK[17]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP2_LINK[17:24]

These bits are used to globally disable SBI TR Group 2 links 17-24 respectively. If GROUP2_LINK[x] is set to logic 1, the link is unused and the SBI TR bus will be driven as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.

Note:

 GROUP2_LINK[22:24] are only available if the GROUP is configured for T1 operation, i.e. GROUP2_TYPE is set to '0'.



Register 33BH: INSBI TR Group 2 Global Disable #4

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4		Unused	Х
Bit 3	R/W	GROUP2_LINK[28]	0
Bit 2	R/W	GROUP2_LINK[27]	0
Bit 1	R/W	GROUP2_LINK[26]	0
Bit 0	R/W	GROUP2_LINK[25]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP2_LINK[25:28]

These bits are used to globally disable SBI TR Group 2 links 25-28 respectively. If GROUP2_LINK[x] is set to logic 1, the link is unused and the SBI TR bus will be driven as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.

Note:

 GROUP2_LINK[25:28] are only available if the GROUP is configured for T1 operation, i.e. GROUP2_TYPE is set to '0'.



Register 33CH: INSBI TR Group 3 Global Disable #1

Bit	Туре	Function	Default
Bit 7	R/W	GROUP3_LINK[8]	0
Bit 6	R/W	GROUP3_LINK[7]	0
Bit 5	R/W	GROUP3_LINK[6]	0
Bit 4	R/W	GROUP3_LINK[5]	0
Bit 3	R/W	GROUP3_LINK[4]	0
Bit 2	R/W	GROUP3_LINK[3]	0
Bit 1	R/W	GROUP3_LINK[2]	0
Bit 0	R/W	GROUP3_LINK[1]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP3_LINK[1:8]

These bits are used to globally disable SBI TR Group 3 links 1-8 respectively. If GROUP3_LINK[x] is set to logic 1, the link is unused and the SBI TR bus will be driven as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.



Register 33DH: INSBI TR Group 3 Global Disable #2

Bit	Туре	Function	Default
Bit 7	R/W	GROUP3_LINK[16]	0
Bit 6	R/W	GROUP3_LINK[15]	0
Bit 5	R/W	GROUP3_LINK[14]	0
Bit 4	R/W	GROUP3_LINK[13]	0
Bit 3	R/W	GROUP3_LINK[12]	0
Bit 2	R/W	GROUP3_LINK[11]	0
Bit 1	R/W	GROUP3_LINK[10]	0
Bit 0	R/W	GROUP3_LINK[9]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP3_LINK[9:16]

These bits are used to globally disable SBI TR Group 3 links 9-16 respectively. If GROUP3_LINK[x] is set to logic 1, the link is unused and the SBI TR bus will be driven as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.



Register 33EH: INSBI TR Group 3 Global Disable #3

Bit	Туре	Function	Default
Bit 7	R/W	GROUP3_LINK[24]	0
Bit 6	R/W	GROUP3_LINK[23]	0
Bit 5	R/W	GROUP3_LINK[22]	0
Bit 4	R/W	GROUP3_LINK[21]	0
Bit 3	R/W	GROUP3_LINK[20]	0
Bit 2	R/W	GROUP3_LINK[19]	0
Bit 1	R/W	GROUP3_LINK[18]	0
Bit 0	R/W	GROUP3_LINK[17]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP3_LINK[17:24]

These bits are used to globally disable SBI TR Group 3 links 17-24 respectively. If GROUP3_LINK[x] is set to logic 1, the link is unused and the SBI TR bus will be driven as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.

Note:

 GROUP3_LINK[22:24] are only available if the GROUP is configured for T1 operation, i.e. GROUP3_TYPE is set to '0'.



Register 33FH: INSBI TR Group 3 Global Disable #4

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	Х
Bit 4		Unused	Х
Bit 3	R/W	GROUP3_LINK[28]	0
Bit 2	R/W	GROUP3_LINK[27]	0
Bit 1	R/W	GROUP3_LINK[26]	0
Bit 0	R/W	GROUP3_LINK[25]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

GROUP3_LINK[25:28]

These bits are used to globally disable SBI TR Group 3 links 25-28 respectively. If GROUP3_LINK[x] is set to logic 1, the link is unused and the SBI TR bus will be driven as follows:

AVALID and ALINKRATE[5:0] are driven low (all zeros), ADATA[7:0] and AALARM are driven high (all ones), APARITY is driven low or high for correct parity.

Note:

 GROUP3_LINK[25:28] are only available if the GROUP is configured for T1 operation, i.e. GROUP3_TYPE is set to '0'.



Register 310H: INSBI Control

Bit	Туре	Function	Default
Bit 7	R/W	APAGE	0
Bit 6	R/W	DC_ENBL	1
Bit 5	R/W	DC_INT_EN	0
Bit 4	R/W	FIFO_OVRE	0
Bit 3	R/W	FIFO_UDRE	0
Bit 2	R/W	TS_EN	0
Bit 1	R/W	Reserved	1
Bit 0	R/W	SBI_PAR_CTL	1

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

SBI_PAR_CTL

The SBI_PAR_CTL bit is used to configure the Parity mode for generation of the SBI data parity signal, DDP as follows:

- When SBI_PAR_CTL is a '0' parity will be even.
- When SBI_PAR_CTL is a '1' parity will be odd.

Reserved

This bit must be set to logic 1 for normal operation.

TS_EN

The TS_EN bit is used to enable the LIU octant data stream to SBI tributary mapping capability.

- When TS_EN is a '0', the mapping is fixed to a one to one mapping and is not programmable. The 8 LIU data streams are mapped to tributaries 1 to 8 of SPE #1 within the SBI structure.
- When TS_EN is a '1', LIU octant data stream to SBI tributary mapping is enabled and is specified by the contents of the INSBI Tributary Mapping registers.

FIFO_UDRE

The FIFO_UDRE bit is used to enable/disable the generation of an interrupt when a FIFO underrun is detected.

- When FIFO_UDRE is a '0' underrun interrupt generation is disabled.
- When FIFO_UDRE is a '1' underrun interrupt generation is enabled.



FIFO OVRE

The FIFO_OVRE bit is used to enable/disable the generation of an interrupt when a FIFO overrun is detected.

- When FIFO_OVRE is a '0' overrun interrupt generation is disabled.
- When FIFO_OVRE is a '1' overrun interrupt generation is enabled.

DC_INT_EN

This bit is set to enable the generation of an interrupt when either of the following events occurs:

- A Depth Check error
- An external resynchronization event occurs on the AC1FP signal

DC ENBL

This bit enables depth check resets. The depth checker periodically monitors the link FIFO depths and compares them against the read and write pointers. Discrepancies are reported in the Depth Checker Interrupt Status Register. If DC_ENBL is '1', the affected link is automatically reset. If DC_ENBL is '0', the link is not reset.

APAGE

The tributary mapping register active page select bit (APAGE) controls the selection of one of two pages of tributary mapping registers. When APAGE is set low, the configuration in page A of the tributary mapping registers is used to associate SBI tributaries to LIU octant data streams. When APAGE is set high, the configuration in page B of the tributary mapping registers is used to associate SBI tributaries to LIU octant data streams. When APAGE changes state, any data streams where the mapping registers do not match are automatically reset.

Note:

• The APAGE bit should not be changed when TS_EN is logic 0.



Register 311H: INSBI FIFO Underrun Interrupt Status

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	Х
Bit 5		Unused	X
Bit 4	R	LINK[3]	Х
Bit 3	R	LINK[2]	Х
Bit 2	R	LINK[1]	X
Bit 1	R	LINK[0]	Х
Bit 0	R	FIFO_UDRI	Х

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

Back to back reads of this register must be at least 250 ns apart.

This Underrun interrupt register is the output of a priority encoder of the underrun history of all links. The most significant links have the highest priority and will be reported first if underruns simultaneously occur on multiple links.

If bit 0 is zero, no links have entered underrun since the last read, and all pending underrun notifications have been reported. Bits 1-4 should be ignored.

If bit 0 is one, the register contents are valid, and indicate a link has entered underrun since the last read, or a prior notification was still pending. Continue reading this register, recording all entries, until bit 0 is zero, indicating that no more pending entries are present.

Note: If a tributary is misbehaving so that it frequently enters underrun, the reporting of the multiple underruns can prevent the reporting of underrun on lower priority links. Such misbehaving links should be disabled (LINK_ENBL[x]=0, Register 323H) to obtain the complete underrun history.

FIFO UDRI

This bit is set when a FIFO underrun is detected. It is cleared when the register is read (but may be set again immediately thereafter if a further underrun report is pending).

LINK[3:0]

The LINK[3:0] field is used to specify the LIU octant data stream associated with the FIFO buffer in which the underrun was detected. LINK[3:0] should only be looked at when FIFO_UDRI is a '1'. Valid values of LINK[3:0] are from 1 to 8.

This register will contain the interrupt status even if the corresponding interrupt enable is not set. Interrupts are reported such that link 1 has highest priority.



Register 312H: INSBI FIFO Overrun Interrupt Status

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4	R	LINK[3]	Х
Bit 3	R	LINK[2]	X
Bit 2	R	LINK[1]	X
Bit 1	R	LINK[0]	Х
Bit 0	R	FIFO_OVRI	X

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

Back to back reads of this register must be at least 250 ns apart.

This Overrun interrupt register is the output of a priority encoder of the overrun history of all links. The most significant links have the highest priority and will be reported first if overruns simultaneously occur on multiple links.

If bit 0 is zero, no links have overrun since the last read, and all pending overrun notifications have been reported. Bits 1-4 should be ignored.

If bit 0 is one, the register contents are valid, and indicate a link has overrun since the last read, or a prior notification was still pending. Continue reading this register, recording all entries, until bit 0 is zero, indicating that no more pending entries are present.

Note: If a tributary is misbehaving so that it frequently overruns, the reporting of the multiple overruns can prevent the reporting of overruns on lower priority links. Such misbehaving links should be disabled (LINK_ENBL[x]=0, Register 323H) to obtain the complete overrun history.

FIFO_OVRI

This bit is set when a FIFO overrun is detected. It is cleared when the register is read (but may be set again immediately thereafter if a further overrun report is pending).

LINK[3:0]

The LINK[3:0] field is used to specify the LIU octant data stream associated with the FIFO buffer in which the overrun was detected. LINK[3:0] should only be looked at when FIFO_OVRI is a '1'. Valid values of LINK[3:0] are from 1 to 8.

This register will contain the interrupt status even if the corresponding interrupt enable is not set. Interrupts are reported such that link 1 has highest priority.



Register 313H - 31AH: INSBI Page A Octant to Tributary Mapping #1 - #8

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6	R/W	SPE[1]	0
Bit 5	R/W	SPE[0]	0
Bit 4	R/W	TRIB[4]	0
Bit 3	R/W	TRIB[3]	0
Bit 2	R/W	TRIB[2]	0
Bit 1	R/W	TRIB[1]	0
Bit 0	R/W	TRIB[0]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

SPE[1:0] and TRIB[4:0]

The SPE[1:0] and TRIB[4:0] fields are used to specify the LIU octant data stream to SBI tributary mapping when APAGE is set to 0. The output of the octant corresponding to the register (1-8) is mapped to the SPE and tributary specified by the value of SPE[1:0] and TRIB[4:0]. Valid values of SPE[1:0] are from 1 to 3. Valid values of TRIB[4:0] are from 1 to 28 in T1 mode and from 1 to 21 in E1 mode.

Note:

The mapping of more than one tributary to the same LIU octant data stream or more than one LIU octant data stream to the same tributary is not allowed. Special care must be taken to ensure that all LIU octants and tributaries are uniquely mapped when using multiple OCTLIU LT's on the same SBI bus. Failure to do so will result in bus contention.



Register 31BH - 322H: INSBI Page B Octant to Tributary Mapping #1 - #8

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6	R/W	SPE[1]	0
Bit 5	R/W	SPE[0]	0
Bit 4	R/W	TRIB[4]	0
Bit 3	R/W	TRIB[3]	0
Bit 2	R/W	TRIB[2]	0
Bit 1	R/W	TRIB[1]	0
Bit 0	R/W	TRIB[0]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

SPE[1:0] and TRIB[4:0]

The SPE[1:0] and TRIB[4:0] fields are used to specify the LIU octant data stream to SBI tributary mapping when APAGE is set to 1. The output of the octant corresponding to the register (1-8) is mapped to the SPE and tributary specified by the value of SPE[1:0] and TRIB[4:0]. Valid values of SPE[1:0] are from 1 to 3. Valid values of TRIB[4:0] are from 1 to 28 in T1 mode and from 1 to 21 in E1 mode.

Note:

The mapping of more than one tributary to the same LIU octant data stream or more than one LIU
octant data stream to the same tributary is not allowed. Special care must be taken to ensure
that all LIU octants and tributaries are uniquely mapped when using multiple OCTLIU LT's on the
same SBI bus. Failure to do so will result in bus contention.



Register 323H: INSBI Link Enable

Bit	Туре	Function	Default
Bit 7	R/W	LINK_ENBL[8]	0
Bit 6	R/W	LINK_ENBL[7]	0
Bit 5	R/W	LINK_ENBL[6]	0
Bit 4	R/W	LINK_ENBL[5]	0
Bit 3	R/W	LINK_ENBL[4]	0
Bit 2	R/W	LINK_ENBL[3]	0
Bit 1	R/W	LINK_ENBL[2]	0
Bit 0	R/W	LINK_ENBL[1]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

LINK_ENBL[8:1]

The LINK_ENBL[8:1] bits enable the operation of the corresponding LIU octant data streams. When LINK_ENBL is '1' for a stream, the INSBI will take data from the LIU octant and transmit that data to the SBI tributary mapped to that stream. The tributary to octant mapping is determined by the Octant to Tributary Mapping Registers and APAGE.



Register 324H: INSBI Link Enable Busy

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	Х
Bit 4		Unused	Х
Bit 3		Unused	X
Bit 2		Unused	Х
Bit 1		Unused	X
Bit 0	R	BUSY	Х

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

BUSY

A write to the INSBI Link Enable Register sets BUSY to '1'. BUSY is cleared to '0' approximately three REFCLK cycles later after the register contents have been synchronized to REFCLK.

The user must check that BUSY is '0' before writing to the INSBI Link Enable Register.

Following a reset, BUSY will be '1' until startup circuitry has finished automatically initializing certain RAMs within INSBI.



Register 325H - 32CH: INSBI Tributary Control #1 - #8

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4	R/W	Reserved	0
Bit 3	R/W	Reserved	0
Bit 2	R/W	Reserved	1
Bit 1	R/W	Reserved	0
Bit 0	R/W	Reserved	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

A tributary control register should only be written when the associated LINK_ENBL[x] bit is '0'.

RESERVED

The reserved bits must be set to their default value for correct operation of the OCTLIU LT device.



Register 32DH: INSBI Minimum Depth

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4		Unused	Х
Bit 3	R/W	MIN_DEP[3]	0
Bit 2	R/W	MIN_DEP[2]	1
Bit 1	R/W	MIN_DEP[1]	1
Bit 0	R/W	MIN_DEP[0]	1

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

MIN_DEP [3:0]

The MIN_DEPTH[3:0] bits specify the tributary FIFO Minimum Depth, i.e. the depth that must be reached before the FIFO reader starts to take data from the FIFO.



Register 32EH: INSBI FIFO Thresholds

Bit	Туре	Function	Default
Bit 7	R/W	MIN_THR[3]	0
Bit 6	R/W	MIN_THR[2]	1
Bit 5	R/W	MIN_THR[1]	1
Bit 4	R/W	MIN_THR[0]	0
Bit 3	R/W	MAX_THR[3]	1
Bit 2	R/W	MAX_THR[2]	1
Bit 1	R/W	MAX_THR[1]	1
Bit 0	R/W	MAX_THR[0]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

MIN_THR[3:0]

The MIN_THR[3:0] bits specify the tributary FIFO minimum threshold, i.e. the FIFO depth below which a positive justification is performed.

Note:

 The recommended value for MIN_THR[3:0] is "0010", which is <u>not</u> the default value following device reset.

MAX_THR[3:0]

The MAX_THR[3:0] bits specify the tributary FIFO maximum threshold, i.e. the FIFO depth which when exceeded will cause a negative justification.

Note:

 The recommended value for MAX_THR[3:0] is "1010", which is <u>not</u> the default value following device reset.



Register 331H: INSBI Depth Check Interrupt Status

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	Х
Bit 5		Unused	X
Bit 4	R	LINK[3]	Х
Bit 3	R	LINK[2]	Х
Bit 2	R	LINK[1]	X
Bit 1	R	LINK[0]	Х
Bit 0	R	DCR_INTI	Х

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

DCR_INTI

This bit is set when a depth check error is detected. It is cleared when the register is read (but may be set again immediately thereafter if a further depth check error report is pending).

LINK[3:0]

The LINK[3:0] field is used to specify the LIU octant data stream associated with the FIFO buffer in which the depth check error was detected. LINK[3:0] should only be looked at when DCR_INTI is a '1'. Valid values for LINK[3:0] are from 1 to 8.

This register will contain the interrupt status even if the corresponding interrupt enable is not set. Link 1 has the highest priority.



Register 332H: INSBI Master Interrupt Status

Bit	Туре	Function	Default
Bit 7		Unused	Х
Bit 6		Unused	Х
Bit 5	R	DCR_INTI_SHDW	Х
Bit 4		Unused	Х
Bit 3	R	FIFO_UDRI_SHDW	Х
Bit 2	R	FIFO_OVRI_SHDW	Х
Bit 1		Unused	Х
Bit 0	R	C1FP_SYNC_INTI	Х

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

C1FP_SYNC_INTI

This bit is set when a AC1FP realignment has been detected. It is cleared when the register is read.

FIFO_OVRI_SHDW

This bit is a shadow of the FIFO_OVRI bit in the INSBI FIFO Over Run Interrupt Status Register. It is set when the FIFO_OVRI bit is set and the interrupt enable FIFO_OVRE is set. Reading this register has no affect on the interrupt status.

FIFO_UDRI_SHDW

This bit is a shadow of the FIFO_UDRI bit in the INSBI FIFO Under Run Interrupt Status Register. It is set when the FIFO_UDRI bit is set and the interrupt enable FIFO_UDRE is set. Reading this register has no affect on the interrupt status.

DCR_INTI_SHDW

This bit is a shadow of the DCR_INTI bit in the INSBI Depth Check Interrupt Status Register. It is set when the DCR_INTI bit is set and the interrupt enable DCR_INT_EN is set. Reading this register has no affect on the interrupt status.



Register 390H: EXSBI TR Control

Bit	Туре	Function	Default
Bit 7	R/W	APAGE	0
Bit 6	R/W	Reserved	1
Bit 5	R/W	SYNC_INT_EN	0
Bit 4	R/W	PISO_OVRE	0
Bit 3	R/W	PISO_UDRE	0
Bit 2	R/W	TS_EN	0
Bit 1	R/W	SBITR_PERR_EN	0
Bit 0	R/W	Reserved	1

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

SBITR_PERR_EN

The SBITR_PERR_EN bit is used to enable the SBI TR Parity Error interrupt generation. When SBITR_PERR_EN is '0' SBI TR Parity Error Interrupts will be disabled. When SBITR_PERR_EN is '1' SBI TR Parity Error Interrupts will be enabled.

TS_EN

The TS_EN bit is used to enable the SBI TR link to LIU octant data stream mapping capability. When TS_EN is a '0', the mapping is fixed to a one to one mapping and is not programmable. Links 1 to 8 of GROUP #1 within the SBI TR structure are mapped to the 8 LIU data streams. When TS_EN is a '1', SBI TR link to LIU octant data stream mapping is enabled and is specified by the contents of the EXSBI TR Link Mapping registers.

PISO_UDRE

This bit is set to enable the generation of an interrupt when a PISO hold register underrun is detected.

PISO_OVRE

This bit is set to enable the generation of an interrupt when a PISO hold register overrun is detected.

SYNC_INT_EN

This bit is set to enable the generation of an interrupt when an external resynchronization event occurs on either the DC1FP signal or DSYNC signal.



APAGE

The link mapping active page select bit (APAGE) controls the group of mapping registers used to associate SBI TR links and LIU octant data streams. When mapping is enabled and APAGE is low, the A set of mapping registers (0x3A8 to 0x3AF) is used. When mapping is enabled and APAGE is high, the B set of mapping registers (0x3B0 to 0x3B7) is used. When APAGE changes state, any data streams where the mapping registers do not match are automatically reset.

Note

The APAGE should not be changed when TS_EN is logic 0.

RESERVED

This bit must be set to logic 1 for correct operation.



Register 391H: EXSBI TR PISO Underrun Interrupt Status

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4	R	LINK[3]	Х
Bit 3	R	LINK[2]	Х
Bit 2	R	LINK[1]	Х
Bit 1	R	LINK[0]	Х
Bit 0	R	PISO_UDRI	Х

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

PISO_UDRI

This bit is set when the PISO's hold registers underrun. This bit is cleared when this register is read.

LINK[3:0]

The LINK[3:0] field is used to specify the link associated with the PISO hold register in which the underrun was detected. Values in this field should be looked at when PISO_UDRI is '1'. Legal values for LINK[3:0] are 1 through 8.

This register will contain the interrupt status even if the corresponding interrupt enable is not set. Link 1 has the highest priority.



Register 392H: EXSBI TR PISO Overrun Interrupt Status

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4	R	LINK[3]	Х
Bit 3	R	LINK[2]	X
Bit 2	R	LINK[1]	Х
Bit 1	R	LINK[0]	Х
Bit 0	R	PISO_OVRI	X

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

PISO_OVRI

This bit is set when the PISO's hold registers overrun. This bit is cleared when this register is read.

Note

• The PISO_OVRI should be ignored when using flow control (DFULL) on the SBI TR interface.

LINK[3:0]

The LINK[3:0] field is used to specify the link associated with the PISO hold register in which the overrun was detected. Values in this field should be looked at when PISO_OVRI is a '1'. Legal values for LINK[3:0] are 1 through 8.

This register will contain the interrupt status even if the corresponding interrupt enable is not set. Link 1 has the highest priority.



Register 393H: EXSBI TR Parity Error Interrupt Reason

Bit	Туре	Function	Default
Bit 7	R	GROUP[1]	X
Bit 6	R	GROUP[0]	X
Bit 5	R	LINK[4]	X
Bit 4	R	LINK[3]	Х
Bit 3	R	LINK[2]	Х
Bit 2	R	LINK[1]	X
Bit 1	R	LINK[0]	Х
Bit 0	R	PERRI	Х

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

PERRI

When set PERRI indicates that an SBI TR parity error has been detected. It is cleared when the register is read.

LINK[4:0] and GROUP[1:0]

The LINK[4:0] and GROUP[1:0] fields are used to specify the SBI TR link for which a parity error was detected. These fields are only valid only when PERRI is set. When a parity error has not been detected the LINK[4:0] field may contain an out of range link value.

If the type of the GROUP where the parity error occurred does not correspond to the operating mode of the OCTLIU LT (e.g., a parity error in a GROUP containing E1s when the OCTLIU LT is operating in T1 mode), GROUP[1:0] will be valid but LINK[4:0] will be invalid.

Values in these fields should only be looked at when PERRI is a '1'.



Register 395H: EXSBI TR Master Interrupt Status

Bit	Туре	Function	Default
Bit 7	R/W	Reserved	0
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4	R	PERRI_SHDW	Х
Bit 3	R	PISO_UDRI_SHDW	X
Bit 2	R	PISO_OVRI_SHDW	X
Bit 1	R	SBITR_SYNCI	Х
Bit 0	R	C1FP_SYNCI	X

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

C1FP_SYNCI

This bit is set when a DC1FP realignment has been detected. Reading this register clears the interrupt source.

SBITR SYNCI

This bit is set when a DSYNC realignment has been detected. Reading this register clears the interrupt source.

PISO_OVRI_SHDW

This bit is a shadow of the PISO_OVRI bit in the EXSBI TR PISO Overrun Interrupt Status Register. It is set when the PISO_OVRI bit is set and the interrupt enable PISO_OVRE is set. Reading this register has no affect on this interrupt source

PISO UDRI SHDW

This bit is a shadow of the PISO_UDRI bit in the EXSBI TR PISO Underrun Interrupt Status Register. It is set when the PISO_UDRI bit is set and the interrupt enable PISO UDRE is set. Reading this register has no affect on this interrupt source

PERRI_SHDW

This bit is a shadow of the PERRI bit in the SBI TR Parity Error Interrupt Reason Register. It is set when the PERRI bit is set and the interrupt enable SBITR_PERR_EN is set. Reading this register has no affect on this interrupt source.



RESERVED

The Reserved bit must be set to '0' for correct operation.



Register 398H: EXSBI TR Link Enable

Bit	Туре	Function	Default
Bit 7	R/W	LINK_ENBL[8]	0
Bit 6	R/W	LINK_ENBL[7]	0
Bit 5	R/W	LINK_ENBL[6]	0
Bit 4	R/W	LINK_ENBL[5]	0
Bit 3	R/W	LINK_ENBL[4]	0
Bit 2	R/W	LINK_ENBL[3]	0
Bit 1	R/W	LINK_ENBL[2]	0
Bit 0	R/W	LINK_ENBL[1]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

LINK_ENBL[8:1]

The LINK_ENBL[8:1] bits enable the operation of the corresponding LIU octant data streams. When LINK_ENBL is '1' for a stream, the EXSBI TR will take data from an SBI TR link and transmit that data to the LIU octant. The link to octant mapping is determined by the Octant to Link Mapping Registers and APAGE.



Register 39FH: EXSBI TR Link Overrun Autoreset

Bit	Туре	Function	Default
Bit 7	R/W	LINK_AUTO_RST[8]	0
Bit 6	R/W	LINK_AUTO_RST[7]	0
Bit 5	R/W	LINK_AUTO_RST[6]	0
Bit 4	R/W	LINK_AUTO_RST[5]	0
Bit 3	R/W	LINK_AUTO_RST[4]	0
Bit 2	R/W	LINK_AUTO_RST[3]	0
Bit 1	R/W	LINK_AUTO_RST[2]	0
Bit 0	R/W	LINK_AUTO_RST[1]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

LINK_AUTO_RST[8:1]

The LINK_AUTO_RST[8:1] bits enables automatic reset of the corresponding links in the event of an overrun. When LINK_AUTO_RST is '1' for a link, the link will be reset when an overrun is detected on that link. When LINK_AUTO_RST is '0' no resets will be generated when an overrun is detected for this link when it overruns.

When the DFULL signal is not used for flow control, the LINK_AUTO_RST[8:1] bits must be set to '1'. When the DFULL signal is used for flow control, LINK_AUTO_RST[8:1] bits must be cleared to '0'.



Register 3A0H - 3A7H: EXSBI TR Link Control #1 - #8

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6	R/W	CLK_MODE[1]	0
Bit 5	R/W	CLK_MODE[0]	0
Bit 4	R/W	Reserved	0
Bit 3	R/W	Reserved	1
Bit 2	R/W	Reserved	0
Bit 1	R/W	Reserved	0
Bit 0		Unused	X

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

RESERVED

The Reserved bits must be set to their default for correct operation.

CLK_MODE[1:0]

The CLK_MODE[1:0] field selects one of three different methods whereby the frequency of the serial data stream output to the LIU octant us determined, as shown in Table 9.

Table 9 EXSBI TR Clock Generation

CLK_MODE[1:0]	Description
00	Reserved
01	Speed up and slow down the output serial clock depending on the 'ClkRate' field of the link's Link Rate Octet on the SBI TR bus.
10	Speed up and slow down the output serial clock depending on the 'Phase' field of the link's Link Rate Octet on the SBI TR bus.
11	Speed up and slow down the output serial clock depending on both the 'Clkrate' and 'Phase' field of the link's Link Rate Octet on the SBI TR bus.



Register 3A8H - 3AFH: EXSBI TR Page A Octant to Link Mapping #1 - #8

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6	R/W	GROUP[1]	0
Bit 5	R/W	GROUP[0]	0
Bit 4	R/W	LINK[4]	0
Bit 3	R/W	LINK[3]	0
Bit 2	R/W	LINK[2]	0
Bit 1	R/W	LINK[1]	0
Bit 0	R/W	LINK[0]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

LINK[4:0] and GROUP[1:0]

The GROUP[1:0] and LINK[4:0] fields are used to specify the LIU octant data stream to SBI TR link mapping when APAGE is set to 0. The input of the octant corresponding to the register (1-8) is sourced from the GROUP and link specified by the value of GROUP[1:0] and LINK[4:0]. Valid values of GROUP[1:0] are from 1 to 3. Valid values of LINK[4:0] are from 1 to 28 in T1 mode and from 1 to 21 in E1 mode.

Note

• The mapping of more than one link to the same LIU octant data stream or more than one LIU octant data stream to the same link is not allowed. Special care must be taken to ensure that all LIU octants and links are uniquely mapped when using multiple OCTLIU LT's on the same SBI TR bus. Failure to do so will result in bus contention



Register 3B0H - 3B7H: EXSBI TR Page B Octant to Link Mapping #1 - #8

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6	R/W	GROUP[1]	0
Bit 5	R/W	GROUP[0]	0
Bit 4	R/W	LINK[4]	0
Bit 3	R/W	LINK[3]	0
Bit 2	R/W	LINK[2]	0
Bit 1	R/W	LINK[1]	0
Bit 0	R/W	LINK[0]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

LINK[4:0] and GROUP[1:0]

The GROUP[1:0] and LINK[4:0] fields are used to specify the LIU octant data stream to SBI TR link mapping when APAGE is set to 1. The input of the octant corresponding to the register (1-8) is sourced from the GROUP and link specified by the value of GROUP[1:0] and LINK[4:0]. Valid values of GROUP[1:0] are from 1 to 3. Valid values of LINK[4:0] are from 1 to 28 in T1 mode and from 1 to 21 in E1 mode.

Note

• The mapping of more than one link to the same LIU octant data stream or more than one LIU octant data stream to the same link is not allowed. Special care must be taken to ensure that all LIU octants and links are uniquely mapped when using multiple OCTLIU LT's on the same SBI TR bus. Failure to do so will result in bus contention



Register 3B8H - 3BFH: EXSBI TR PISO Depth/Minimum Depth #1 - #8

Bit	Туре	Function	Default
Bit 7	R/W	DEPTH[3]	0
Bit 6	R/W	DEPTH[2]	0
Bit 5	R/W	DEPTH[1]	1
Bit 4	R/W	DEPTH[0]	0
Bit 3	R/W	MIN_DEPTH[3]	0
Bit 2	R/W	MIN_DEPTH[2]	0
Bit 1	R/W	MIN_DEPTH[1]	1
Bit 0	R/W	MIN_DEPTH[0]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 1.

MIN_DEPTH[3:0]

MIN_DEPTH[3:0] specifies the buffer depth (in bytes) of the EXSBI TR PISO holding registers that triggers the PISO to start shifting out data to the serial data streams. Legal values are 2 to 8.

DEPTH[3:0]

DEPTH[3:0] specifies the buffer depth (in bytes) of the EXSBI TR PISO holding registers. Legal values are 2 to 8.

Note

- DEPTH[3:0] and MIN_DEPTH[3:0] must be set to 0x2 when DFULL is used for flow control.
- DEPTH[3:0] and MIN_DEPTH[3:0] should only be set to 0x4 and 0x2 respectively, if DFULL is not
 used for flow control. In this case LINK_AUTO_RST[8:1] bits must be set to '1' to prevent overflow
 during spurious operation.



Register 390H: EXSBI Control

Bit	Туре	Function	Default
Bit 7	R/W	APAGE	0
Bit 6	R/W	DC_ENBL	1
Bit 5	R/W	DC_INT_EN	0
Bit 4	R/W	FIFO_OVRE	0
Bit 3	R/W	FIFO_UDRE	0
Bit 2	R/W	TS_EN	0
Bit 1	R/W	SBI_PERR_EN	0
Bit 0	R/W	SBI_PAR_CTL	1

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

SBI_PAR_CTL

The SBI_PAR_CTL bit is used to configure the Parity mode for checking of the SBI data parity signal, DDP as follows:

- When SBI_PAR_CTL is a '0' parity will be even.
- When SBI_PAR_CTL is a '1' parity will be odd.

SBI_PERR_EN

The SBI PERR EN bit is used to enable the SBI Parity Error interrupt generation

- When SBI PERR EN is '0' SBI Parity Error Interrupts will be disabled
- When SBI_PERR_EN is '1' SBI Parity Error Interrupts will be enabled

In both cases the SBI Parity checker logic will update the SBI Parity Error Interrupt Reason Register.

TS EN

The TS_EN bit is used to enable the SBI tributary to LIU octant data stream mapping capability.

- When TS_EN is a '0', the mapping is fixed to a one to one mapping and is not programmable. Tributaries 1 to 8 of SPE #1 within the SBI structure are mapped to the 8 LIU data streams.
- When TS_EN is a '1', SBI tributary to LIU octant data stream mapping is enabled and is specified by the contents of the EXSBI Tributary Mapping registers.



FIFO UDRE

The FIFO_UDRE bit is used to enable/disable the generation of an interrupt when a FIFO underrun is detected.

- When FIFO_UDRE is a '0' underrun interrupt generation is disabled.
- When FIFO_UDRE is a '1' underrun interrupt generation is enabled.

FIFO_OVRE

The FIFO_OVRE bit is used to enable/disable the generation of an interrupt when a FIFO overrun is detected.

- When FIFO_OVRE is a '0' overrun interrupt generation is disabled.
- When FIFO_OVRE is a '1' overrun interrupt generation is enabled.

DC_INT_EN

This bit is set to enable the generation of an interrupt when either of the following events occurs:

- A Depth Check error
- An external resynchronization event occurs on the DC1FP signal

DC ENBL

This bit enables depth check resets. The depth checker periodically monitors the link FIFO depths and compares them against the read and write pointers. Discrepancies are reported in the Depth Checker Interrupt Status Register. If DC_ENBL is '1', the affected link is automatically reset. If DC_ENBL is '0', the link is not reset.

APAGE

The tributary mapping active page select bit (APAGE) controls the group of mapping registers used to associate SBI tributaries and LIU octant data streams. When mapping is enabled and APAGE is low, the A set of mapping registers (0x3A8 to 0x3AF) is used. When mapping is enabled and APAGE is high, the B set of mapping registers (0x3B0 to 0x3B7) is used. When APAGE changes state, any data streams where the mapping registers do not match are automatically reset.

Note:

The APAGE should not be changed when TS_EN is logic 0.



Register 391H: EXSBI FIFO Underrun Interrupt Status

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	Х
Bit 4	R	LINK[3]	X
Bit 3	R	LINK[2]	X
Bit 2	R	LINK[1]	X
Bit 1	R	LINK[0]	Х
Bit 0	R	FIFO_UDRI	Х

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

Back to back reads of this register must be at least 250 ns apart.

This Underrun interrupt register is the output of a priority encoder of the underrun history of all links. The most significant links have the highest priority and will be reported first if underruns simultaneously occur on multiple links.

If bit 0 is zero, no links have entered underrun since the last read, and all pending underrun notifications have been reported. Bits 1-4 should be ignored.

If bit 0 is one, the register contents are valid, and indicate a link has entered underrun since the last read, or a prior notification was still pending. Continue reading this register, recording all entries, until bit 0 is zero, indicating that no more pending entries are present.

Note: If a tributary is misbehaving so that it frequently enters underrun, the reporting of the multiple underruns can prevent the reporting of underrun on lower priority links. Such misbehaving links should be disabled (LINK_ENBL[x]=0, Register 398H) to obtain the complete underrun history.

FIFO_UDRI

This bit is set when a FIFO underrun is detected. It is cleared when the register is read.

LINK[3:0]

The LINK[3:0] field is used to specify the LIU octant data stream associated with the FIFO buffer in which the underrun was detected. LINK[3:0] should only be looked at when FIFO_UDRI is a '1'. Valid values of LINK[3:0] are from 1 to 8.

This register will contain the interrupt status even if the corresponding interrupt enable is not set. Link 1 has the highest priority.



Register 392H: EXSBI FIFO Overrun Interrupt Status

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	Х
Bit 4	R	LINK[3]	Х
Bit 3	R	LINK[2]	X
Bit 2	R	LINK[1]	X
Bit 1	R	LINK[0]	X
Bit 0	R	FIFO_OVRI	Х

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

Back to back reads of this register must be at least 250 ns apart.

This Overrun interrupt register is the output of a priority encoder of the overrun history of all links. The most significant links have the highest priority and will be reported first if overruns simultaneously occur on multiple links.

If bit 0 is zero, no links have overrun since the last read, and all pending overrun notifications have been reported. Bits 1-4 should be ignored.

If bit 0 is one, the register contents are valid, and indicate a link has overrun since the last read, or a prior notification was still pending. Continue reading this register, recording all entries, until bit 0 is zero, indicating that no more pending entries are present.

Note: If a tributary is misbehaving so that it frequently overruns, the reporting of the multiple overruns can prevent the reporting of overruns on lower priority links. Such misbehaving links should be disabled (LINK_ENBL[x]=0, Register 398H) to obtain the complete overrun history.

FIFO_OVRI

This bit is set when a FIFO overrun is detected. It is cleared when the register is read.

LINK[3:0]

The LINK[3:0] field is used to specify the LIU octant data stream associated with the FIFO buffer in which the over-run was detected. LINK[3:0] should only be looked at when FIFO_OVRI is a '1'. Valid values of LINK[3:0] are from 1 to 8.

This register will contain the interrupt status even if the corresponding interrupt enable is not set. Link 1 has the highest priority.



Register 393H: EXSBI Parity Error Interrupt Reason

Bit	Туре	Function	Default
Bit 7	R	SPE[1]	X
Bit 6	R	SPE[0]	Х
Bit 5	R	TRIB[4]	Х
Bit 4	R	TRIB[3]	Х
Bit 3	R	TRIB[2]	Х
Bit 2	R	TRIB[1]	Х
Bit 1	R	TRIB[0]	Х
Bit 0	R	PERRI	Х

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

PERRI

When set PERRI indicates that an SBI parity error has been detected. It is cleared when the register is read.

TRIB[4:0] and SPE[1:0]

The TRIB[4:0] and SPE[1:0] field are used to specify the SBI tributary for which a parity error was detected. These fields are only valid only when PERRI is set. When a parity error has not been detected the TRIB[4:0] field may contain an out of range tributary value.

If the type of the SPE where the parity error occurred does not correspond to the operating mode of the OCTLIU LT (e.g. a parity error in a SPE containing E1s when the OCTLIU LT is operating in T1 mode), SPE[1:0] will be valid but TRIB[4:0] will be invalid.

Values in these fields should only be looked at when PERRI is a '1'.



Register 394H: EXSBI Depth Check Interrupt Status

Bit	Туре	Function	Default
Bit 7		Unused	Х
Bit 6		Unused	X
Bit 5		Unused	Х
Bit 4	R	LINK[3]	Х
Bit 3	R	LINK[2]	Х
Bit 2	R	LINK[1]	Х
Bit 1	R	LINK[0]	Х
Bit 0	R	DCRI	Х

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

DCRI

This bit is set when a Depth Check error is detected. It is cleared when the register is read.

LINK[3:0]

The LINK[3:0] field is used to specify the LIU octant data stream associated with the FIFO buffer in which the depth check error was detected. LINK[3:0] should only be looked at when DCRI is a '1'. Valid values for LINK[3:0] are from 1 to 8.

This register will contain the interrupt status even if the corresponding interrupt enable is not set. Link 1 has the highest priority.



Register 395H: EXSBI Master Interrupt Status

Bit	Туре	Function	Default
Bit 7	R/W	Reserved	0
Bit 6		Unused	X
Bit 5	R	DCRI_SHDW	Х
Bit 4	R	PERRI_SHDW	Х
Bit 3	R	FIFO_UDRI_SHDW	Х
Bit 2	R	FIFO_OVRI_SHDW	Х
Bit 1		Unused	Х
Bit 0	R	C1FP_SYNCI	X

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

C1FP_SYNCI

This bit is set when a DC1FP realignment has been detected. Reading this register clears this interrupt source.

FIFO_OVRI_SHDW

This bit is a shadow of the FIFO_OVRI bit in the EXSBI FIFO Overrun Interrupt Status Register. It is set when the FIFO_OVRI bit is set and the interrupt enable FIFO_OVRE is set. Reading this register has no affect on this interrupt source.

FIFO_UDRI_SHDW

This bit is a shadow of the FIFO_UDRI bit in the EXSBI FIFO Underrun Interrupt Status Register. It is set when the FIFO_UDRI bit is set and the interrupt enable FIFO_UDRE is set. Reading this register has no affect on this interrupt source.

PERRI SHDW

This bit is a shadow of the PERRI bit in the EXSBI Parity Error Interrupt Reason Register. It is set when the PERRI bit is set and the interrupt enable SBI_PERR_EN is set. Reading this register has no affect on this interrupt source.

DCRI SHDW

This bit is a shadow of the DCRI bit in the EXSBI Depth Check Interrupt Status Register. It is set when the DCRI bit is set and the interrupt enable DCR_INT_EN is set. Reading this register has no affect on this interrupt source.



RESERVED

The reserved bit must be set to 0 for correct operation of the OCTLIU LT device.



Register 396H: EXSBI Minimum Depth

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4		Unused	X
Bit 3	R/W	MIN_DEP[3]	0
Bit 2	R/W	MIN_DEP[2]	1
Bit 1	R/W	MIN_DEP[1]	1
Bit 0	R/W	MIN_DEP[0]	1

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

MIN_DEP[3:0]

The MIN_DEPTH[3:0] bits specify the tributary FIFO Minimum Depth, i.e. the depth that must be reached before the FIFO reader starts to take data from the FIFO.

Note:

 The recommended value for MIN_DEP[3:0] is "1001", which is <u>not</u> the default value following reset.



Register 397H: EXSBI FIFO Thresholds

Bit	Туре	Function	Default
Bit 7	R/W	MIN_THR[3]	0
Bit 6	R/W	MIN_THR[2]	0
Bit 5	R/W	MIN_THR[1]	1
Bit 4	R/W	MIN_THR[0]	0
Bit 3	R/W	MAX_THR[3]	1
Bit 2	R/W	MAX_THR[2]	1
Bit 1	R/W	MAX_THR[1]	0
Bit 0	R/W	MAX_THR[0]	1

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

MIN_THR[3:0]

The MIN_THR[3:0] bits specify the tributary FIFO minimum threshold, i.e. the FIFO depth below which the serial data stream to the LIU octant is slowed down (when CLK_MODE[1:0] = "00" in the EXSBI Tributary Control Register for the octant).

MAX_THR[3:0]

The MAX_THR[3:0] bits specify the tributary FIFO maximum threshold, i.e. the FIFO depth above which the serial data stream to the LIU octant is sped up (when CLK_MODE[1:0] = "00" in the EXSBI Tributary Control Register for the octant).



Register 398H: EXSBI Link Enable

Bit	Туре	Function	Default
Bit 7	R/W	LINK_ENBL[8]	0
Bit 6	R/W	LINK_ENBL[7]	0
Bit 5	R/W	LINK_ENBL[6]	0
Bit 4	R/W	LINK_ENBL[5]	0
Bit 3	R/W	LINK_ENBL[4]	0
Bit 2	R/W	LINK_ENBL[3]	0
Bit 1	R/W	LINK_ENBL[2]	0
Bit 0	R/W	LINK_ENBL[1]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

LINK_ENBL[8:1]

The LINK_ENBL[8:1] bits enable the operation of the corresponding LIU octant data streams. When LINK_ENBL is '1' for a stream, the EXSBI8 will take data from an SBI tributary and transmit that data to the LIU octant. The tributary to octant mapping is determined by the Octant to Tributary Mapping Registers and APAGE.



Register 399H: EXSBI Link Enable Busy

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4		Unused	Х
Bit 3		Unused	X
Bit 2		Unused	X
Bit 1		Unused	Х
Bit 0	R	BUSY	Х

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

BUSY

A write to the EXSBI Link Enable Register sets BUSY to '1'. BUSY is cleared to '0' approximately three REFCLK cycles later after the register contents have been synchronized to REFCLK.

The user must check that BUSY is '0' before writing to the EXSBI Link Enable Register.

Following a reset, BUSY will be '1' until startup circuitry has finished automatically initializing certain RAMs within EXSBI.



Register 3A0H - 3A7H: EXSBI Tributary Control #1 - #8

Bit	Туре	Function	Default
Bit 7		Unused	Х
Bit 6	R/W	CLK_MODE[1]	0
Bit 5	R/W	CLK_MODE[0]	0
Bit 4	R/W	Reserved	0
Bit 3	R/W	Reserved	1
Bit 2	R/W	Reserved	0
Bit 1	R/W	Reserved	0
Bit 0		Unused	Х

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

A tributary control register should only be written when the associated LINK_ENBL[x] bit is '0'.

RESERVED

The reserved bits must be set to their default value for correct operation of the OCTLIU LT device.

CLK_MODE[1:0]

The CLK_MODE[1:0] field selects one of three different methods whereby the frequency of the serial data stream output to the LIU octant is determined, as shown in Table 10.

Table 10 EXSBI Clock Generation Options

CLK_MODE[1:0]	Description
00	Speed up and slow down the output serial clock depending on the FIFO fill level and the thresholds specified in the EXSBI Thresholds Register.
01	Speed up and slow down the output serial clock depending on the 'ClkRate' field of the tributary's Link Rate Octet on the SBI bus.
10	Speed up and slow down the output serial clock depending on the 'Phase' field of the tributary's Link Rate Octet on the SBI bus.
11	Reserved.



Register 3A8H - 3AFH: EXSBI Page A Octant to Tributary Mapping #1 - #8

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6	R/W	SPE[1]	0
Bit 5	R/W	SPE[0]	0
Bit 4	R/W	TRIB[4]	0
Bit 3	R/W	TRIB[3]	0
Bit 2	R/W	TRIB[2]	0
Bit 1	R/W	TRIB[1]	0
Bit 0	R/W	TRIB[0]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

SPE[1:0] and TRIB[4:0]

The SPE[1:0] and TRIB[4:0] fields are used to specify the LIU octant data stream to SBI tributary mapping when APAGE is set to 0. The input of the octant corresponding to the register (1-8) is sourced from the SPE and tributary specified by the value of SPE[1:0] and TRIB[4:0]. Valid values of SPE[1:0] are from 1 to 3. Valid values of TRIB[4:0] are from 1 to 28 in T1 mode and from 1 to 21 in E1 mode.



Register 3B0H to 3B7H: EXSBI Page B Octant to Tributary Mapping #1 - #8

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6	R/W	SPE[1]	0
Bit 5	R/W	SPE[0]	0
Bit 4	R/W	TRIB[4]	0
Bit 3	R/W	TRIB[3]	0
Bit 2	R/W	TRIB[2]	0
Bit 1	R/W	TRIB[1]	0
Bit 0	R/W	TRIB[0]	0

This register is selected when the SBI_EN input is set to logic '1' and the SBI_MODE bit in register 001H is set to logic 0.

SPE[1:0] and TRIB[4:0]

The SPE[1:0] and TRIB[4:0] fields are used to specify the LIU octant data stream to SBI tributary mapping when APAGE is set to 1. The input of the octant corresponding to the register (1-8) is sourced from the SPE and tributary specified by the value of SPE[1:0] and TRIB[4:0]. Valid values of SPE[1:0] are from 1 to 3. Valid values of TRIB[4:0] are from 1 to 28 in T1 mode and from 1 to 21 in E1 mode.

Note:

The mapping of more than one tributary to the same LIU octant data stream or more than one LIU
octant data stream to the same tributary is not allowed. Special care must be taken to ensure
that all LIU octants and tributaries are uniquely mapped when using multiple OCTLIU LT's on the
same SBI bus. Failure to do so will result in bus contention.



Register 043H, 0C3H, 143H, 1C3H, 243H, 2C3H, 343H, 3C3H: T1 PDVD Interrupt Enable/Status

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4	R	PDV	Х
Bit 3	R	Z16DI	X
Bit 2	R	PDVI	Х
Bit 1	R/W	Z16DE	0
Bit 0	R/W	PDVE	0

When the E1/T1B bit of the Global Configuration register is a logic 1, this register is held reset.

PDV

The PDV bit indicates the current state of the pulse density violation indication. When PDV is a logic 1, a violation of the pulse density rule exists. When PDV is a logic 0, no violation of the pulse density rule exists. Note: the PDV indication persists for the duration of the pulse density violation. At its minimum, PDV may be asserted for only 1 bit time, therefore, reading this bit may not return a logic 1 even though a pulse density violation has occurred.

PDVI, Z16DI

The PDVI and Z16DI bits identify the source of a generated interrupt. PDVI is a logic 1 whenever a change in the pulse density violation indication generated an interrupt. PDVI is cleared to 0 when this register is read. Z16DI is a logic 1 whenever 16 consecutive zeros are detected. Z16DI is cleared to 0 when this register is read. Note that the PDVI and Z16DI interrupt indications operate regardless of whether interrupts are enabled or disabled.

Z₁₆DE

The Z16DE bit enables an interrupt to be generated on the microprocessor INTB pin when 16 consecutive zeros are detected. When Z16DE is set to logic 1, interrupt generation is enabled. When Z16DE is set to logic 0, interrupt generation is disabled.

PDVE

The PDVE bit enables an interrupt to be generated on the microprocessor INTB pin when a change in the pulse density is detected. When PDVE is set to logic 1, an interrupt is generated whenever a pulse density violation occurs or when the pulse density ceases to exist. When PDVE is set to logic 0, interrupt generation by pulse density violations is disabled.



Register 045H, 0C5H, 145H, 1C5H, 245H, 2C5H, 345H, 3C5H: T1 XPDE Interrupt Enable/Status

Bit	Туре	Function	Default
Bit 7	R/W	STUFE	0
Bit 6	R/W	STUFF	0
Bit 5	R	STUFI	X
Bit 4	R	PDV	X
Bit 3	R	Z16DI	X
Bit 2	R	PDVI	Х
Bit 1	R/W	Z16DE	0
Bit 0	R/W	PDVE	0

When the E1/T1B bit of the Global Configuration register is a logic 1, this register is held reset.

STUFE

The STUFE bit enables the occurrence of pulse stuffing to generate an interrupt on INTB. When STUFE is set to logic 1, an interrupt is generated on the occurrence of a bit stuff. When STUFE is a logic 0, bit stuffing occurrences do not generate an interrupt on INTB.

STUFF

The STUFF bit enables pulse stuffing to occur upon detection of a violation of the pulse density rule. Bit stuffing is performed in such a way that the resulting data stream no longer violates the pulse density rule. When STUFF is set to logic 1, bit stuffing is enabled and the STUFI bit indicates the occurrence of bit stuffs. When STUFF is a logic 0, bit stuffing is disabled and the PDVI bit indicates occurrences of pulse density violation. Also, when STUFF is a logic 0, PCM data passes through XPDE unaltered.

STUFI

The STUFI bit is valid when pulse stuffing is active. This bit indicates when a bit stuff occurred to eliminate a pulse density violation and that an interrupt was generated due to the bit stuff (if STUFE is logic 1). When pulse stuffing is active, PDVI remains logic 0, indicating that the stuffing has removed the density violation. The STUFI bit is reset to logic 0 once this register is read. If the STUFE bit is also logic 1, the interrupt is also cleared once this register is read.



PDV

The PDV bit indicates the current state of the pulse density violation indication. When PDV is a logic 1, a violation of the pulse density rule exists. When PDV is a logic 0, no violation of the pulse density rule exists. Note: the PDV indication persists for the duration of the pulse density violation. At its minimum, PDV may be asserted for only 1 bit time, therefore, reading this bit may not return a logic 1 even though a pulse density violation has occurred. When the XPDE is enabled for pulse stuffing, PDV remains logic 0.

PDVI, Z16DI

The PDVI and Z16DI bits identify the source of a generated interrupt. PDVI is a logic 1 whenever a change in the pulse density violation indication generated an interrupt. PDVI is cleared to 0 when this register is read. Z16DI is a logic 1 whenever 16 consecutive zeros are detected. Z16DI is cleared to 0 when this register is read. Note that the PDVI and Z16DI interrupt indications operate regardless of whether the corresponding interrupt enables are enabled or disabled. When STUFF is set to logic 1, the PDVI and Z16DI bits are forced to logic 0.

Z₁₆DE

The Z16DE bit enables an interrupt to be generated on the microprocessor INTB pin when 16 consecutive zeros are detected. When Z16DE is set to logic 1, interrupt is generation is enabled. When Z16DE is set to logic 0, interrupt generation is disabled.

PDVE

The PDVE bit enables an interrupt to be generated on the microprocessor INTB pin when a change in the pulse density is detected. When PDVE is set to logic 1, an interrupt is generated whenever a pulse density violation occurs or when the pulse density ceases to exist (if STUFE is logic 0). When PDVE is set to logic 0, interrupt generation by pulse density violations is disabled.



Register 046H, 0C6H, 146H, 1C6H, 246H, 2C6H, 346H, 3C6H: T1 XIBC Control

Bit	Туре	Function	Default
Bit 7	R/W	EN	0
Bit 6	R/W	Reserved	0
Bit 5		Unused	X
Bit 4		Unused	X
Bit 3		Unused	Х
Bit 2		Unused	X
Bit 1	R/W	CL1	0
Bit 0	R/W	CL0	0

When the E1/T1B bit of the Global Configuration register is a logic 1, this register is held reset.

EN

The EN bit controls whether the Inband Code is transmitted or not. A logic 1 in the EN bit position enables transmission of inband codes; a logic 0 in the EN bit position disables inband code transmission.

Note:

• The PRBS transmit data (TX_GEN=1) has priority over the XIBC data stream.

RESERVED

The reserved bit must be set to 0 for correct operation of the OCTLIU LT device.

CL1, CL0

The bit positions CL1 and CL0 of this register indicate the length of the inband loopback code sequence, as follows:

Table 11 Transmit In-band Code Length

CL1	CL0	Code Length
0	0	5
0	1	6
1	0	7
1	1	8

Codes of 3 or 4 bits in length may be accommodated by treating them as half of a double-sized code (i.e., a 3-bit code would use the 6-bit code length setting).



Register 047H, 0C7H, 147H, 1C7H, 247H, 2C7H, 347H, 3C7H: T1 XIBC Loopback Code

Bit	Туре	Function	Default
Bit 7	R/W	IBC7	X
Bit 6	R/W	IBC6	Х
Bit 5	R/W	IBC5	Х
Bit 4	R/W	IBC4	Х
Bit 3	R/W	IBC3	Х
Bit 2	R/W	IBC2	Х
Bit 1	R/W	IBC1	Х
Bit 0	R/W	IBC0	Х

When the E1/T1B bit of the Global Configuration register is a logic 1, this register is held reset.

This register contains the inband loopback code pattern to be transmitted. The code is transmitted most significant bit (IBC7) first, followed by IBC6 and so on. The code, regardless of the length, must be aligned with the MSB always in the IBC7 position (e.g., a 5-bit code would occupy the IBC7 through IBC2 bit positions). To transmit a 3-bit or a 4-bit code pattern, the pattern must be paired to form a double-sized code (i.e., the 3-bit code '011' would be written as the 6-bit code '011011').

When the OCTLIU LT is reset, the contents of this register are not affected.



Register 048H, 0C8H, 148H, 1C8H, 248H, 2C8H, 348H, 3C8H: RJAT Interrupt Status and FIFOMAP

Bit	Туре	Function	Default
Bit 7	R/W	FIFOMAP[5]	0
Bit 6	R/W	FIFOMAP[4]	0
Bit 5	R/W	FIFOMAP[3]	0
Bit 4	R/W	FIFOMAP[2]	0
Bit 3	R/W	FIFOMAP[1]	0
Bit 2	R/W	FIFOMAP[0]	0
Bit 1	R	OVRI	X
Bit 0	R	UNDI	X

UNDI

The UNDI bit is asserted when an attempt is made to read data from the receive FIFO when the FIFO is already empty. When UNDI is a logic 1, an underrun event has occurred. Reading this register will clear the UNDI bit to logic 0.

OVRI

The OVRI bit is asserted when an attempt is made to write data into the receive FIFO when the FIFO is already full. When OVRI is a logic 1, an overrun event has occurred. Reading this register will clear the OVRI bit to logic 0.

FIFOMAP[5:0]

FIFOMAP[5:0] is configured at startup to set the depth of the RJAT FIFO. The RJAT FIFO depth is programmable between 17 and 80 bits according to the following equation:

Desired FIFO depth = 80 - FIFOMAP[5:0]

Thus the default setting of 00h results in a FIFO depth of 80 bits, while a FIFOMAP[5:0] setting of 3Fh results in a FIFO depth of 17 bits.

Note

- FIFOMAP[5:0] should only be updated when the FIFORST bit (RJAT Configuration register) is asserted.
- The FIFOMAP[5:0] are only recommended for use in SBI TR mode, when the device is optimized for latency. Otherwise, the FIFO should be programmed to the maximum depth of 80 bits. i.e. FIFOMAP[5:0] set to the default value of 00H.
- The FIFO depth requires a safety zone of 8 bits at the top and bottom. For example to tolerate 28 UI of jitter, the depth should be 28 + 2*4 (safety at top and bottom of FIFO) = 36 bits.



Register 049H, 0C9H, 149H, 1C9H, 249H, 2C9H, 349H, 3C9H: RJAT Reference Clock Divisor (N1) Control

Bit	Туре	Function	Default
Bit 7	R/W	N1[7]	0
Bit 6	R/W	N1[6]	0
Bit 5	R/W	N1[5]	1
Bit 4	R/W	N1[4]	0
Bit 3	R/W	N1[3]	1
Bit 2	R/W	N1[2]	1
Bit 1	R/W	N1[1]	1
Bit 0	R/W	N1[0]	1

This register contains an 8-bit binary number, N1, which is one less than the magnitude of the reference clock divisor. The reference divisor magnitude, (N1+1), is the ratio between the frequency of the recovered clock (or the transmit clock if a diagnostic loopback is enabled) and the frequency at the phase discriminator input.

Writing to this register will reset the PLL.

The default value of N1 after a device reset is 47 = 2FH.



Register 04AH, 0CAH, 14AH, 1CAH, 24AH, 2CAH, 34AH, 3CAH: RJAT Output Clock Divisor (N2) Control

Bit	Туре	Function	Default
Bit 7	R/W	N2[7]	0
Bit 6	R/W	N2[6]	0
Bit 5	R/W	N2[5]	1
Bit 4	R/W	N2[4]	0
Bit 3	R/W	N2[3]	1
Bit 2	R/W	N2[2]	1
Bit 1	R/W	N2[1]	1
Bit 0	R/W	N2[0]	1

This register contains an 8-bit binary number, N2, which is one less than the magnitude of the output clock divisor. The output clock divisor magnitude, (N2+1), is the ratio between the frequency of the smooth output clock, RCLK[n], and the frequency applied to the phase discriminator input.

Writing to this register will reset the PLL.

The default value of N2 after a device reset is 47 = 2FH.

Recommendations

In general, the relationship N1 = N2 must always be true in order for the PLL to operate correctly.

In order to meet jitter transfer specifications for some modes, such as basic E1 operation, N1 and N2 must be large in order to reduce the PLL transfer cutoff frequency. The recommended N1/N2 values for the various operating modes are shown in Table 12.

Table 12 Recommended N1/N2 values

Mode	N1	N2
T1 clk/data (1.544 MHz)	2FH	2FH
E1 clk/data (2.048 MHz)	FFH	FFH
T1 clk/data (2.048 MHz)	2FH	2FH
T1 SBI TR (1.544 MHz)	2FH	2FH
E1 SBI TR (2.048 MHz)	FFH	FFH
T1 SBI TR (2.048 MHz)	FFH	FFH
T1 SBI (1.544 MHz)	2FH	2FH
E1 SBI (2.048 MHz)	FFH	FFH
T1 SBI (2.048 MHz)	FFH	FFH

Note:

• The frequencies quoted in parentheses refer to the XCLK frequency being used.



Register 04BH, 0CBH, 14BH, 1CBH, 24BH, 2CBH, 34BH, 3CBH: RJAT Configuration

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6	R/W	Reserved	0
Bit 5	R/W	ACENT	0
Bit 4	R/W	CENT	0
Bit 3	R/W	UNDE	0
Bit 2	R/W	OVRE	0
Bit 1	R/W	FIFORST	0
Bit 0	R/W	LIMIT	1

Reserved

This bit must be set to logic 0 for correct operation.

ACENT

Setting the ACENT option to logic 1 enables the FIFO auto-centering option. When auto-centering is enabled the PLL state machine logic checks the operating range of the RJAT FIFO depth and accelerates or decelerates the FIFO read clock so that the FIFO gradually centers towards the FIFO ½ full point. Whenever the FIFO operating mid-point is more than two bits from the FIFO ½ full point the PLL makes an adjustment.

Note

This bit should only to be used in SBI TR mode.

CENT

Setting the CENT option to logic 1 will enable the FIFO self-centering option for the next 384 OCLK cycles, and for the first 384 OCLK cycles following an overrun or underrun event. If an EMPTY or FULL alarm occurs during this 384 UI period, then the period will be extended by the number of UI that the EMPTY or FULL alarm persists.

Setting both LIMIT and CENT to logic 1 will cause the FIFO to self-center only once (when CENT transitions from low to high) and then default to LIMIT functionality. The reason is that the FIFO must overrun or underrun in order for centering to trigger, but LIMIT prevents this from occurring.

The recommended value of CENT is logic 1.

UNDE

Setting the UNDE bit to logic 1 enables an underrun event to assert the INTB output low.



OVRE

Setting the OVRE bit to logic 1 enables an overrun event to assert the INTB output low.

FIFORST

Setting the FIFORST bit allows the FIFO to be reset. This bit is not tied to the PLL reset signal, so whenever the PLL is reset by a write to the N1 or N2 registers the FIFO must also be reset (after a suitable delay to allow the PLL to lock). Note that the FIFORST bit must be cleared for normal operation.

LIMIT

Setting the LIMIT bit to logic 1 will limit the PLL jitter attenuation by enabling the FIFO to increase or decrease the frequency of the smooth output clock whenever the FIFO is within one UI of overflowing or underflowing.

Setting both LIMIT and CENT to logic 1 will cause the FIFO to self-center only once (when CENT transitions from low to high) and then default to LIMIT functionality. The reason is that the FIFO must overrun or underrun in order for centering to trigger, but LIMIT prevents this from occurring.

The recommended value of LIMIT is logic 0.



Register 04CH, 0CCH, 14CH, 1CCH, 24CH, 2CCH, 34CH, 3CCH: TJAT Interrupt Status and FIFOMAP

Bit	Туре	Function	Default
Bit 7	R/W	FIFOMAP[5]	0
Bit 6	R/W	FIFOMAP[4]	0
Bit 5	R/W	FIFOMAP[3]	0
Bit 4	R/W	FIFOMAP[2]	0
Bit 3	R/W	FIFOMAP[1]	0
Bit 2	R/W	FIFOMAP[0]	0
Bit 1	R	OVRI	Х
Bit 0	R	UNDI	X

UNDI

The UNDI bit is asserted when an attempt is made to read data from the transmit FIFO when the FIFO is already empty. When UNDI is a logic 1, an underrun event has occurred. Reading this register will clear the UNDI bit to logic 0.

OVRI

The OVRI bit is asserted when an attempt is made to write data into the transmit FIFO when the FIFO is already full. When OVRI is a logic 1, an overrun event has occurred. Reading this register will clear the OVRI bit to logic 0.

FIFOMAP[5:0]

FIFOMAP[5:0] is configured at startup to set the depth of the TJAT FIFO. The TJAT FIFO depth is programmable between 17 and 80 bits according to the following equation:

Desired FIFO depth = 80 - FIFOMAP[5:0]

Thus the default setting of 00h results in a FIFO depth of 80 bits, while a FIFOMAP setting of 3Fh results in a FIFO depth of 17 bits.

Note

- FIFOMAP[5:0] should only be updated when the FIFORST bit (TJAT Configuration register) is asserted.
- The FIFOMAP[5:0] are only recommended for use in SBI TR mode, when the device is optimized for latency. Otherwise, the FIFO should be programmed to the maximum depth of 80 bits. i.e. FIFOMAP[5:0] set to the default value of 00H.
- The FIFO depth requires a safety zone of 8 bits at the top and bottom. For example to tolerate 28 UI of jitter, the depth should be 28 + 2*4 (safety at top and bottom of FIFO) = 36 bits.



Register 04DH, 0CDH, 14DH, 1CDH, 24DH, 2CDH, 34DH, 3CDH: TJAT Reference Clock Divisor (N1) Control

Bit	Туре	Function	Default
Bit 7	R/W	N1[7]	0
Bit 6	R/W	N1[6]	0
Bit 5	R/W	N1[5]	1
Bit 4	R/W	N1[4]	0
Bit 3	R/W	N1[3]	1
Bit 2	R/W	N1[2]	1
Bit 1	R/W	N1[1]	1
Bit 0	R/W	N1[0]	1

This register contains an 8-bit binary number, N1, which is one less than the magnitude of the reference clock divisor. The reference divisor magnitude, (N1+1), is the ratio between the frequency of the reference clock (as selected by the PLLREF1 and PLLREF0 bits of the Transmit Line Interface Timing Options register) and the frequency at the phase discriminator input.

Writing to this register will reset the PLL.

The default value of N1 after a device reset is 47 = 2FH.



Register 04EH, 0CEH, 14EH, 1CEH, 24EH, 2CEH, 34EH, 3CEH: TJAT Output Clock Divisor (N2) Control

Bit	Туре	Function	Default
Bit 7	R/W	N2[7]	0
Bit 6	R/W	N2[6]	0
Bit 5	R/W	N2[5]	1
Bit 4	R/W	N2[4]	0
Bit 3	R/W	N2[3]	1
Bit 2	R/W	N2[2]	1
Bit 1	R/W	N2[1]	1
Bit 0	R/W	N2[0]	1

This register contains an 8-bit binary number, N2, which is one less than the magnitude of the output clock divisor. The output clock divisor magnitude, (N2+1), is the ratio between the frequency of the smooth output clock and the frequency applied to the phase discriminator input.

Writing to this register will reset the PLL.

The default value of N2 after a device reset is 47 = 2FH.

Recommendations

In general, the relationship N1 = N2 must always be true in order for the PLL to operate correctly.

In order to meet jitter transfer specifications for some modes, such as basic E1 operation, N1 and N2 must be large in order to reduce the PLL transfer cutoff frequency. The recommended N1/N2 values for the various operating modes are shown in Table 13.

Table 13 Recommended N1/N2 values

Mode	N1	N2
T1 clk/data (1.544 MHz)	2FH	2FH
E1 clk/data (2.048 MHz)	FFH	FFH
T1 clk/data (2.048 MHz)	2FH	2FH
T1 SBI TR (1.544 MHz)	2FH	2FH
E1 SBI TR (2.048 MHz)	FFH	FFH
T1 SBI TR (2.048 MHz)	FFH	FFH
T1 SBI (1.544 MHz)	2FH	2FH
E1 SBI (2.048 MHz)	FFH	FFH
T1 SBI (2.048 MHz)	FFH	FFH

Note:

• The frequencies quoted in parentheses refer to the XCLK frequency being used.



Register 04FH, 0CFH, 14FH, 1CFH, 24FH, 2CFH, 34FH, 3CFH: TJAT Configuration

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6	R/W	Reserved	0
Bit 5	R/W	ACENT	0
Bit 4	R/W	CENT	0
Bit 3	R/W	UNDE	0
Bit 2	R/W	OVRE	0
Bit 1	R/W	FIFORST	0
Bit 0	R/W	LIMIT	1

Reserved

This bit must be set to logic 0 for correct operation.

ACENT

Setting the ACENT option to logic 1 enables the FIFO auto-centering option. When auto-centering is enabled the PLL state machine logic checks the operating range of the TJAT FIFO depth and accelerates or decelerates the FIFO read clock so that the FIFO gradually centers towards the FIFO ½ full point. Whenever the FIFO operating mid-point is more than two bits from the FIFO ½ full point the PLL makes an adjustment.

Note

This bit should only to be used in SBITR mode.

CENT

Setting the CENT option to logic 1 will enable the FIFO self-centering option for the next 384 OCLK cycles, and for the first 384 OCLK cycles following an overrun or underrun event. If an EMPTY or FULL alarm occurs during this 384 UI period, then the period will be extended by the number of UI that the EMPTY or FULL alarm persists.

Setting both LIMIT and CENT to logic 1 will cause the FIFO to self-center only once (when CENT transitions from low to high) and then default to LIMIT functionality. The reason is that the FIFO must overrun or underrun in order for centering to trigger, but LIMIT prevents this from occurring.

The recommended value of CENT is logic 1.

UNDE

Setting the UNDE bit to logic 1 enables an underrun event to assert the INTB output low.



OVRE

Setting the OVRE bit to logic 1 enables an overrun event to assert the INTB output low.

FIFORST

Setting the FIFORST bit allows the FIFO to be reset. This bit is not tied to the PLL reset signal, so whenever the PLL is reset by a write to the N1 or N2 registers the FIFO must also be reset (after a suitable delay to allow the PLL to lock). Note that the FIFORST bit must be cleared for normal operation.

LIMIT

Setting the LIMIT bit to logic 1 will limit the PLL jitter attenuation by enabling the FIFO to increase or decrease the frequency of the smooth output clock whenever the FIFO is within one UI of overflowing or underflowing.

Setting both LIMIT and CENT to logic 1 will cause the FIFO to self-center only once (when CENT transitions from low to high) and then default to LIMIT functionality. The reason is that the FIFO must overrun or underrun in order for centering to trigger, but LIMIT prevents this from occurring.

The recommended value of LIMIT is logic 0.



Register 050H, 0D0H, 150H, 1D0H, 250H, 2D0H, 350H, 3D0H: IBCD Configuration

Bit	Туре	Function	Default
Bit 7	R/W	Reserved	0
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4		Unused	Х
Bit 3	R/W	DSEL1	0
Bit 2	R/W	DSEL0	0
Bit 1	R/W	ASEL1	0
Bit 0	R/W	ASEL0	0

When the E1/T1B bit of the Global Configuration register is a logic 1, this register is held reset.

This register provides the selection of the Activate and De-activate loopback code lengths (from 3 bits to 8 bits) as follows:

Table 14 Loopback Code Configurations

DEACTIVATE Code		ACTIVATE Code		
DSEL1	DSEL0	ASEL1	ASEL0	CODE LENGTH
0	0	0	0	5 bits
0	1	0	1	6 (or 3*) bits
1	0	1	0	7 bits
1	1	1	1	8 (or 4*) bits

Note:

- 3-bit and 4-bit code sequences can be accommodated by configuring the IBCD for 6 or 8 bits and by programming two repetitions of the code sequence.
- The Reserved bit is used for production test purposes only. The Reserved bit must be logic 0 for normal operation.



Register 051H, 0D1H, 151H, 1D1H, 251H, 2D1H, 351H, 3D1H: IBCD Interrupt Enable/Status

Bit	Туре	Function	Default
Bit 7	R	LBACP	X
Bit 6	R	LBDCP	X
Bit 5	R/W	LBAE	0
Bit 4	R/W	LBDE	0
Bit 3	R	LBAI	X
Bit 2	R	LBDI	X
Bit 1	R	LBA	X
Bit 0	R	LBD	Х

When the E1/T1B bit of the Global Configuration register is a logic 1, this register is held reset.

LBACP, LBDCP

The LBACP and LBDCP bits indicate when the corresponding loopback code is present during a 39.8 ms interval.

LBAE

The LBAE bit enables the assertion or deassertion of the inband Loopback Activate (LBA) detect indication to generate an interrupt on the microprocessor INTB pin. When LBAE is set to logic 1, any change in the state of the LBA detect indication generates an interrupt. When LBAE is set to logic 0, no interrupt is generated by changes in the LBA detect state.

LBDE

The LBDE bit enables the assertion or deassertion of the inband Loopback Deactivate (LBD) detect indication to generate an interrupt on the microprocessor INTB pin. When LBDE is set to logic 1, any change in the state of the LBD detect indication generates an interrupt. When LBDE is set to logic 0, no interrupt is generated by changes in the LBD detect state.

LBAI, LBDI

The LBAI and LBDI bits indicate which of the two expected loopback codes generated the interrupt when their state changed. A logic 1 in these bit positions indicates that a state change in that code has generated an interrupt; a logic 0 in these bit positions indicates that no state change has occurred. After the Enable/Status Register has been read, the LBAI and LBDI bits are set to logic 0.



LBA, LBD

The LBA and LBD bits indicate the current state of the corresponding loopback code detect indication. A logic 1 in these bit positions indicates the presence of that code has been detected; a logic 0 in these bit positions indicates the absence of that code. Each INBAND LOOPBACK code sequence is defined as the repetition of the programmed code in the PCM stream for at least 5.1 seconds. The detection algorithm tolerates more than the minimum number of discrepancy bits in order to detect framed PCM data in the presence of a 10-2 bit error rate.



Register 052H, 0D2H, 152H, 1D2H, 252H, 2D2H, 352H, 3D2H: IBCD Activate Code

Bit	Туре	Function	Default
Bit 7	R/W	ACT7	0
Bit 6	R/W	ACT6	0
Bit 5	R/W	ACT5	0
Bit 4	R/W	ACT4	0
Bit 3	R/W	ACT3	0
Bit 2	R/W	ACT2	0
Bit 1	R/W	ACT1	0
Bit 0	R/W	ACT0	0

When the E1/T1B bit of the Global Configuration register is a logic 1, this register is held reset.

This 8-bit register selects the Activate code sequence that is to be detected. If the code sequence length is less than 8 bits, the first 8 bits of several repetitions of the code sequence must be used to fill the 8-bit register. For example, if code sequence is a repeating 00001, the first 8 bits of two repetitions (0000100001) is programmed into the register, i.e.00001000. Note that bit ACT7 corresponds to the first code bit received.



Register 053H, 0D3H, 153H, 1D3H, 253H, 2D3H, 353H, 3D3H: IBCD Deactivate Code

Bit	Туре	Function	Default
Bit 7	R/W	DACT7	0
Bit 6	R/W	DACT6	0
Bit 5	R/W	DACT5	0
Bit 4	R/W	DACT4	0
Bit 3	R/W	DACT3	0
Bit 2	R/W	DACT2	0
Bit 1	R/W	DACT1	0
Bit 0	R/W	DACT0	0

When the E1/T1B bit of the Global Configuration register is a logic 1, this register is held reset.

This 8-bit register selects the Deactivate code sequence that is to be detected. If the code sequence length is less than 8 bits, the first 8 bits of several repetitions of the code sequence must be used to fill the 8-bit register. For example, if code sequence is a repeating 001, the first 8 bits of three repetitions (001001001) is programmed into the register, i.e.00100100. Note that bit DACT7 corresponds to the first code bit received.



Register 054H, 0D4H, 154H, 1D4H, 254H, 2D4H, 354H, 3D4H: CDRC Configuration

Bit	Туре	Function	Default
Bit 7	R/W	AMI	0
Bit 6	R/W	LOS[1]	0
Bit 5	R/W	LOS[0]	0
Bit 4	R/W	Reserved	0
Bit 3	R/W	Reserved	0
Bit 2	R/W	Reserved	0
Bit 1	R/W	O162	0
Bit 0	R/W	Reserved	0

RESERVED

Reserved bit 2 must be set to logic 1 for correct operation. All other reserved bits must be a logic 0 for correct operation.

O162

If the AMI bit is logic 0 in E1 mode, the Recommendation O.162 compatibility select bit (O162) allows selection between two line code violation definitions:

If O162 is a logic 0, a line code violation is indicated if the serial stream does not match the verbatim HDB3 definition given in Recommendation G.703. A bipolar violation that is not part of an HDB3 signature or a bipolar violation in an HDB3 signature that is the same polarity as the last bipolar violation results in a line code violation indication.

If O162 is a logic 1, a line code violation is indicated if a bipolar violation is of the same polarity as the last bipolar violation, as per Recommendation O.162.

The O162 bit has no effect in T1 mode.

AMI

The alternate mark inversion (AMI) bit specifies the line coding of the incoming signal. A logic 1 selects AMI line coding by disabling HDB3 decoding in E1 mode and B8ZS in T1 mode. In E1 mode, a logic 0 selects HDB3 line decoding which entails substituting an HDB3 signature with four zeros. In T1 mode, a logic 0 selects B8ZS line decoding which entails substituting an B8ZS signature with eight zeros.

LOS[1:0]

The loss of signal threshold is set by the operating mode and the state of the AMI, LOS[1] and LOS[0] bits:



Table 15 Loss of Signal Thresholds

Mode	AMI	LOS[1]	LOS[0]	Threshold (PCM periods)
E1	0	0	0	10
T1	0	0	0	15
Х	1	0	0	15
X	Х	0	1	31
Х	Х	1	0	63
Х	Х	1	1	175

When the number of consecutive zeros on the incoming PCM line exceeds the programmed threshold, the LOSV status bit is set. For example, if the threshold is set to 10, the 11th zero causes the LOSV bit to be set.



Register 055H, 0D5H, 155H, 1D5H, 255H, 2D5H, 355H, 3D5H: CDRC Interrupt Control

Bit	Туре	Function	Default
Bit 7	R/W	LCVE	0
Bit 6	R/W	LOSE	0
Bit 5	R/W	LCSDE	0
Bit 4	R/W	ZNDE	0
Bit 3		Unused	Х
Bit 2		Unused	Х
Bit 1		Unused	Х
Bit 0		Unused	X

The bit positions LCVE, LOSE, LCSDE and ZNDE (bits 7 to 4) of this register are interrupt enables to select which of the status events (Line Code Violation, Loss Of Signal, HDB3 signature, B8ZS signature or N Zeros), either singly or in combination, are enabled to generate an interrupt on the microprocessor INTB pin when they are detected. A logic 1 bit in the corresponding bit position enables the detection of these signals to generate an interrupt; a logic 0 bit in the corresponding bit position disables that signal from generating an interrupt.



Register 056H, 0D6H, 156H, 1D6H, 256H, 2D6H, 356H, 3D6H: CDRC Interrupt Status

Bit	Туре	Function	Default
Bit 7	R	LCVI	X
Bit 6	R	LOSI	X
Bit 5	R	LCSDI	Х
Bit 4	R	ZNDI	Х
Bit 3		Unused	Х
Bit 2		Unused	Х
Bit 1		Unused	Х
Bit 0	R	LOSV	Х

The ZNDI, LCSDI, LOSI and LCVI (bits 4 to 7) of this register indicate which of the status events have occurred since the last time this register was read. A logic 1 in any of these bit positions indicates that the corresponding event was detected.

Bits ZNDI, LCSDI, LOSI and LCVI are cleared to logic 0 by reading this register.

LOSV

The LOSV bit reflects the status of the LOS alarm.

ZNDI

The consecutive zeros detection interrupt (ZNDI) indicates that N consecutive spaces have occurred, where N is four for E1 and eight for T1. This bit can be used to detect an AMI coded signal.

LCSDI

The line code signature detection interrupt (LCSDI) indicates that a valid line code signature has occurred. In T1 mode, the B8ZS signature is defined as 000+-0+ if the previous impulse is positive, or 000-+0+ if it is negative. In E1 mode, a valid HDB3 signature is defined as a bipolar violation preceded by two zeros. This bit can be used to detect an HDB3 coded signal in E1 mode and B8ZS coded signal in T1.

LOSI

The LOSI bit is set to a logic 1 when the LOSV bit changes state.

LCVI

The line code violation interrupt (LCVI) indicates a series of marks and spaces has occurred in contradiction to the defined line code (AMI, B8ZS or HDB3).



Register 057H, 0D7H, 157H, 1D7H, 257H, 2D7H, 357H, 3D7H: CDRC Alternate Loss of Signal Status

Bit	Туре	Function	Default
Bit 7	R/W	ALTLOSE	0
Bit 6	R	ALTLOSI	Х
Bit 5		Unused	Х
Bit 4		Unused	Х
Bit 3		Unused	Х
Bit 2		Unused	Х
Bit 1		Unused	Х
Bit 0	R	ALTLOSV	Х

The alternate loss of signal status provides a more stringent criteria for the deassertion of the alarm than the LOS indication in the CDRC Interrupt Status register.

ALTLOSE

If the ALTLOSE bit is a logic 1, the INTB output is asserted low when the ALTLOSV status bit changes state.

ALTLOSI

The ALTLOSI bit is set high when the ALTLOSV status bit changes state. It is cleared when this register is read.

ALTLOSV

The ALTLOSV bit is asserted upon the absence of marks for the threshold of bit periods specified by the LOS[1:0] register bits. The ALTLOSV bit is deasserted only after pulse density requirements have been met. In T1 mode, there must be N ones in each and every time window of 8(N+1) data bits (where N can equal 1 through 23). In E1 mode, ALTLOSV is deasserted only after 255 bit periods during which no sequence of four zeros has been received.



Register 058H, 0D8H, 158H, 1D8H, 258H, 2D8H, 358H, 3D8H: PMON Interrupt Enable/Status

Bit	Туре	Function	Default
Bit 7		Unused	Х
Bit 6		Unused	X
Bit 5		Unused	Х
Bit 4		Unused	Х
Bit 3		Unused	Х
Bit 2	R/W	INTE	0
Bit 1	R	XFER	Х
Bit 0		Unused	X

This register contains status information indicating when counter data has been transferred into the holding registers and indicating whether the holding registers have been overrun.

INTE

The INTE bit controls the generation of a microprocessor interrupt when the transfer clock has caused the counter values to be stored in the holding registers. A logic 1 bit in the INTE position enables the generation of an interrupt via the INTB output; a logic 0 bit in the INTE position disables the generation of an interrupt.

XFER

The XFER bit indicates that a transfer of counter data has occurred. A logic 1 in this bit position indicates that a latch request, initiated by writing to one of the counter register locations or the Octant PMON Update register, was received and a transfer of the counter values has occurred. A logic 0 indicates that no transfer has occurred. The XFER bit is cleared (acknowledged) by reading this register.



Register 05EH, 0DEH, 15EH, 1DEH, 25EH, 2DEH, 35EH, 3DEH: PMON LCV Count (LSB)

Bit	Туре	Function	Default
Bit 7	R	LCV[7]	Х
Bit 6	R	LCV[6]	Х
Bit 5	R	LCV[5]	Х
Bit 4	R	LCV[4]	Х
Bit 3	R	LCV[3]	Х
Bit 2	R	LCV[2]	Х
Bit 1	R	LCV[1]	Х
Bit 0	R	LCV[0]	Х



Register 05FH, 0DFH, 15FH, 1DFH, 25FH, 2DFH, 35FH, 3DFH: PMON LCV Count (MSB)

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	Х
Bit 4	R	LCV[12]	Х
Bit 3	R	LCV[11]	Х
Bit 2	R	LCV[10]	X
Bit 1	R	LCV[9]	Х
Bit 0	R	LCV[8]	X

LCV[12:0]

The LCV[12:0] bits indicate the number of LCV error events that occurred during the previous accumulation interval. An LCV event is defined as the occurrence of a Bipolar Violation or Excessive Zeros. The counting of Excessive Zeros can be disabled by the BPV bit of the Receive Line Interface Configuration #1 register.

The LCV count registers for a octant are updated by writing to the PMON LCV Count (LSB) register. A write to this location loads count data located in the PMON into the internal holding registers. Alternatively, the LCV count registers for the octant are updated by writing to the Line Interface Interrupt Source #1 / PMON Update register. The data contained in the holding registers can then be subsequently read by microprocessor accesses into the PMON count register address space. The latching of count data, and subsequent resetting of the counters, is synchronized to the internal event timing so that no events are missed.

The PMON is loaded with new count data within 3.5 recovered clock periods of the triggering register write. With nominal line rates, the PMON registers should not be polled until 2.3 µsec have elapsed from the triggering register write.

When the OCTLIU LT is reset, the contents of the PMON count registers are unknown until the first latching of performance data is performed.



Register 060H, 0E0H, 160H, 1E0H, 260H, 2E0H, 360H, 3E0H: PRBS Generator/Checker Control

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5	R/W	QRSS	0
Bit 4		Unused	Х
Bit 3	R/W	TINV	0
Bit 2	R/W	RINV	0
Bit 1	R/W	AUTOSYNC	1
Bit 0	R/W	MANSYNC	0

ORSS

The quasi-random signal source (QRSS) bit enables the zero suppression feature required when generating a QRSS sequence. When QRSS is a logic 1, a one is forced in the generated PRBS stream when the following 14 bit positions are all zeros. When QRSS is a logic 0, the zero suppression feature is disabled.

Note that in order to generate the AT&T TR 62411 QRSS sequence, or the 2²⁰-1 sequence as specified in ITU-T O.151, the PATSEL[1:0] field in the PRBS Pattern Select Register must be set to "01" and QRSS set to 1.

TINV

The TINV bit controls the logical inversion of the generated data stream. When TINV is a logic 1, the data is inverted. When TINV is a logic 0, the data is not inverted.

RINV

The RINV bit controls the logical inversion of the received stream before processing. When RINV is a logic 1, the received data is inverted before being processed by the pattern detector. When RINV is a logic 0, the data is not inverted

AUTOSYNC

The AUTOSYNC bit enables the automatic resynchronization of the pattern detector. The automatic resynchronization is activated when 10 or more bit errors are detected in a fixed 48-bit window. When AUTOSYNC is a logic 1, the auto resync feature is enabled. When AUTOSYNC is a logic 0, the auto sync feature is disabled, and pattern resynchronization is accomplished using the MANSYNC bit.



MANSYNC

The MANSYNC bit is used to initiate a manual resynchronization of the pattern detector. A low to high transition on MANSYNC initiates the resynchronization.



Register 061H, 0E1H, 161H, 1E1H, 261H, 2E1H, 361H, 3E1H: PRBS Checker Interrupt Enable/Status

Bit	Туре	Function	Default
Bit 7	R/W	SYNCE	0
Bit 6	R/W	BEE	0
Bit 5	R/W	XFERE	0
Bit 4	R	SYNCV	Х
Bit 3	R	SYNCI	X
Bit 2	R	BEI	X
Bit 1	R	XFERI	X
Bit 0		Unused	X

SYNCE

The SYNCE bit enables the generation of an interrupt when the PRBS checker changes synchronization state. When SYNCE is set to logic 1, the interrupt is enabled.

BEE

The BEE bit enables the generation of an interrupt when a bit error is detected in the receive data. **Bit errors are not flagged unless the pattern detector is synchronized.** When BEE is set to logic 1, the interrupt is enabled.

XFERE

The XFERE bit enables the generation of an interrupt when an accumulation interval is completed and new values are stored in the error counter holding registers. When XFERE is set to logic 1, the interrupt is enabled.

SYNCV

The SYNCV bit indicates the synchronization state of the PRBS checker. When SYNCV is a logic 1 the PRBS checker is synchronized (the PRBS checker has observed at least 32 consecutive error free bit periods). When SYNCV is a logic 0, the PRBS checker is out of sync (the PRBS checker has detected 6 or more bit errors in a 64 bit period window).

SYNCI

The SYNCI bit indicates that the detector has changed synchronization state since the last time this register was read. If SYNCI is logic 1, the pattern detector has gained or lost synchronization at least once. SYNCI is set to logic 0 when this register is read.



BEI

The BEI bit indicates that one or more bit errors have been detected since the last time this register was read. When BEI is set to logic 1, at least one bit error has been detected. BEI is set to logic 0 when this register is read.

XFERI

The XFERI bit indicates that a transfer of the error count has occurred. A logic 1 in this bit position indicates that the error counter holding registers has been updated. This update is initiated by writing to one of the PRBS Error Count register locations, or by writing to the Line Interface Interrupt Source #1 / PMON Update register. XFERI is set to logic 0 when this register is read.



Register 062H, 0E2H, 162H, 1E2H, 262H, 2E2H, 362H, 3E2H: PRBS Pattern Select

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4		Unused	Х
Bit 3		Unused	X
Bit 2		Unused	X
Bit 1	R/W	PATSEL[1]	0
Bit 0	R/W	PATSEL[0]	0

PATSEL[1:0]

PATSEL[1:0] determines which of the three PRBS patterns are generated and checked for errors.

PATSEL[1:0]	Pattern
00	2 ¹⁵ -1
01	2 ²⁰ -1
10	2 ¹¹ -1
11	Reserved



Register 064H, 0E4H, 164H, 1E4H, 264H, 2E4H, 364H, 3E4H: PRBS Error Count #1

Bit	Туре	Function	Default
Bit 7	R	ERRCNT[7]	Х
Bit 6	R	ERRCNT[6]	X
Bit 5	R	ERRCNT[5]	Х
Bit 4	R	ERRCNT[4]	Х
Bit 3	R	ERRCNT[3]	Х
Bit 2	R	ERRCNT[2]	Х
Bit 1	R	ERRCNT[1]	Х
Bit 0	R	ERRCNT[0]	Х



Register 065H, 0E5H, 165H, 1E5H, 265H, 2E5H, 365H, 3E5H: PRBS Error Count #2

Bit	Туре	Function	Default
Bit 7	R	ERRCNT[15]	X
Bit 6	R	ERRCNT[14]	X
Bit 5	R	ERRCNT[13]	Х
Bit 4	R	ERRCNT[12]	Х
Bit 3	R	ERRCNT[11]	Х
Bit 2	R	ERRCNT[10]	Х
Bit 1	R	ERRCNT[9]	Х
Bit 0	R	ERRCNT[8]	Х



Register 066H, 0E6H, 166H, 1E6H, 266H, 2E6H, 366H, 3E6H: PRBS Error Count #3

Bit	Туре	Function	Default
Bit 7	R	ERRCNT[23]	X
Bit 6	R	ERRCNT[22]	X
Bit 5	R	ERRCNT[21]	Х
Bit 4	R	ERRCNT[20]	Х
Bit 3	R	ERRCNT[19]	Х
Bit 2	R	ERRCNT[18]	Х
Bit 1	R	ERRCNT[17]	Х
Bit 0	R	ERRCNT[16]	Х

ERRCNT[23:0]

ERRCNT[23:0] contain the error counter holding register. The value in this register represents the number of bit errors that have been accumulated since the last accumulation interval, up to a maximum (saturation) value of 2^{24} -1. Note that bit errors are not accumulated while the pattern detector is out of sync.

The Error Count registers for each individual PRBS generator/checker are updated by writing to any one of the Error count registers. Alternatively, the Error Count registers are updated with all other octant counter registers by writing to the Line Interface Interrupt Source #1 / PMON Update register. The data contained in the holding registers can then be subsequently read by microprocessor accesses into the PRBS error count register address space. The latching of error count data, and subsequent resetting of the counters, is synchronized to the internal event timing so that no events are missed.

The PRBS is loaded with new count data within 6 recovered clock periods of the triggering register write. In T1 mode, the PRBS registers should not be read until 4 µsec have elapsed from the triggering register write. In E1 mode, the PRBS registers should not be read until 3 µsec have elapsed from the triggering register write. The XFERI bit the PRBS Checker Interrupt Enable/Status Register may be polled to determine whether the required interval has elapsed.



Register 068H, 0E8H, 168H, 1E8H, 268H, 2E8H, 368H, 3E8H: XLPG Control/Status

Bit	Туре	Function	Default
Bit 7	R/W	HIGHZ	1
Bit 6	R/W	ARST	0
Bit 5		Unused	X
Bit 4	R/W	INITRAM	0
Bit 3	R	Reserved	X
Bit 2	R/W	Reserved	0
Bit 1	R/W	Reserved	0
Bit 0	R/W	Reserved	1

HIGHZ

The HIGHZ bit controls tristating of the TXTIP[x] and TXRING[x] outputs. When the HIGHZ bit is set to a logic 0, the outputs are enabled. When the HIGHZ bit is set to a logic 1, the outputs are put into high impedance. Setting HIGHZ to logic 1 has the same effect as setting SCALE[4:0] to 00H.

ARST

The Analogue Reset bit (ARST) resets the analogue portion of the XLPG (without affecting the digital portion) when set to logic 1.

INITRAM

The Waveform Storage RAM initialization bit (INITRAM) causes the XPLG waveform storage RAM to be initialized to 12 standard waveform patterns when set to logic 1. This bit remains at logic 1 while the initialization is in progress and is cleared to logic 0 when the initialization has completed.

The 12 waveform patterns to which the RAM is initialized are listed in Table 21 thru Table 30, Table 38 and Table 39.

Note

The SCALE[4:0] bits in the XLPG Pulse Waveform Scale Register are not initialized to the
recommended values listed in Table 21 thru Table 30, Table 38 and Table 39. These bits must be
configured manually.

Reserved

The Reserved bits must remain in their default state for correct operation.



Register 069H, 0E9H, 169H, 1E9H, 269H, 2E9H, 369H, 3E9H: XLPG Pulse Waveform Scale

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	Х
Bit 4	R/W	SCALE[4]	0
Bit 3	R/W	SCALE[3]	0
Bit 2	R/W	SCALE[2]	0
Bit 1	R/W	SCALE[1]	0
Bit 0	R/W	SCALE[0]	0

SCALE[4:0]

The SCALE[4:0] bits specify a scaling factor to be applied to the amplitude of the D/A output waveform. Each of the 12 waveforms stored in the XLPG's pulse template RAM may have a different scaling factor. When a particular waveform is selected for use (by the PT_SEL[3:0] register bits or LENx[2:0] inputs), the scaling factor corresponding to that waveform is chosen automatically.

When this register is written to, the value of SCALE[4:0] is stored in one of 12 storage locations indexed by the WAVEFORM[3:0] bits of the Pulse Waveform Storage Write Address #2 register. Thus to set up scaling factors for more than one waveform, this register should be written to a number of times, with WAVEFORM[3:0] set to the different waveform numbers, as appropriate.

The SCALE[4:0] bits scale the maximum output amplitude by increments of 11.14 mA. A value of 0 (00H) tristates the output while the maximum value of 21 (15H) sets the full scale current to 234 mA.

The SCALE[4:0] bits can be modified by:

- 1. Write to the XLPG Pulse Waveform Storage Write Address #2 register to select the waveform/table (1-12) to be modified.
- 2. Write to the SCALE[4:0] bits in the XLPG Pulse Waveform Scale Register.

Setting the SIMUL_REGWR register bit allows all 8 octants to be updated simultaneously with the same scale value.

Table 16 Transmit Output Amplitude

SCALE[4:0]	Decimal Equiv.	Output Amplitude
00000	0	0 mA (tristate)
00001-10100	1-20	Increments of 11.14 mA for each scale step



SCALE[4:0]	Decimal Equiv.	Output Amplitude	
10101	21	234 mA total	
10110-11111	>21	Reserved	1/20

Note

• When using the INITRAM bit (in the XLPG Control/Status Register) the SCALE[4:0] bits are not initialized to the recommended values listed in Table 21 thru Table 30, Table 38 and Table 39. These bits must be configured manually.



Register 06AH, 0EAH, 16AH, 1EAH, 26AH, 2EAH, 36AH, 3EAH: XLPG Pulse Waveform Storage Write Address #1

Bit	Туре	Function	Default
Bit 7	R/W	SAMPLE[4]	0
Bit 6	R/W	SAMPLE[3]	0
Bit 5	R/W	SAMPLE[2]	0
Bit 4	R/W	SAMPLE[1]	0
Bit 3	R/W	SAMPLE[0]	0
Bit 2	R/W	UI[2]	0
Bit 1	R/W	UI[1]	0
Bit 0	R/W	UI[0]	0

UI[2:0]

The pulse waveform write address is composed of a unit interval selector, a sample selector and a waveform number. The unit interval selector (UI[2:0]) specifies the unit interval portion of the address. There are 5 unit intervals, numbered from 0 to 4. UI[2:0] can take the values 0H, 1H, 2H, 3H and 4H. The values 5H, 6H and 7H are undefined.

SAMPLE[4:0]

The pulse waveform write address is composed of a unit interval selector, a sample selector and a waveform number. The sample selector (SAMPLE[4:0]) specifies the sample portion of the address. There are 24 samples, numbered from 0 to 23. SAMPLE[4:0] can thus have any value from 00H to 17H. The values from 18H to 1FH are undefined.

Note:

• The Pulse Waveform Storage Write Indirect Address Registers #1 and #2 must be written to before the Pulse Waveform Storage Data register. In addition, waveform samples must be written in groups of 5. Within each group of 5 writes, the waveform number and sample selector must remain constant and the unit interval selector must be set to 0x0, 0x1, 0x2, 0x3 and 0x4 in sequence. See the Operation section for more details on setting up waveform templates.



Register 06BH, 0EBH, 16BH, 1EBH, 26BH, 2EBH, 36BH, 3EBH: XLPG Pulse Waveform Storage Write Address #2

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6		Unused	X
Bit 5		Unused	X
Bit 4		Unused	Х
Bit 3	R/W	WAVEFORM[3]	0
Bit 2	R/W	WAVEFORM[2]	0
Bit 1	R/W	WAVEFORM[1]	0
Bit 0	R/W	WAVEFORM[0]	0

WAVEFORM[3:0]

The pulse waveform write address is composed of a unit interval selector, a sample selector and a waveform number. The waveform number (WAVEFORM[3:0]) specifies the waveform portion of the address. There are 12 waveforms, numbered from 0 to 11. WAVEFORM[3:0] can thus have any value from 0H to BH. The values from CH to FH are undefined.

Note:

• The Pulse Waveform Storage Write Indirect Address Registers #1 and #2 must be written to before the Pulse Waveform Storage Data register. In addition, waveform samples must be written in groups of 5. Within each group of 5 writes, the waveform number and sample selector must remain constant and the unit interval selector must be set to 0x0, 0x1, 0x2, 0x3 and 0x4 in sequence. See the Operation section for more details on setting up waveform templates.



Register 06CH, 0ECH, 16CH, 1ECH, 26CH, 2ECH, 36CH, 3ECH: XLPG Pulse Waveform Storage Data

Bit	Туре	Function	Default
Bit 7		Unused	X
Bit 6	W	WDAT[6]	X
Bit 5	W	WDAT[5]	Х
Bit 4	W	WDAT[4]	Х
Bit 3	W	WDAT[3]	Х
Bit 2	W	WDAT[2]	Х
Bit 1	W	WDAT[1]	Х
Bit 0	W	WDAT[0]	X

WDAT[6:0]

The WDAT[6:0] bits contain the write data to be stored in the pulse template RAM, as addressed by the UI[2:0], SAMPLE[4:0] and WAVEFORM[3:0] bits in the Pulse Waveform Storage Write Address registers. When writing to the RAM, the address must first be written to the Pulse Waveform Storage Write Address registers. Writing to the Pulse Waveform Storage Data register triggers the transfer of data. If the UI portion of the address is 0, 1, 2 or 3, WDAT[6:0] are transferred to internal holding registers. If the UI portion of the address is 4, WDAT[6:0] are combined with the contents of the holding registers to form a 35-bit long word which is then stored in the pulse template RAM. Waveform samples must therefore be written in groups of 5 and within each group of 5 writes, the waveform number and sample selector must remain constant and the unit interval selector must be set to 0x0, 0x1, 0x2, 0x3 and 0x4 in sequence.

WDAT[6:0] are coded in signed magnitude representation. WDAT[6] is the sign bit, WDAT[5] is the most significant data bit and WDAT[0] is the least significant data bit. The data values thus can range from -63 to +63.

See the Operation section for more details on setting up custom waveform templates.



Register 06DH, 0EDH, 16DH, 1EDH, 26DH, 2EDH, 36DH, 3EDH: XLPG Fuse Control

Bit	Туре	Function	Default
Bit 7	R/W	Reserved	0
Bit 6	R/W	Reserved	0
Bit 5	R/W	Reserved	1
Bit 4	R/W	Reserved	0
Bit 3	R/W	Reserved	0
Bit 2	R/W	Reserved	0
Bit 1	R/W	Reserved	0
Bit 0	R/W	Reserved	0

Reserved

The following sequence **must** be used to load the fuse registers, each time the OCTLIU LT is powered up or reset;

 Step 1:
 Write "00000000".

 Step 2:
 Write "01000000".

 Step 3:
 Write "00000000".

 Step 4:
 Write "00100000".

These steps can be performed in broadcast mode (SIMUL_REGWR=1, in the Global Configuration/Clock Monitor register 0x001), so they need not be repeated per channel.



Register 070H, 0F0H, 170H, 1F0H, 270H, 2F0H, 370H, 3F0H: RLPS Configuration and Status

Bit	Туре	Function	Default
Bit 7	R	ALOSI	X
Bit 6	R	ALOSV	X
Bit 5	R/W	ALOSE	0
Bit 4	R/W	SQUELCHE	0
Bit 3	R/W	IDDQ_EN	0
Bit 2	R	DB_VALID	Х
Bit 1		Unused	Х
Bit 0	R/W	Reserved	1

RESERVED

The Reserved bit must be logic 1 for correct operation.

DB VALID

The DB_VALID bit indicates if the adaptive equalizer has stabilized. This bit is set if the equalization has not changed by more than 2dB (or +/-8 steps in the RAM table) in more than a selectable count of sampling periods.

IDDO EN

The IDDQ enable bit (IDDQ_EN) is used to configure the analogue receiver for IDDQ tests. When IDDQ_EN is a logic 1, or the IDDQEN bit in the Master Test Control #1 register (004H) is a logic 1, the digital outputs of the analogue receiver are pulled to ground.

SQUELCHE

The output data squelch enable (SQUELCHE) allows control of data squelching in response to an analogue loss of signal (ALOS) condition. When SQUELCHE is set to logic 1, the recovered data are forced to all-zeros if the ALOSV register bit is asserted. When SQUELCHE is set to logic 0, squelching is disabled.

ALOSE

The loss of signal interrupt enable bit (ALOSE) enables the generation of device level interrupt on a change of Loss of Signal status. When ALOSE is a logic 1, an interrupt is generated by asserting INTB low when there is a change of the ALOSV status.

ALOSV

The loss of signal value bit (ALOSV) indicates the loss of signal alarm state.



ALOSI

The loss of signal interrupt bit (ALOSI) is a logic 1 whenever the Loss of Signal indicator state (ALOSV) changes. This bit is cleared when this register is read.



Register 071H, 0F1H, 171H, 1F1H, 271H, 2F1H, 371H, 3F1H: RLPS ALOS Detection/Clearance Threshold

Bit	Туре	Function	Default
Bit 7	R/W	CLR_THR[3]	0
Bit 6	R/W	CLR_THR[2]	0
Bit 5	R/W	CLR_THR[1]	0
Bit 4	R/W	CLR_THR[0]	0
Bit 3	R/W	DET_THR[3]	0
Bit 2	R/W	DET_THR[2]	0
Bit 1	R/W	DET_THR[1]	0
Bit 0	R/W	DET_THR[0]	0

Table 17 ALOS Detection/Clearance Thresholds

THR	Signal level (dB)	Applicable Standard	Detection/Clearance
0000	8		
0001	9		
0010	10	G.775(E1)	Clearance (if <= 9dB)
0011	11	G G	
0100	20		
0101	21	I.431 (E1) ETSI 300 233	Detection (if > 20dB) and Clearance
1000	31	I.431 (T1)	Detection (if > 30dB) and Clearance
1100	35	G.775 (E1)	Detection (if >= 35dB)

Note:

- Cable loss uncertainty for T1 is +/-2dB with 0.2dB margin.
- Cable loss uncertainty for E1 is +/-1.5dB with 0.3dB margin.

DET_THR[3:0]

DET_THR[3:0] references one of the threshold settings in Table 17 as the ALOS detection criteria. If the equalized cable loss is greater than or equal to the threshold for N consecutive pulse periods, where $N = 16 * DET_PER$ stored in the RLPS ALOS Detection Period Register, ALOS is declared and interrupt set.

CLR_THR[3:0]

CLR_THR[3:0] references one of the threshold settings listed in Table 17 as the ALOS clearance criteria. ALOS is cleared when the equalized cable loss is less than the threshold for N consecutive pulse intervals, where $N = 16 * CLR_PER$ stored in the RLPS ALOS Clearance Period Register.



Register 072H, 0F2H, 172H, 1F2H, 272H, 2F2H, 372H, 3F2H: RLPS ALOS Detection Period

Bit	Туре	Function	Default
Bit 7	R/W	DET_PER[7]	0
Bit 6	R/W	DET_PER[6]	0
Bit 5	R/W	DET_PER[5]	0
Bit 4	R/W	DET_PER[4]	0
Bit 3	R/W	DET_PER[3]	0
Bit 2	R/W	DET_PER[2]	0
Bit 1	R/W	DET_PER[1]	0
Bit 0	R/W	DET_PER[0]	1

DET_PER[7:0]

This register specifies the time duration that the equalized cable loss has to remain above the detection threshold in order for the ALOS to be issued. This duration is equal to DET_PER * 16 number of pulse intervals, the resulting range is from 16 to 4080 and thus compliant with all the presently available E1/T1 ALOS detection standards/recommendations.

Note:

- In T1 mode the recommended value for the DET_PER[7:0] is 0x20h, which is not the default value.
- In E1 mode the recommended value for the DET_PER[7:0] is 0x2Dh, which is not the default value.



Register 073H, 0F3H, 173H, 1F3H, 273H, 2F3H, 373H, 3F3H: RLPS ALOS Clearance Period

Bit	Туре	Function	Default
Bit 7	R/W	CLR_PER[7]	0
Bit 6	R/W	CLR_PER[6]	0
Bit 5	R/W	CLR_PER[5]	0
Bit 4	R/W	CLR_PER[4]	0
Bit 3	R/W	CLR_PER[3]	0
Bit 2	R/W	CLR_PER[2]	0
Bit 1	R/W	CLR_PER[1]	0
Bit 0	R/W	CLR_PER[0]	1

CLR_PER[7:0]

This register specifies the time duration that the equalized cable loss has to remain below the clearance threshold in order for the ALOS to be cleared. This duration is equal to CLR_PER * 16 number of pulse intervals resulting in a range from 16 to 4080 and thus compliant with all the presently available E1/T1 ALOS clearance standards/recommendations.

Note:

- In T1 mode the recommended value for the CLR_PER[7:0] is 0x20h, which is not the default value.
- In E1 mode the recommended value for the CLR_PER[7:0] is 0x2Dh, which is not the default value.



Register 074H, 0F4H, 174H, 1F4H, 274H, 2F4H, 374H, 3F4H: RLPS Equalization Indirect Address

Bit	Туре	Function	Default
Bit 7	R/W	EQ_ADDR[7]	0
Bit 6	R/W	EQ_ADDR[6]	0
Bit 5	R/W	EQ_ADDR[5]	0
Bit 4	R/W	EQ_ADDR[4]	0
Bit 3	R/W	EQ_ADDR[3]	0
Bit 2	R/W	EQ_ADDR[2]	0
Bit 1	R/W	EQ_ADDR[1]	0
Bit 0	R/W	EQ_ADDR[0]	0

EQ_ADDR [7:0]

Writing to this register initiates an internal uP access request cycle to the RAM. Depending on the setting of the RWB bit inside the RLPS Equalization Read/WriteB Select, a read or a write will be performed. During a write cycle, the indirect data bits located in the RLPS Equalization Indirect Data registers are written into the RAM. For a read request, the content of the addressed RAM location is written into the RLPS Equalization Indirect Data registers. This register should be the last register to be written for a uP access.

A waiting period of at least three line rate cycles is needed from when this register is written until the next indirect data bits are written into any of the respective octant's RLPS Equalization Indirect Data registers.



Register 075H, 0F5H, 175H, 1F5H, 275H, 2F5H, 375H, 3F5H: RLPS Equalization Read/WriteB Select

Bit	Туре	Function	Default
Bit 7	R/W	RWB	1
Bit 6		Unused	X
Bit 5		Unused	Х
Bit 4		Unused	Х
Bit 3		Unused	Х
Bit 2		Unused	Х
Bit 1		Unused	Х
Bit 0		Unused	X

RWB

This bit selects the operation to be performed on the RAM: when RWB is '1', a read from the equalization RAM is requested; when RWB is set to '0', a write to the RAM is desired.



Register 076H, 0F6H, 176H, 1F6H, 276H, 2F6H, 376H, 3F6H: RLPS Equalizer Loop Status and Control

Bit	Туре	Function	Default
Bit 7	R/W	LOCATION[7]	0
Bit 6	R/W	LOCATION[6]	0
Bit 5	R/W	LOCATION[5]	0
Bit 4	R/W	LOCATION[4]	0
Bit 3	R/W	LOCATION[3]	0
Bit 2	R/W	LOCATION[2]	0
Bit 1	R/W	LOCATION[1]	0
Bit 0	R/W	LOCATION[0]	0

LOCATION[7:0]

Writing to this register overwrites a counter which serves as the read address to the equalization RAM. Reading this register returns the current value of the counter and thus an indication of the cable loss as estimated by the equalizer.



Register 077H, 0F7H, 177H, 1F7H, 277H, 2F7H, 377H, 3F7H: RLPS Equalizer Configuration

Bit	Туре	Function	Default
Bit 7	R/W	Reserved	0
Bit 6	R/W	Reserved	0
Bit 5		Unused	Х
Bit 4	R/W	Reserved	0
Bit 3	R/W	EQ_EN	0
Bit 2	R/W	Reserved	0
Bit 1	R/W	Reserved	1
Bit 0	R/W	Reserved	1

EQ_EN

The EQ_EN bit enables operation of the equalizer when set to logic 1. This bit defaults to logic 0 after reset and must be set to logic 1, but only after the equalization RAM has been initialized.

Reserved

These bits must be set to their default for correct operation.



Register 078H, 0F8H, 178H, 1F8H, 278H, 2F8H, 378H, 3F8H: RLPS Equalization Indirect Data

Bit	Туре	Function	Default
7	R/W	EQ_DATA[31]	0
6	R/W	EQ_DATA[30]	0
5	R/W	EQ_DATA[29]	0
4	R/W	EQ_DATA[28]	0
3	R/W	EQ_DATA[27]	0
2	R/W	EQ_DATA[26]	0
1	R/W	EQ_DATA[25]	0
0	R/W	EQ_DATA[24]	0

EQ_DATA[31:24]

This register consists of 2-parts: read-only and write-only. Writing this register affects the most significant byte of the input-data to the equalization RAM. Reading it returns the MSB of the RAM location indexed by the RLPS Equalization Indirect Address register.



Register 079H, 0F9H, 179H, 1F9H, 279H, 2F9H, 379H, 3F9H: RLPS Equalization Indirect Data

Bit	Туре	Function	Default
7	R/W	EQ_DATA[23]	0
6	R/W	EQ_DATA[22]	0
5	R/W	EQ_DATA[21]	0
4	R/W	EQ_DATA[20]	0
3	R/W	EQ_DATA[19]	0
2	R/W	EQ_DATA[18]	0
1	R/W	EQ_DATA[17]	0
0	R/W	EQ_DATA[16]	0

EQ_DATA[23:16]

This register consists of 2-parts: read-only and write-only. Writing this register affects the second most significant byte of the input-data to the equalization RAM. Reading it returns the second MSB of the RAM location indexed by the RLPS Equalization Indirect Address register.



Register 07AH, 0FAH, 17AH, 1FAH, 27AH, 2FAH, 37AH, 3FAH: RLPS Equalization Indirect Data

Bit	Туре	Function	Default
7	R/W	EQ_DATA[15]	0
6	R/W	EQ_DATA[14]	0
5	R/W	EQ_DATA[13]	0
4	R/W	EQ_DATA[12]	0
3	R/W	EQ_DATA[11]	0
2	R/W	EQ_DATA[10]	0
1	R/W	EQ_DATA[9]	0
0	R/W	EQ_DATA[8]	0

EQ_DATA[15:8]

This register consists of 2-parts: read-only and write-only. Writing this register affects the second least significant byte of the input-data to the equalization RAM. Reading it returns the corresponding bits of the RAM location indexed by the RLPS Equalization Indirect Address register.



Register 07BH, 0FBH, 17BH, 1FBH, 27BH, 2FBH, 37BH, 3FBH: RLPS Equalization Indirect Data

Bit	Туре	Function	Default
7	R/W	EQ_DATA[7]	0
6	R/W	EQ_DATA[6]	0
5	R/W	EQ_DATA[5]	0
4	R/W	EQ_DATA[4]	0
3	R/W	EQ_DATA[3]	0
2	R/W	EQ_DATA[2]	0
1	R/W	EQ_DATA[1]	0
0	R/W	EQ_DATA[0]	0

EQ_DATA[7:0]

This register consists of 2-parts: read-only and write-only. Writing this register affects the least significant byte of the input-data to the equalization RAM. Reading it returns the LSB of the RAM location indexed by the RLPS Equalization Indirect Address register.



Register 07CH, 0FCH, 17CH, 1FCH, 27CH, 2FCH, 37CH, 3FCH: RLPS Equalizer Voltage Thresholds #1

Bit	Туре	Function	Default
7		unused	X
6		unused	X
5	R/W	VREF[5]	1
4	R/W	VREF[4]	1
3	R/W	VREF[3]	0
2	R/W	VREF[2]	1
1	R/W	VREF[1]	0
0	R/W	VREF[0]	1

VREF[5:0]

The VREF[5:0] bits set the voltage thresholds of amplitude comparators within the RLPS. For T1 mode, the VREF[5:0] bits must be programmed to 26H ('b100110). For E1 mode, the VREF[5:0] bits must be programmed to 26H ('b100110).



Register 07DH, 0FDH, 17DH, 1FDH, 27DH, 2FDH, 37DH, 3FDH: RLPS Equalizer Voltage Thresholds #2

Bit	Туре	Function	Default
7	R/W	CUTOFF[1]	0
6	R/W	CUTOFF[0]	0
5		Unused	Х
4		Unused	Х
3		Unused	Х
2	R/W	VREF[8]	0
1	R/W	VREF[7]	1
0	R/W	VREF[6]	1

CUTOFF[1:0]

The CUTOFF[1:0] bits control cutoff frequencies of the bandlimiter and equalizer within the RLPS. For T1 mode, the CUTOFF[1:0] bits must be programmed to 3H ('b11). For E1 mode, the CUTOFF[1:0] bits must be programmed to 0H ('b00).

VREF[8:6]

The VREF[8:6] bits set the voltage thresholds of amplitude comparators within the RLPS. For T1 mode, the VREF[8:6] bits must be programmed to 3H ('b011). For E1 mode, the VREF[8:6] bits must be programmed to 3H ('b011).

Note:

This register defaults to E1 mode.



Register 07EH, 0FEH, 17EH, 1FEH, 27EH, 2FEH, 37EH, 3FEH: RLPS Fuse Control

Bit	Туре	Function	Default
Bit 7	R/W	Reserved	0
Bit 6	R/W	Reserved	0
Bit 5	R/W	Reserved	1
Bit 4	R/W	Reserved	0
Bit 3	R/W	Reserved	0
Bit 2	R/W	Reserved	0
Bit 1	R/W	Reserved	0
Bit 0	R/W	Reserved	0

RESERVED

The following sequence **must** be used to load the fuse registers, each time the OCTLIU LT is powered up or reset;

 Step 1:
 Write "00000000".

 Step 2:
 Write "01000000".

 Step 3:
 Write "00000000".

 Step 4:
 Write "00100000".

These steps can be performed in broadcast mode (SIMUL_REGWR=1, in the Global Configuration/Clock Monitor register 0x001), so they need not be repeated per channel.



11 Test Features Description

11.1 JTAG Test Port

The OCTLIU LT JTAG Test Access Port (TAP) allows access to the TAP controller and the 4 TAP registers: instruction, bypass, device identification and boundary scan. Using the TAP, device input logic levels can be read, device outputs can be forced, the device can be identified and the device scan path can be bypassed. For more details on the JTAG port, please refer to the Operations section.

Instruction Register

Length - 3 bits

Instructions	Selected Register	Instruction Codes, IR[2:0]
EXTEST	Boundary Scan	000
IDCODE	Identification	001
SAMPLE	Boundary Scan	010
BYPASS	Bypass	011
BYPASS	Bypass	100
STCTEST	Boundary Scan	101
BYPASS	Bypass	110
BYPASS	Bypass	111

Identification Register

Length - 32 bits

Version number – 0H for Rev A.

Part Number - 4323H

Manufacturer's identification code – 0CDH

Device identification – 043230CDH for Rev. A

Boundary Scan Register

Length – 131

Table 18 Boundary Scan Register

Pin/Enable	Scan Register Bit	Cell Type	Device ID		Scan Register Bit	Cell Type	
A[10]	130	IN_CELL	0	RDN[8]	64	OUT_CELL	-
A[9]	129	IN_CELL	0	OEB_RDP[8]	63	OUT_CELL	-
A[8]	128	IN_CELL	0	RDP[8]	62	OUT_CELL	-



Pin/Enable	Scan Register Bit	Cell Type	Device ID	Pin/Enable	Scan Register Bit	Cell Type	
A[7]	127	IN_CELL	0	OEB_RCLK[8]	61	OUT_CELL	-
A[6]	126	IN_CELL	0	RCLK[8]	60	OUT_CELL	-
A[5]	125	IN_CELL	1	TDN[5]	59	IN_CELL	-
A[4]	124	IN_CELL	0	TDP[5]	58	IN_CELL	-
A[3]	123	IN_CELL	0	TCLK[5]	57	IN_CELL	-
A[2]	122	IN_CELL	0	TDN[6]	56	IN_CELL	-
A[1]	121	IN_CELL	0	TDP[6]	55	IN_CELL	-
A[0]	120	IN_CELL	1	TCLK[6]	54	IN_CELL	-
TCLK[1]	119	IN_CELL	1	TDN[7]	53	IN_CELL	-
TDP[1]	118	IN_CELL	0	TDP[7]	52	IN_CELL	-
TDN[1]	117	IN_CELL	0	TCLK[7]	51	IN_CELL	-
TCLK[2]	116	IN_CELL	1	TDN[8]	50	IN_CELL	-
TDP[2]	115	IN_CELL	0	TDP[8]	49	IN_CELL	-
TDN[2]	114	IN_CELL	0	TCLK[8]	48	IN_CELL	-
TCLK[3]	113	IN_CELL	0	HW_ONLY	47	IN_CELL	-
TDP[3]	112	IN_CELL	1	SRCASC	46	IN_CELL	-
TDN[3]	111	IN_CELL	1 0	OEB_SREN	45	OUT_CELL	-
TCLK[4]	110	IN_CELL	0	SREN	44	IO_CELL	-
TDP[4]	109	IN_CELL	0	OEB_SRCLK	43	OUT_CELL	-
TDN[4]	108	IN_CELL	0	SRCLK	42	IO_CELL	-
OEB_RCLK[1]	107	OUT_CELL	0	OEB_SRDI	41	OUT_CELL	-
RCLK[1]	106	OUT_CELL	1	SRDI	40	OUT_CELL	-
OEB_RDP[1]	105	OUT_CELL	1	SRDO	39	IN_CELL	-
RDP[1]	104	OUT_CELL	0	OEB_SRCEN	38	OUT_CELL	-
OEB_RDN[1]	103	OUT_CELL	0	SRCEN	37	OUT_CELL	-
RDN[1]	102	OUT_CELL	1	OEB_SRCCLK	36	OUT_CELL	-
OEB_RCLK[2]	101	OUT_CELL	1	SRCCLK	35	OUT_CELL	-
RCLK[2]	100	OUT_CELL	0	OEB_SRCDO	34	OUT_CELL	-
OEB_RDP[2]	99	OUT_CELL	1	SRCDO	33	OUT_CELL	-
RDP[2]	98	OUT_CELL	-	SRCODE	32	IN_CELL	-
OEB_RDN[2]	97	OUT_CELL	-	OEB_LOS_L1	31	OUT_CELL	-
RDN[2]	96	OUT_CELL	-	LOS_L1	30	OUT_CELL	-
OEB_RCLK[3]	95	OUT_CELL	-	OEB_LOS	29	OUT_CELL	-
RCLK[3]	94	OUT_CELL	-	LOS	28	OUT_CELL	-
OEB_RDP[3]	93	OUT_CELL	-	OEB_RSYNC	27	OUT_CELL	-
RDP[3]	92	OUT_CELL	-	RSYNC	26	OUT_CELL	-
OEB_RDN[3]	91	OUT_CELL	-	VCLK	25	IN_CELL	-
RDN[3]	90	OUT_CELL	-	RSTB	24	IN_CELL	-
OEB_RCLK[4]	89	OUT_CELL	-	XCLK	23	IN_CELL	-



Pin/Enable	Scan Register Bit	Cell Type	Device ID	Pin/Enable	Scan Register Bit	Cell Type	
RCLK[4]	88	OUT_CELL	-	SBI_EN	22	IN_CELL	-
OEB_RDP[4]	87	OUT_CELL	-	OEB_D[7]	21	OUT_CELL	-
RDP[4]	86	OUT_CELL	-	D[7]	20	IO_CELL	-
OEB_RDN[4]	85	OUT_CELL	-	OEB_D[6]	19	OUT_CELL	-
RDN[4]	84	OUT_CELL	-	D[6]	18	IO_CELL	-
OEB_RDN[5]	83	OUT_CELL	-	OEB_D[5]	17	OUT_CELL	-
RDN[5]	82	OUT_CELL	-	D[5]	16	IO_CELL	-
OEB_RDP[5]	81	OUT_CELL	-	OEB_D[4]	15	OUT_CELL	-
RDP[5]	80	OUT_CELL	-	D[4]	14	IO_CELL	-
OEB_RCLK[5]	79	OUT_CELL	-	OEB_D[3]	13	OUT_CELL	-
RCLK[5]	78	OUT_CELL	-	D[3]	12	IO_CELL	-
OEB_RDN[6]	77	OUT_CELL	-	OEB_D[2]	11	OUT_CELL	-
RDN[6]	76	OUT_CELL	-	D[2]	10	IO_CELL	-
OEB_RDP[6]	75	OUT_CELL	-	OEB_D[1]	9	OUT_CELL	-
RDP[6]	74	OUT_CELL	-	D[1]	8	IO_CELL	-
OEB_RCLK[6]	73	OUT_CELL	- 8	OEB_D[0]	7	OUT_CELL	-
RCLK[6]	72	OUT_CELL	- 0	D[0]	6	IO_CELL	-
OEB_RDN[7]	71	OUT_CELL	-	OEB_INTB	5	OUT_CELL	-
RDN[7]	70	OUT_CELL	- 0	INTB	4	IO_CELL	-
OEB_RDP[7]	69	OUT_CELL	-	CSB	3	IN_CELL	-
RDP[7]	68	OUT_CELL	-	RDB	2	IN_CELL	-
OEB_RCLK[7]	67	OUT_CELL	-	WRB	1	IN_CELL	-
RCLK[7]	66	OUT_CELL	-	ALE	0	IN_CELL	-
OEB_RDN[8]	65	OUT_CELL	-				

- 1. OEB signals, when set low, will set the corresponding bidirectional signal to an output.
- 2. OEB signals, when set high, will set the corresponding output to high impedance.
- 3. ALE is the first bit in the boundary scan chain scanned in and out. It is closest to TDO in the scan chain.



12 Operation

12.1 Configuring the OCTLIU LT from Reset

After a system reset (either via the RSTB pin or via the RESET register bit), the OCTLIU LT will default to the following settings:

Table 19 Default Settings

Setting Receiver Section		Transmitter Section
T1/E1 mode	T1	T1
Line Code	B8ZS	B8ZS
Line interface	Pins RXTIP[x] and RXRING[x] active short haul analogue inputs	TXTIP1[x], TXTIP2[x], TXRING1[x], TXRING2[x] tristated
Timing Options	Not applicable	Jitter attenuation enabled, with output clock frequency referenced to TCLK[n]
Diagnostics	All diagnostic modes disabled	All diagnostic modes disabled

12.2 Servicing Interrupts

The OCTLIU LT will assert INTB to logic 0 when a condition that is configured to produce an interrupt occurs. To find which condition caused this interrupt to occur, the procedure outlined below should be followed:

- 1. Read the bits of the Master Interrupt Source registers (002H and 003H) to identify which octants and/or SBI/SBI TR interface blocks generated the interrupt. For example, a logic one read in the LIU[2] bit of the Master Interrupt Source #1 register indicates that octant #2 produced the interrupt.
- 2. Read the bits of the second level Line Interface Interrupt Source registers to identify the block within the octant generating the interrupt.
 - The Interrupt Source registers for octant #1 are at addresses 00CH and 00DH.
 - The Interrupt Source registers for octant #2 are at addresses 08CH and 08DH.
 - The Interrupt Source registers for octant #3 are at addresses 10CH and 10DH.
 - The Interrupt Source registers for octant #4 are at addresses 18CH and 18DH.
 - The Interrupt Source registers for octant #5 are at addresses 20CH and 20DH.
 - The Interrupt Source registers for octant #6 are at addresses 28CH and 28DH.
 - The Interrupt Source registers for octant #7 are at addresses 30CH and 30DH.
 - The Interrupt Source registers for octant #8 are at addresses 38CH and 38DH.
- 3. Read the third level Interrupt Source bits to identify the interrupt source. (These bits are contained within the registers for the various functional blocks.)
- 4. Service the interrupt.
- 5. If the INTB pin is still logic 0, then there are still interrupts to be serviced. Otherwise, all interrupts have been serviced. Wait for the next assertion of INTB



12.3 Using the Performance Monitoring Features

The PMON blocks are provided for performance monitoring purposes. The PMON blocks within each LIU are used to monitor LCV events. An accumulation interval is initiated by writing to one of the PMON event counter register addresses or by writing to the Line Interface Interrupt Source / PMON Update register. After initiating an accumulation interval, 3.5 recovered clock periods must be allowed to elapse to permit the PMON counter values to be properly transferred before the PMON registers may be read.

12.4 Using the Transmit Line Pulse Generator

The internal D/A pulse waveform template RAM, accessible via the microprocessor bus, can be used to create up to 12 custom waveforms. The RAM can be initialized, via the INITRAM bit in the XLPG Control register, with the 12 waveform patterns listed in Table 20.

Table 20 Waveform Pulse Template RAM initialization

Pulse Waveform template	Initialized to using INITRAM	SCALE[4:0] value to be programmed
1	Table 21 T1.102 Transmit Waveform Values for T1 Long Haul (LBO 0 dB)	0BH
2	Table 22 T1.102 Transmit Waveform Values for T1 Long Haul (LBO 7.5 dB)	06H
3	Table 23 T1.102 Transmit Waveform Values for T1 Long Haul (LBO 15 dB)	03H
4	Table 24 T1.102 Transmit Waveform Values for T1 Long Haul (LBO 22.5 dB)	02H
5	Table 25 T1.102 Transmit Waveform Values for T1 Short Haul (0 – 110 ft.)	0BH
6	Table 26 T1.102 Transmit Waveform Values for T1 Short Haul (110 – 220 ft.)	0DH
7	Table 27 T1.102 Transmit Waveform Values for T1 Short Haul (220 – 330 ft.)	0EH
8	Table 28 T1.102 Transmit Waveform Values for T1 Short Haul (330 – 440 ft.)	0FH
9	Table 29 T1.102 Transmit Waveform Values for T1 Short Haul (440 – 550 ft.)	10H
10	Table 30 T1.102 Transmit Waveform Values for T1 Short Haul (550 – 660 ft.)	12H
11	Table 38 Transmit Waveform Values for E1 120 Ohm	0AH
12	Table 39 Transmit Waveform Values for E1 75 Ohm	0DH

If using the INITRAM bit the SCALE[4:0] bits (in XLPG Pulse Waveform Scale Register) must be programmed to the values listed in Table 20 for each octant. The SCALE[4:0] bits can be modified by:

- 1. Write to the XLPG Pulse Waveform Storage Write Address #2 register to select the waveform/table (1-12) to be modified.
- 2. Write to the SCALE[4:0] bits in the XLPG Pulse Waveform Scale Register.

Setting the SIMUL_REGWR register bit allows all 8 octants to be updated simultaneously with the recommended scale values.

Alternatively, the RAM is accessed indirectly through the XLPG Pulse Waveform Storage Write Address and XLPG Pulse Waveform Storage Data registers to create custom waveforms. The values written into the pulse waveform storage registers correspond to one of 127 quantized levels. 24 samples are output during every transmit clock cycle.



The waveform being programmed is completely arbitrary and programming must be done properly in order to meet the various T1 and E1 template specifications. The SCALE[4:0] bits of Line Driver Configuration Register bits are used to obtain a proper output amplitude. It must also be noted that since samples from the 5 UI are added before driving the DAC, it is possible to create arithmetic overflows.

The following tables contain the waveform values to be programmed for different situations. Table 21 to Table 30 specify waveform values typically used for T1 long haul and short haul transmission. Table 31 to Table 37 specify waveform values for compliance to the AT&T TR62411 ACCUNET T1.5 pulse template. Table 38 and Table 39 specify waveform values for E1 transmission.

Note that the programming of template values must observe the following sequencing rule: Samples must be written in groups of 5 at a time, each group consisting of the 5 UI values corresponding to a particular waveform and sample number. For example, the following programming sequence fragment is legal:

```
Write data for WAVEFORM=0, SAMPLE=0, UI=0 Write data for WAVEFORM=0, SAMPLE=0, UI=1 Write data for WAVEFORM=0, SAMPLE=0, UI=2 Write data for WAVEFORM=0, SAMPLE=0, UI=3 Write data for WAVEFORM=0, SAMPLE=0, UI=4 Write data for WAVEFORM=1, SAMPLE=12, UI=0 Write data for WAVEFORM=1, SAMPLE=12, UI=1 Write data for WAVEFORM=1, SAMPLE=12, UI=2 Write data for WAVEFORM=1, SAMPLE=12, UI=3 Write data for WAVEFORM=1, SAMPLE=12, UI=3
```

Whereas the following sequence fragment is illegal:

```
Write data for WAVEFORM=0, SAMPLE=0, UI=0 Write data for WAVEFORM=0, SAMPLE=1, UI=0 Write data for WAVEFORM=0, SAMPLE=2, UI=0 Write data for WAVEFORM=0, SAMPLE=3, UI=0 Write data for WAVEFORM=0, SAMPLE=4, UI=0 Write data for WAVEFORM=0, SAMPLE=5, UI=0 Write data for WAVEFORM=0, SAMPLE=6, UI=0 Write data for WAVEFORM=0, SAMPLE=7, UI=0 Write data for WAVEFORM=0, SAMPLE=8, UI=0 Write data for WAVEFORM=0, SAMPLE=8, UI=0 Write data for WAVEFORM=0, SAMPLE=9, UI=0
```

This restriction is necessary because each group of five 7-bit samples is stored in a temporary holding register as it is written. The 5 samples are then transferred to the pulse template RAM as a single 35-bit word when the 5th sample (i.e. the sample whose UI[2:0] address field is set to 4) is written.



Prior to commencing normal operation, the HIGHZ bit of the octant's XLPG Line Driver Configuration register must be programmed to logic 0 to remove the high impedance state from the TXTIP1[x], TXTIP2[x], TXRING1[x] and TXRING2[x] Transmit outputs.

The Pulse Template Selection (PT_SEL[3:0]) bits in registers 00BH, 08BH, 10BH, 18BH, 20BH, 30BH and 38BH select the waveforms to be used by each octant.

```
When PT_SEL[3:0] = "0000" Pulse Template RAM table 1 is selected. When PT_SEL[3:0] = "0001" Pulse Template RAM table 2 is selected. When PT_SEL[3:0] = "0010" Pulse Template RAM table 3 is selected. When PT_SEL[3:0] = "0011" Pulse Template RAM table 4 is selected. When PT_SEL[3:0] = "0100" Pulse Template RAM table 5 is selected. When PT_SEL[3:0] = "0101" Pulse Template RAM table 6 is selected. When PT_SEL[3:0] = "0110" Pulse Template RAM table 7 is selected. When PT_SEL[3:0] = "0111" Pulse Template RAM table 8 is selected. When PT_SEL[3:0] = "1000" Pulse Template RAM table 9 is selected. When PT_SEL[3:0] = "1001" Pulse Template RAM table 10 is selected. When PT_SEL[3:0] = "1010" Pulse Template RAM table 11 is selected. When PT_SEL[3:0] = "1011" Pulse Template RAM table 12 is selected.
```

PT_SEL[3:0] are not used when operating in hardware-only mode (HW_ONLY input = 1). In hardware-only mode, the LENx[2:0] inputs select which pulse template is to be used and only pulse templates 1 to 8 may be selected.

```
When LENx[2:0] = "000" Pulse Template RAM table 1 is selected. When LENx[2:0] = "001" Pulse Template RAM table 2 is selected. When LENx[2:0] = "010" Pulse Template RAM table 3 is selected. When LENx[2:0] = "011" Pulse Template RAM table 4 is selected. When LENx[2:0] = "100" Pulse Template RAM table 5 is selected. When LENx[2:0] = "101" Pulse Template RAM table 6 is selected. When LENx[2:0] = "110" Pulse Template RAM table 7 is selected. When LENx[2:0] = "111" Pulse Template RAM table 8 is selected.
```



Table 21 T1.102 Transmit Waveform Values for T1 Long Haul (LBO 0 dB)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	44	00	00	00
2	00	44	00	00	00
3	12	43	00	00	00
4	29	42	00	00	00
5	38	41	00	00	00
6	3C	00	00	00	00
7	3A	00	00	00	00
8	38	00	00	00	00
9	37	00	00	00	00
10	37	00	00	00	00
11	37	00	00	00	00
12	37	00	00	00	00
13	36	00	00	00	00
14	35	00	00	00	00
15	30	00	00	00	00
16	25	00	00	00	00
17	59	00	00	00	00
18	58	00	00	00	00
19	51	00	00	00	00
20	4D	00	00	00	00
21	4B	00	00	00	00
22	49	00	00	00	00
23	47	00	00	00	00
24	46	00	00	00	00

• SCALE[4:0] programmed to 0BH.



Table 22 T1.102 Transmit Waveform Values for T1 Long Haul (LBO 7.5 dB)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	14	00	00	00
2	00	12	00	00	00
3	00	10	00	00	00
4	03	0E	00	00	00
5	06	0C	00	00	00
6	0A	0B	00	00	00
7	10	0A	00	00	00
8	16	09	00	00	00
9	1B	08	00	00	00
10	1F	07	00	00	00
11	23	06	00	00	00
12	27	05	00	00	00
13	2B	04	00	00	00
14	2E	03	00	00	00
15	30	03	00	00	00
16	30	03	00	00	00
17	2D	02	00	00	00
18	2A	02	00	00	00
19	27	02	00	00	00
20	24	01	00	00	00
21	20	01	00	00	00
22	1D	01	00	00	00
23	1A	00	00	00	00
24	17	00	00	00	00

SCALE[4:0] programmed to 06H.



Table 23 T1.102 Transmit Waveform Values for T1 Long Haul (LBO 15 dB)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	27	08	00	00
2	00	24	08	00	00
3	00	23	07	00	00
4	01	21	06	00	00
5	02	1F	06	00	00
6	03	1D	05	00	00
7	04	1B	05	00	00
8	06	1A	04	00	00
9	08	18	04	00	00
10	0C	17	03	00	00
11	0F	16	03	00	00
12	13	15	03	00	00
13	15	14	03	00	00
14	17	13	02	00	00
15	1A	12	02	00	00
16	1E	11	02	00	00
17	22	10	02	00	00
18	24	0F	01	00	00
19	28	0E	01	00	00
20	28	0D	01	00	00
21	28	0C	01	00	00
22	28	0B	01	00	00
23	28	0A	00	00	00
24	28	09	00	00	00

SCALE[4:0] programmed to 03H.



Table 24 T1.102 Transmit Waveform Values for T1 Long Haul (LBO 22.5 dB)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	18	14	06	01
2	00	19	14	05	01
3	00	1B	13	05	01
4	00	1C	13	05	01
5	00	1E	11	04	00
6	00	1F	11	03	00
7	01	20	10	03	00
8	01	20	10	03	00
9	02	20	0F	03	00
10	02	20	0E	03	00
11	03	20	0E	02	00
12	04	1F	0D	02	00
13	05	1E	0D	02	00
14	06	1E	0C	02	00
15	07	1D	0B	02	00
16	09	1C	0A	02	00
17	0B	1B	0A	02	00
18	0C	1A	09	02	00
19	0E	19	09	01	00
20	0F	18	08	01	00
21	12	18	08	01	00
22	13	17	08	01	00
23	15	15	06	01	00
24	16	15	06	01	00

SCALE[4:0] programmed to 02H.



Table 25 T1.102 Transmit Waveform Values for T1 Short Haul (0 – 110 ft.)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	44	00	00	00
2	00	43	00	00	00
3	0F	42	00	00	00
4	27	42	00	00	00
5	3A	41	00	00	00
6	39	41	00	00	00
7	37	00	00	00	00
8	35	00	00	00	00
9	34	00	00	00	00
10	34	00	00	00	00
11	34	00	00	00	00
12	34	00	00	00	00
13	34	00	00	00	00
14	33	00	00	00	00
15	2B	00	00	00	00
16	21	00	00	00	00
17	55	00	00	00	00
18	54	00	00	00	00
19	50	00	00	00	00
20	4E	00	00	00	00
21	4B	00	00	00	00
22	49	00	00	00	00
23	47	00	00	00	00
24	44	00	00	00	00

SCALE[4:0] programmed to 0BH.



Table 26 T1.102 Transmit Waveform Values for T1 Short Haul (110 – 220 ft.)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	45	00	00	00
2	00	44	00	00	00
3	1E	43	00	00	00
4	30	42	00	00	00
5	3C	41	00	00	00
6	39	00	00	00	00
7	34	00	00	00	00
8	31	00	00	00	00
9	31	00	00	00	00
10	30	00	00	00	00
11	30	00	00	00	00
12	30	00	00	00	00
13	30	00	00	00	00
14	30	00	00	00	00
15	25	00	00	00	00
16	0D	00	00	00	00
17	65	00	00	00	00
18	5A	00	00	00	00
19	54	00	00	00	00
20	50	00	00	00	00
21	4B	00	00	00	00
22	49	00	00	00	00
23	48	00	00	00	00
24	44	00	00	00	00

SCALE[4:0] programmed to 0DH.



Table 27 T1.102 Transmit Waveform Values for T1 Short Haul (220 – 330 ft.)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	45	00	00	00
2	19	43	00	00	00
3	2D	43	00	00	00
4	3C	42	00	00	00
5	3A	00	00	00	00
6	37	00	00	00	00
7	32	00	00	00	00
8	31	00	00	00	00
9	2F	00	00	00	00
10	2E	00	00	00	00
11	2D	00	00	00	00
12	2D	00	00	00	00
13	2C	00	00	00	00
14	2B	00	00	00	00
15	14	00	00	00	00
16	6C	00	00	00	00
17	5D	00	00	00	00
18	54	00	00	00	00
19	52	00	00	00	00
20	4E	00	00	00	00
21	4C	00	00	00	00
22	4B	00	00	00	00
23	47	00	00	00	00
24	46	00	00	00	00

SCALE[4:0] programmed to 0EH.



Table 28 T1.102 Transmit Waveform Values for T1 Short Haul (330 – 440 ft.)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	44	00	00	00
2	21	43	00	00	00
3	36	42	00	00	00
4	3E	41	00	00	00
5	39	00	00	00	00
6	34	00	00	00	00
7	2F	00	00	00	00
8	2E	00	00	00	00
9	2E	00	00	00	00
10	2D	00	00	00	00
11	2D	00	00	00	00
12	2C	00	00	00	00
13	2C	00	00	00	00
14	28	00	00	00	00
15	01	00	00	00	00
16	75	00	00	00	00
17	5D	00	00	00	00
18	54	00	00	00	00
19	4F	00	00	00	00
20	4C	00	00	00	00
21	49	00	00	00	00
22	47	00	00	00	00
23	46	00	00	00	00
24	45	00	00	00	00

SCALE[4:0] programmed to 0FH.



Table 29 T1.102 Transmit Waveform Values for T1 Short Haul (440 – 550 ft.)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	44	00	00	00
2	1D	43	00	00	00
3	39	43	00	00	00
4	3E	42	00	00	00
5	3B	42	00	00	00
6	31	02	00	00	00
7	2E	02	00	00	00
8	2D	00	00	00	00
9	2C	00	00	00	00
10	2C	00	00	00	00
11	2B	00	00	00	00
12	2B	00	00	00	00
13	29	00	00	00	00
14	21	00	00	00	00
15	08	00	00	00	00
16	7E	00	00	00	00
17	68	00	00	00	00
18	5A	00	00	00	00
19	52	00	00	00	00
20	4C	00	00	00	00
21	49	00	00	00	00
22	47	00	00	00	00
23	46	00	00	00	00
24	45	00	00	00	00

SCALE[4:0] programmed to 10H.



Table 30 T1.102 Transmit Waveform Values for T1 Short Haul (550 – 660 ft.)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	44	00	00	00
2	03	44	00	00	00
3	37	43	00	00	00
4	3E	42	00	00	00
5	37	41	00	00	00
6	31	00	00	00	00
7	26	00	00	00	00
8	27	00	00	00	00
9	26	00	00	00	00
10	26	00	00	00	00
11	25	00	00	00	00
12	24	00	00	00	00
13	24	00	00	00	00
14	26	00	00	00	00
15	17	00	00	00	00
16	7E	00	00	00	00
17	71	00	00	00	00
18	59	00	00	00	00
19	55	00	00	00	00
20	4A	00	00	00	00
21	49	00	00	00	00
22	47	00	00	00	00
23	46	00	00	00	00
24	45	00	00	00	00

SCALE[4:0] programmed to 12H.



Table 31 TR62411 Transmit Waveform Values for T1 Long Haul (LBO 0 dB)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	00	00	00	00
2	00	00	00	00	00
3	12	00	00	00	00
4	29	00	00	00	00
5	38	00	00	00	00
6	3C	00	00	00	00
7	3A	00	00	00	00
8	38	00	00	00	00
9	37	00	00	00	00
10	37	00	00	00	00
11	37	00	00	00	00
12	37	00	00	00	00
13	36	00	00	00	00
14	35	00	00	00	00
15	30	00	00	00	00
16	25	00	00	00	00
17	59	00	00	00	00
18	58	00	00	00	00
19	51	00	00	00	00
20	4D	00	00	00	00
21	49	00	00	00	00
22	45	00	00	00	00
23	42	00	00	00	00
24	00	00	00	00	00

SCALE[4:0] programmed to 0BH.



Table 32 TR62411 Transmit Waveform Values for T1 Short Haul (0 – 110 ft.)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	41	00	00	00
2	00	41	00	00	00
3	0F	41	00	00	00
4	27	41	00	00	00
5	3A	41	00	00	00
6	39	00	00	00	00
7	37	00	00	00	00
8	35	00	00	00	00
9	34	00	00	00	00
10	34	00	00	00	00
11	34	00	00	00	00
12	34	00	00	00	00
13	34	00	00	00	00
14	33	00	00	00	00
15	2B	00	00	00	00
16	21	00	00	00	00
17	57	00	00	00	00
18	56	00	00	00	00
19	51	00	00	00	00
20	4D	00	00	00	00
21	49	00	00	00	00
22	45	00	00	00	00
23	43	00	00	00	00
24	41	00	00	00	00

SCALE[4:0] programmed to 0BH.



Table 33 TR62411 Transmit Waveform Values for T1 Short Haul (110 – 220 ft.)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	41	00	00	00
2	00	41	00	00	00
3	1E	41	00	00	00
4	30	41	00	00	00
5	3C	00	00	00	00
6	39	00	00	00	00
7	34	00	00	00	00
8	31	00	00	00	00
9	31	00	00	00	00
10	30	00	00	00	00
11	30	00	00	00	00
12	30	00	00	00	00
13	30	00	00	00	00
14	30	00	00	00	00
15	25	00	00	00	00
16	0D	00	00	00	00
17	65	00	00	00	00
18	5A	00	00	00	00
19	54	00	00	00	00
20	50	00	00	00	00
21	4C	00	00	00	00
22	46	00	00	00	00
23	43	00	00	00	00
24	41	00	00	00	00

SCALE[4:0] programmed to 0DH.



Table 34 TR62411 Transmit Waveform Values for T1 Short Haul (220 – 330 ft.)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	41	00	00	00
2	19	41	00	00	00
3	2D	41	00	00	00
4	3C	41	00	00	00
5	3A	00	00	00	00
6	37	00	00	00	00
7	32	00	00	00	00
8	31	00	00	00	00
9	2F	00	00	00	00
10	2E	00	00	00	00
11	2D	00	00	00	00
12	2D	00	00	00	00
13	2C	00	00	00	00
14	2B	00	00	00	00
15	14	00	00	00	00
16	6C	00	00	00	00
17	5E	00	00	00	00
18	55	00	00	00	00
19	52	00	00	00	00
20	4E	00	00	00	00
21	46	00	00	00	00
22	45	00	00	00	00
23	41	00	00	00	00
24	41	00	00	00	00

• SCALE[4:0] programmed to 0EH.



Table 35 TR62411 Transmit Waveform Values for T1 Short Haul (330 – 440 ft.)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	41	00	00	00
2	21	41	00	00	00
3	36	41	00	00	00
4	3E	41	00	00	00
5	39	00	00	00	00
6	34	00	00	00	00
7	2F	00	00	00	00
8	2E	00	00	00	00
9	2E	00	00	00	00
10	2D	00	00	00	00
11	2D	00	00	00	00
12	2C	00	00	00	00
13	2C	00	00	00	00
14	28	00	00	00	00
15	01	00	00	00	00
16	75	00	00	00	00
17	5D	00	00	00	00
18	54	00	00	00	00
19	4F	00	00	00	00
20	4A	00	00	00	00
21	46	00	00	00	00
22	44	00	00	00	00
23	41	00	00	00	00
24	41	00	00	00	00

SCALE[4:0] programmed to 0FH.



Table 36 TR62411 Transmit Waveform Values for T1 Short Haul (440 – 550 ft.)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	41	00	00	00
2	1D	41	00	00	00
3	39	41	00	00	00
4	3E	41	00	00	00
5	3B	00	00	00	00
6	31	00	00	00	00
7	2E	00	00	00	00
8	2D	00	00	00	00
9	2C	00	00	00	00
10	2C	00	00	00	00
11	2B	00	00	00	00
12	2B	00	00	00	00
13	29	00	00	00	00
14	21	00	00	00	00
15	08	00	00	00	00
16	7E	00	00	00	00
17	68	00	00	00	00
18	5A	00	00	00	00
19	52	00	00	00	00
20	4B	00	00	00	00
21	41	00	00	00	00
22	41	00	00	00	00
23	41	00	00	00	00
24	41	00	00	00	00

SCALE[4:0] programmed to 10H.



Table 37 TR62411 Transmit Waveform Values for T1 Short Haul (550 – 660 ft.)

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	41	00	00	00
2	03	41	00	00	00
3	37	41	00	00	00
4	3E	41	00	00	00
5	37	00	00	00	00
6	31	00	00	00	00
7	26	00	00	00	00
8	27	00	00	00	00
9	26	00	00	00	00
10	26	00	00	00	00
11	25	00	00	00	00
12	24	00	00	00	00
13	24	00	00	00	00
14	26	00	00	00	00
15	17	00	00	00	00
16	7E	00	00	00	41
17	70	00	00	00	41
18	59	00	00	00	01
19	51	00	00	00	01
20	4B	00	00	00	01
21	42	00	00	00	00
22	41	00	00	00	00
23	41	00	00	00	00
24	41	00	00	00	00

SCALE[4:0] programmed to 12H.



Table 38 Transmit Waveform Values for E1 120 Ohm

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	00	00	00	00
2	00	00	00	00	00
3	0A	00	00	00	00
4	3C	00	00	00	00
5	3C	00	00	00	00
6	37	00	00	00	00
7	35	00	00	00	00
8	34	00	00	00	00
9	34	00	00	00	00
10	34	00	00	00	00
11	34	00	00	00	00
12	34	00	00	00	00
13	34	00	00	00	00
14	34	00	00	00	00
15	27	00	00	00	00
16	00	00	00	00	00
17	47	00	00	00	00
18	41	00	00	00	00
19	00	00	00	00	00
20	00	00	00	00	00
21	00	00	00	00	00
22	00	00	00	00	00
23	00	00	00	00	00
24	00	00	00	00	00

SCALE[4:0] programmed to 0AH.



Table 39 Transmit Waveform Values for E1 75 Ohm

Sample number	UI #0	UI #1	UI #2	UI #3	UI #4
1	00	00	00	00	00
2	00	00	00	00	00
3	00	00	00	00	00
4	3A	00	00	00	00
5	37	00	00	00	00
6	38	00	00	00	00
7	38	00	00	00	00
8	37	00	00	00	00
9	36	00	00	00	00
10	36	00	00	00	00
11	35	00	00	00	00
12	35	00	00	00	00
13	35	00	00	00	00
14	35	00	00	00	00
15	36	00	00	00	00
16	0A	00	00	00	00
17	00	00	00	00	00
18	00	00	00	00	00
19	00	00	00	00	00
20	00	00	00	00	00
21	00	00	00	00	00
22	00	00	00	00	00
23	00	00	00	00	00
24	00	00	00	00	00

• SCALE[4:0] programmed to 0DH.



12.5 Using the Line Receiver

The line receiver must be properly initialized for correct operation. Several register bits must be programmed and the equalizer RAM table must be initialized according to the appropriate table below.

The RLPS equalizer RAM content is programmed by the RLPS Equalization Indirect Data registers for each address location. The address location is given by the octant's RLPS Equalization Indirect Address register. A read or write request is done by setting the RWB bit in the octant's RLPS Equalization Read/WriteB Select register.

Note that several registers are not their default values. The EQ_EN bit of the RLPS Equalizer Configuration register must be set to logic 1. The CUTOFF[1:0] bits of the RLPS Voltage Thresholds #2 register must be programmed to 3H (11B) for T1 mode or 0H (00B) for E1 mode. Table 40 summarizes the values the RLPS registers are to contain.

Table 40 RLPS Register Programming

Register	Data Value	
	Bin	Hex
RLPS Configuration and Status	XX000XX1	01H
RLPS ALOS Detection/ Clearance Threshold	X000X000	00H
RLPS ALOS Detection Period	00000001	01H
RLPS ALOS Clearance Period	0000001	01H
RLPS Equalization Indirect Address	00000000	00H
RLPS Equalization RAM Read/WriteB Select	1XXXXXXX	80H
RLPS Equalizer Loop Status and Control	00000000	00H
RLPS Equalizer Configuration	00X01011	0BH
RLPS Equalization Indirect Data[31:24]	*	*
RLPS Equalization Indirect Data[23:16]	*	*
RLPS Equalization Indirect Data[15:8]	*	*
RLPS Equalization Indirect Data[7:0]	*	*
RLPS Voltage Thresholds #1	XX100110	26H
RLPS Voltage Thresholds #2		
(T1 mode)	11XXX011	СЗН
(E1 mode)	00XXX011	03H

Since the line receiver supports both E1 and T1 standards over either short haul or long haul cables, the line receiver has two normal modes of operation, as selected by the E1/T1B bit of the Global Configuration register.

Access to the Equalizer RAM is provided by means of Indirect Access Registers A typical programming sequence follows. This programming sequence is repeated for each of the 256 Equalizer RAM Addresses.

WRITE RLPS Indirect Data Register <31 - 24 Bits of Data>



WRITE RLPS Indirect Data Register <23 - 16 Bits of Data>

WRITE RLPS Indirect Data Register <15 - 8 Bits of Data>

WRITE RLPS Indirect Data Register <7 - 0 Bits of Data>

ACTION RLPS Equalization Read/WriteB Select Register <A=80H for "read"; A=00H for "write" action>

WRITE RLPS Equalization Indirect Address Register <address from 0 to 255>

PAUSE <wait 3 line rate clock cycles>

Table 41 RLPS Equalizer RAM Table (T1 mode)

RAM Address	Content (MSBLSB)	RAM Address	Content (MSBLSB)
00D	0x03061C3F	128D	0x909647BB
01D	0x03061C3D	129D	0x909647BA
02D	0x03061C3A	130D	0x909647B9
03D	0x03062C3D	131D	0x909647B8
04D	0x03062C3B	132D	0x909647BF
05D	0x03062C38	133D	0x909E47BE
06D	0x030E2C3F	134D	0x909E47BD
07D	0x030E2C3C	135D	0x909E47BC
08D	0x030E2C38	136D	0x909E47BA
09D	0x03162C3F	137D	0x989E57BB
10D	0x03162C3D	138D	0x98A657BF
11D	0x03162C3A	139D	0x98A657BE
12D	0x03163C3F	140D	0x98A657BD
13D	0x03163C38	141D	0x98A657BB
14D	0x0316283B	142D	0x98A657BA
15D	0x0316383B	143D	0xA0A667BB
16D	0x03163CBB	144D	0xA0AE67BA
17D	0x031E3CBF	145D	0xA0AE67BF
18D	0x031E3CBD	146D	0xA8AE67BD
19D	0x031E3CBA	147D	0xA8AE67BB
20D	0x031E3CB8	148D	0xA8AE67BA
21D	0x03263CBC	149D	0xA8AE77BC
22D	0x032628BA	150D	0xA8AC77BF
23D	0x032638BB	151D	0xA8AC77BD
24D	0x0B263D3F	152D	0xB0AC77BA
25D	0x0B263D3E	153D	0xB0AC77B8
26D	0x0B263D3D	154D	0xB0B477BF
27D	0x0B263D3C	155D	0xB0B477BC



RAM Address	Content (MSBLSB)	RAM Address	Content (MSBLSB)
28D	0x0B26293A	156D	0xB0B477BA
29D	0x0B26393F	157D	0xB8BC77B8
30D	0x13262DB8	158D	0xB8BC77BF
31D	0x132E2DBF	159D	0xC0BC77BC
32D	0x132E2DBF	160D	0xC0BC77BA
33D	0x132E2DBE	161D	0xC0BC87BB
34D	0x132E2DBD	162D	0xC0BA87BE
35D	0x132E2DBC	163D	0xC0BA87BE
36D	0x132E2DBB	164D	0xC0BA87BD
37D	0x132E19B8	165D	0xC0BA87BC
38D	0x132E29BF	166D	0xC0BA87BB
39D	0x1B2E1E38	167D	0xC0BA87BA
40D	0x1B361E3F	168D	0xC8B887BB
41D	0x1B361E3C	169D	0xC8B897BA
42D	0x1B361E3B	170D	0xC8B897BD
43D	0x1B360A3B	171D	0xC8B897BB
44D	0x1B361A3B	172D	0xD0B897BA
45D	0x23361EBF	173D	0xD0B8A7BD
46D	0x23361EB8	174D	0xD0B8A7BC
47D	0x23361EBF	175D	0xD0B8A7BB
48D	0x233E1EBD	176D	0xD0BAB7BA
49D	0x2B3E1EBB	177D	0xD0B8B7BD
50D	0x2B3E1EB8	178D	0xD0B8B7B8
51D	0x2B461EBF	179D	0xD8B8B7B7
52D	0x33461EBD	180D	0xD8B8B7B6
53D	0x33461EBA	181D	0xD8B8B7B5
54D	0x33461EB8	182D	0xD8BAC7B4
55D	0x334E1EBA	183D	0xD8B8C7B6
56D	0x32461EBC	184D	0xE0B8C7B5
57D	0x3A4E1EBF	185D	0xE0BAD7B4
58D	0x3A4E1EBC	186D	0xE0B8D7B6
59D	0x3A4E0ABA	187D	0xE0B8D7B5
60D	0x3A4E1AB8	188D	0xE0BAE7B4
61D	0x424E1F3F	189D	0xE0B8E7B6
62D	0x424E0F3E	190D	0xE0B8E7B4
63D	0x424E0F3D	191D	0xE8BAF7B3
64D	0x424E0F3C	192D	0xE8B8F7B6
65D	0x424E0F3A	193D	0xE8B8F7B5
66D	0x424E0F3B	194D	0xE8BB07B4
67D	0x424E1F3A	195D	0xE8B907B6



RAM Address	Content (MSBLSB)	RAM Address	Content (MSBLSB)
68D	0x4A561F3F	196D	0xE8B907B5
69D	0x4A561F3B	197D	0xE8BB17B4
70D	0x4A560B38	198D	0xE8B917B6
71D	0x4A561B3B	199D	0xE8B917B5
72D	0x52561FBF	200D	0xE8BB27B4
73D	0x52561FBC	201D	0xF0B927B6
74D	0x52561FB8	202D	0xF0B927B4
75D	0x525E1FBF	203D	0xF0BB37B3
76D	0x5A5E1FBE	204D	0xF0B937B6
77D	0x5A5E1FBC	205D	0xF8B937B3
78D	0x5A5E1FBB	206D	0xF8B937A8
79D	0x5A5E1FB9	207D	0xF8B937AF
80D	0x5A5C1FBB	208D	0xF8B937AC
81D	0x62641FBF	209D	0xF8BB47AB
82D	0x62641FBE	210D	0xF8B947AE
83D	0x62641FBD	211D	0xF8B947AD
84D	0x62641FBD	212D	0xF8BB57AC
85D	0x62641FBC	213D	0xF8B957AE
86D	0x62661FBC	214D	0xF8B957AE
87D	0x62661BBB	215D	0xF8BB67AD
88D	0x62661BBA	216D	0xF8B967AF
89D	0x62661BB9	217D	0xF8B967AF
90D	0x62661BB8	218D	0xF8BB77AA
91D	0x62662BBD	219D	0xF8B977AC
92D	0x6A662BBC	220D	0xF8B977AB
93D	0x6A662BBA	221D	0xF8BB87AB
94D	0x6A663BBD	222D	0xF8B987AD
95D	0x6A663BBB	223D	0xF8B987AB
96D	0x6A663BB8	224D	0xF8BB97AB
97D	0x726E3BBF	225D	0xF8B997AD
98D	0x726E3BBC	226D	0xF8B997AB
99D	0x726E3BB8	227D	0xF8BBA7AB
100D	0x72763BBF	228D	0xF8B9A7AD
101D	0x7A763BBD	229D	0xF8B9A7A8
102D	0x7A763BBA	230D	0xF8B9A7A7
103D	0x7A763BB8	231D	0xF8B9A7A5
104D	0x7A7E3BBB	232D	0xF8B9A7A3
105D	0x827E37BF	233D	0xF8BBB7A3
106D	0x827E37BE	234D	0xF8B9B7A6
107D	0x827E37BD	235D	0xF8B9B7A6



RAM Address	Content (MSBLSB)	RAM Address	Content (MSBLSB)
108D	0x827E37BB	236D	0xF8B9B7A5
109D	0x827E37BA	237D	0xF8BBB7A3
110D	0x8A7E47BF	238D	0xF8BDC7A3
111D	0x8A7E47BF	239D	0xF8BBC7A6
112D	0x8A7E47BF	240D	0xF8BBC7A4
113D	0x8A7E47BF	241D	0xF8BBC7A2
114D	0x897647B8	242D	0xF8B9C7A5
115D	0x898647BB	243D	0xF8B9C7A3
116D	0x898657BF	244D	0xF8B9C7A0
117D	0x898657BE	245D	0xF8B9C79F
118D	0x898657BD	246D	0xF8B9C79E
119D	0x898657BC	247D	0xF8B9C79D
120D	0x898657BB	248D	0xF8B9C79C
121D	0x898657BA	249D	0xF8B9C79B
122D	0x918E57B9	250D	0xF8B9C79A
123D	0x918E57B8	251D	0xF8B9C79A
124D	0x918E57BF	252D	0xF8B9C799
125D	0x918E57BF	253D	0xF8B9C799
126D	0x908E57BA	254D	0xF8B9C798
127D	0x908E47B9	255D	0xF8B9C798

Table 42 RLPS Equalizer RAM Table (E1 mode)

RAM Address	Content (MSBLSB)	RAM Address	Content (MSBLSB)
00D	0x03062C3E	128D	0x79865FBB
01D	0x03062C3C	129D	0x798E5FBD
02D	0x03062C3A	130D	0x798E5FBA
03D	0x03062C38	131D	0x79965FBE
04D	0x030E2C3F	132D	0x78965FBE
05D	0x030E2C38	133D	0x809E5FBF
06D	0x03162C3F	134D	0x809E5FBB
07D	0x03162C3B	135D	0x80A65FBD
08D	0x03162C38	136D	0x88A65FBA
09D	0x03163C3F	137D	0x88A66FBE
10D	0x03163C38	138D	0x88A66FBA
11D	0x031E3C3F	139D	0x90A67FBE
12D	0x031E3C3C	140D	0x90A67FBB
13D	0x031E3C3A	141D	0x90A67BBE
14D	0x031E3C39	142D	0x90A67BBD
15D	0x031E3C38	143D	0x90A67BBB



RAM Address	Content (MSBLSB)	RAM Address	Content (MSBLSB)
16D	0x031E4C3F	144D	0x98A67BBA
17D	0x031E4C3C	145D	0x98A67BB8
18D	0x031E4C3A	146D	0x98A68BBB
19D	0x031E4C38	147D	0x98A687BD
20D	0x03264C3F	148D	0x98A687BB
21D	0x03264C3B	149D	0xA0A687BA
22D	0x03264C38	150D	0xA0A687B8
23D	0x032E4C3F	151D	0xA0AE87BE
24D	0x032E4C3B	152D	0xA0AE87BD
25D	0x032E4C39	153D	0xA0AE87BC
26D	0x032E4C38	154D	0xA0AE87BA
27D	0x032E5C3F	155D	0xA0AE87B9
28D	0x032E5C3D	156D	0xA8AE87B8
29D	0x032E5C3B	157D	0xA8B687BE
30D	0x032E5C38	158D	0xA8B687BD
31D	0x032E6C3F	159D	0xA8B687BB
32D	0x032E6C38	160D	0xA8B687BA
33D	0x03366C3F	161D	0xA8B687B8
34D	0x03366C3C	162D	0xB0BE87BE
35D	0x03366C3A	163D	0xB0BE87BD
36D	0x03366C38	164D	0xB0BE87BC
37D	0x03367C3F	165D	0xB0BE87BA
38D	0x03367C3D	166D	0xB0BE87B9
39D	0x03367C3C	167D	0xB8BE87B8
40D	0x03367C3A	168D	0xB8BC87BB
41D	0x03367C39	169D	0xB8BC97BE
42D	0x03367C38	170D	0xB8BC97BB
43D	0x0B3E7C3F	171D	0xB8BC97BA
44D	0x0B3E683F	172D	0xC0BC97B8
45D	0x0B3E683B	173D	0xC0BCA7BB
46D	0x0B3E683A	174D	0xC0BAA7BE
47D	0x0B3E6838	175D	0xC0BAA7BC
48D	0x0B3E6CBF	176D	0xC0BAA7BA
49D	0x133E6CBD	177D	0xC8BAA7B9
50D	0x133E6CBC	178D	0xC8BAA7B8
51D	0x133E6CBA	179D	0xC8B8A7BC
52D	0x133E58B8	180D	0xC8BAB7BA
53D	0x133E68BD	181D	0xC8B8B7BF
54D	0x1B3E6D3F	182D	0xC8B8B7BE
55D	0x1B3E6D3D	183D	0xC8B8B7BD



RAM Address	Content (MSBLSB)	RAM Address	Content (MSBLSB)
56D	0x1B3E6D3B	184D	0xD0B8B7B7
57D	0x1B3E6D3A	185D	0xD0B8B7B6
58D	0x1B3E6D38	186D	0xD0B8B7B5
59D	0x1B466D3F	187D	0xD8B8B7B5
60D	0x1B466D3D	188D	0xD8BAC7B4
61D	0x23466D3C	189D	0xD8B8C7B7
62D	0x23466D3A	190D	0xD8B8C7B6
63D	0x23465938	191D	0xD8BAD7B5
64D	0x23466938	192D	0xD8B8D7B7
65D	0x23466DBF	193D	0xD8B8D7B7
66D	0x23466DBC	194D	0xD8B8D7B6
67D	0x2B466DBA	195D	0xE0BAD7AD
68D	0x2B466DB8	196D	0xE0BCE7AC
69D	0x2B4E6DBF	197D	0xE8BAE7AF
70D	0x2A465DB8	198D	0xE8BAE7AE
71D	0x2A466DBD	199D	0xE8BAE7AD
72D	0x2A466DBB	200D	0xE8BCF7AB
73D	0x324E6DBD	201D	0xE8BAF7AE
74D	0x324E6DBB	202D	0xF0B8F7AE
75D	0x3A4E59B8	203D	0xF0B8F7AD
76D	0x3A4E69B8	204D	0xF0BB07AB
77D	0x3A4E6E3F	205D	0xF0B907AE
78D	0x3A4E6E3C	206D	0xF0BB17AC
79D	0x3A4E6E3A	207D	0xF0B917AE
80D	0x3A4E6E38	208D	0xF8BB27AC
81D	0x3A566E3E	209D	0xF8BB37AD
82D	0x3A566E38	210D	0xF8B937AE
83D	0x3A5E6E3F	211D	0xF8BB47AC
84D	0x425E6E3B	212D	0xF8B947AD
85D	0x425E6E38	213D	0xF8BB57AB
86D	0x425E6A3E	214D	0xF8B957AD
87D	0x425E6A3D	215D	0xF8B957AC
88D	0x425E6EBF	216D	0xF8B957AB
89D	0x4A5E6EBE	217D	0xF8B967AD
90D	0x4A5E6EBD	218D	0xF8BB77AB
91D	0x4A5E6EBC	219D	0xF8B977AE
92D	0x4A5E6EBB	220D	0xF8B977AD
93D	0x4A5E6EBA	221D	0xF8BB87AD
94D	0x4A5E6EB9	222D	0xF8B987AE
95D	0x4A665EB9	223D	0xF8B987AD



RAM Address	Content (MSBLSB)	RAM Address	Content (MSBLSB)
96D	0x4A665EB8	224D	0xF8BB97AD
97D	0x526E5EBF	225D	0xF8B997AE
98D	0x526E5EBB	226D	0xF8B997AC
99D	0x526E5EB8	227D	0xF8BBA7AC
100D	0x52765EBF	228D	0xF8B9A7AE
101D	0x52765EBE	229D	0xF8BBB7AE
102D	0x52765EBD	230D	0xF8B9B7AF
103D	0x52765EBC	231D	0xF8B9B7AE
104D	0x5A765EBB	232D	0xF8B9B7AD
105D	0x5A765EBA	233D	0xF8BBC7AD
106D	0x5A765EB9	234D	0xF8B9C7AE
107D	0x5A765ABC	235D	0xF8B9C7AE
108D	0x5A745ABF	236D	0xF8B9C7AD
109D	0x62764F38	237D	0xF8B9C7AD
110D	0x62765F38	238D	0xF8B9C7AC
111D	0x62745F3E	239D	0xF8B9C7AC
112D	0x62745F3D	240D	0xF8B9C7AB
113D	0x62745F3C	241D	0xF8B9C7AB
114D	0x6A745F3B	242D	0xF8B9C7AB
115D	0x6A745F3A	243D	0xF8B9C7AA
116D	0x6A745F38	244D	0xF8B9C7AA
117D	0x6A744B38	245D	0xF8B9C7AA
118D	0x6A745B3F	246D	0xF8B9C7AA
119D	0x6A6C5FB8	247D	0xF8B9C7A9
120D	0x6A745FBF	248D	0xF8B9C7A9
121D	0x72745FBE	249D	0xF8B9C7A9
122D	0x72745FBD	250D	0xF8B9C7A9
123D	0x72745FBB	251D	0xF8B9C7A8
124D	0x72745FBA	252D	0xF8B9C7A8
125D	0x72745FB9	253D	0xF8B9C7A8
126D	0x727E5FBF	254D	0xF8B9C7A8
127D	0x71765FB8	255D	0xF8B9C7A8

12.6 Using the PRBS Generator and Detector

PRBS patterns may be generated and detected in either the transmit or receive directions, as configured by the TX_GEN, RX_GEN and TX_DET bits of the Line Interface PRBS Position registers.




12.7 Loopback Modes

The OCTLIU LT provides two loopback modes to aid in network and system diagnostics. The network (line) loopback can be initiated at any time via the μP interface, but is usually initiated once an inband loopback activate code is detected. The system Diagnostic Digital loopback can be initiated at any time by the system via the μP interface to check the path of system data through the LIU.

12.7.1 Line Loopback

When LINE loopback (LINELB) is initiated by setting the LINELB bit in the Line Interface Diagnostics Register to logic 1, the LIU is configured to internally connect the recovered data to the transmit jitter attenuator, TJAT. The data sent to the TJAT is the recovered data from the output of the CDRC block. Note that when line loopback is enabled, the contents of the TJAT Reference Clock Divisor and Output Clock Divisor registers should be programmed to 2FH in T1 mode / FFH in E1 mode to correctly attenuate the jitter on the receive clock. Conceptually, the data flow through a single octant of the OCTLIU LT in this loopback mode is illustrated in Figure 16.

Figure 16 Line Loopback



12.7.2 Diagnostic Digital Loopback

When Diagnostic Digital loopback (DDLB) mode is initiated by setting the DDLB bit in the Line Interface Diagnostics Register to logic 1, the OCTLIU LT octant is configured to internally direct the output of the TJAT to the inputs of the receiver section. The dual-rail RZ outputs of the TJAT are directed to the dual-rail inputs of the CDRC. Conceptually, the data flow through a single octant of the OCTLIU LT in this loopback condition is illustrated in Figure 17.

TDP[n]
TDN[n]
TCLK[n]

Diagnostic Loopback

RDP[n]
RCLK[n]

RJAT

BCD

PDVD

CDRC

RXTIP[x]
RXRING[x]

Figure 17 Diagnostic Digital Loopback

12.8 Initialization of the RJAT and TJAT

The recommended procedure to initialize the TJAT and RJAT is as follows:

- 1. Set the N1 and N2 values (this will reset the JAT PLL).
- 2. Wait 15ms for the JAT PLL to lock.
- 3. Toggle the FIFORST bit (this will reset and center the JAT).

12.9 Initialization of the RJAT and TJAT for Low Latency Applications

When using the SBI TR bus, the JATs may be optimized for latency. This involves using the FIFOMAP[5:0] bits to program the FIFO depth from 17 to 80 bits and the Auto Centering bit (ACENT), to guarantee the JAT FIFO remains centered to the incoming jitter. For Low Latency applications the recommended procedure to initialize the TJAT and RJAT is as follows:

- 1. Set the N1 and N2 values (this will reset the JAT PLL).
- 2. Wait 15ms for the JAT PLL to lock.
- 3. Set the FIFORST bit to logic '1'.
- 4. Write to the FIFOMAP[5:0] bits to configure the desired depth.
- 5. Clear the FIFORST bit to logic '0'.




6. Set the ACENT bit to logic '1' (enables auto centering).



12.10 JTAG Support

The OCTLIU LT supports the IEEE Boundary Scan Specification as described in the IEEE 1149.1 standards. The Test Access Port (TAP) consists of the five standard pins, TRSTB, TCK, TMS, TDI and TDO used to control the TAP controller and the boundary scan registers. The TRSTB input is the active-low reset signal used to reset the TAP controller. TCK is the test clock used to sample data on the TDI primary input and to output data on the TDO primary output. The TMS primary input is used to direct the TAP controller through its states. The basic boundary scan architecture is shown below.

Figure 18 Boundary Scan Architecture





The boundary scan architecture consists of a TAP controller, an instruction register with instruction decode, a bypass register, a device identification register and a boundary scan register. The TAP controller interprets the TMS input and generates control signals to load the instruction and data registers. The instruction register with instruction decode block is used to select the test to be executed and/or the register to be accessed. The bypass register offers a single-bit delay from primary input, TDI to primary output, TDO. The device identification register contains the device identification code.

The boundary scan register allows testing of board inter-connectivity. The boundary scan register consists of a shift register placed in series with device inputs and outputs. Using the boundary scan register, all digital inputs can be sampled and shifted out on primary output, TDO. In addition, patterns can be shifted in on primary input, TDI, and forced onto all digital outputs.

12.10.1TAP Controller

The TAP controller is a synchronous finite state machine clocked by the rising edge of primary input, TCK. All state transitions are controlled using primary input, TMS. The finite state machine is described below.



TRSTB=0 Test-Logic-Reset 0 Run-Test-Idle Select-IR-Scan Select-DR-Scan 0 0 1 Capture-IR Capture-DR 0 0 Shift-IR Shift-DR 1 Exit1-IR Exit1-DR 0 0 Pause-IR Pause-DR 0 0 0 Exit2-IR Exit2-DR 1 1 Update-IR Update-DR 0 0 1 1

Figure 19 TAP Controller Finite State Machine

All transitions dependent on input TMS

Test-Logic-Reset

The test logic reset state is used to disable the TAP logic when the device is in normal mode operation. The state is entered asynchronously by asserting input, TRSTB. The state is entered synchronously regardless of the current TAP controller state by forcing input, TMS high for 5 TCK clock cycles. While in this state, the instruction register is set to the IDCODE instruction.



Run-Test-Idle

The run/test/idle state is used to execute tests.

Capture-DR

The capture data register state is used to load parallel data into the test data registers selected by the current instruction. If the selected register does not allow parallel loads or no loading is required by the current instruction, the test register maintains its value. Loading occurs on the rising edge of TCK.

Shift-DR

The shift data register state is used to shift the selected test data registers by one stage. Shifting is from MSB to LSB and occurs on the rising edge of TCK.

Update-DR

The update data register state is used to load a test register's parallel output latch. In general, the output latches are used to control the device. For example, for the EXTEST instruction, the boundary scan test register's parallel output latches are used to control the device's outputs. The parallel output latches are updated on the falling edge of TCK.

Capture-IR

The capture instruction register state is used to load the instruction register with a fixed instruction. The load occurs on the rising edge of TCK.

Shift-IR

The shift instruction register state is used to shift both the instruction register and the selected test data registers by one stage. Shifting is from MSB to LSB and occurs on the rising edge of TCK.

Update-IR

The update instruction register state is used to load a new instruction into the instruction register. The new instruction must be scanned in using the Shift-IR state. The load occurs on the falling edge of TCK.

The Pause-DR and Pause-IR states are provided to allow shifting through the test data and/or instruction registers to be momentarily paused.

Boundary Scan Instructions

The following is a description of the standard instructions. Each instruction selects a serial test data register path between input, TDI and output, TDO.

BYPASS

The bypass instruction shifts data from input, TDI to output, TDO with one TCK clock period delay. The instruction is used to bypass the device.



EXTEST

The external test instruction allows testing of the interconnection to other devices. When the current instruction is the EXTEST instruction, the boundary scan register is placed between input, TDI and output, TDO. Primary device inputs can be sampled by loading the boundary scan register using the Capture-DR state. The sampled values can then be viewed by shifting the boundary scan register using the Shift-DR state. Primary device outputs can be controlled by loading patterns shifted in through input TDI into the boundary scan register using the Update-DR state.

SAMPLE

The sample instruction samples all the device inputs and outputs. For this instruction, the boundary scan register is placed between TDI and TDO. Primary device inputs and outputs can be sampled by loading the boundary scan register using the Capture-DR state. The sampled values can then be viewed by shifting the boundary scan register using the Shift-DR state.

IDCODE

The identification instruction is used to connect the identification register between TDI and TDO. The device's identification code can then be shifted out using the Shift-DR state.

STCTEST

The single transport chain instruction is used to test out the TAP controller and the boundary scan register during production test. When this instruction is the current instruction, the boundary scan register is connected between TDI and TDO. During the Capture-DR state, the device identification code is loaded into the boundary scan register. The code can then be shifted out of the output, TDO, using the Shift-DR state.

Boundary Scan Cells

In the following diagrams, CLOCK-DR is equal to TCK when the current controller state is SHIFT-DR or CAPTURE-DR, and unchanging otherwise. The multiplexer in the center of the diagram selects one of four inputs, depending on the status of select lines G1 and G2. The ID Code bit is as listed in the Boundary Scan Register table in the JTAG Test Port section 11.2.



Figure 20 Input Observation Cell (IN_CELL)




Figure 21 Output Cell (OUT_CELL) or Enable Cell (ENABLE)






Figure 22 Bidirectional Cell (IO_CELL)





Figure 23 Layout of Output Enable and Bidirectional Cells





13 Functional Timing

13.1 SBI TR Interface Timing

Figure 24 SBI TR Functional Timing




Figure 24 illustrates the operation of the SBI TR for an application in which 84 data links are supported. The waveform shows *data* being transferred on DATA[7:0]. The *link rate* and *alarm* information follow the same timing as the *data* on DATA[7:0]. LINKRATE[5:0] and ALARM information however are not validated by VALID and therefore must be generated correctly every cycle independently of VALID.

The SYNC is a reference signal that may be externally generated. SYNC marks the address for GROUP 1, LINK 1 (1,1), when GROUPs 2 and 3 are also aligned to link 1 (2,1 and 3,1). Flow control is performed using the Full (FULL) signal.



13.2 SBI Bus Interface Timing

Figure 25 SBI Bus Functional Timing





Figure 25 illustrates the operation of the SBI Bus, using a negative justification on the second to last V3 octet as an example. The justification is indicated by asserting PL high during the V3 octet. The timing diagram also shows the location of one of the tributaries by asserting V5 high during the V5 octet.

The SBI ADD and DROP busses operate in an identical manner. Signal names on the ADD bus have an A prepended to the names shown in Figure 24 (e.g., AC1FP, ADATA[7:0], etc.) and those on the DROP bus have an D prepended to them (e.g., DC1FP, DDATA[7:0], etc.)



13.3 Line Code Violation Insertion


Figure 26 B8ZS Line Code Violation Insertion



The effect of setting the LCVINS bit of the Line Interface Diagnostics register is shown in Figure 26. TXTIP[X] and TXRING[X] have been shown as square NRZ pulses for illustrative purposes. Setting LCVINS to a logic 1 generates one line code violation and 3 bit errors by causing the omission of the first line code violation pulse when a string of 8 consecutive zeros occurs in the unipolar data stream TDP. To generate another line code violation, the LCVINS bit must be reset to logic 0 and then set to logic 1 again.




Figure 27 HDB3 Line Code Violation Insertion



The effect of setting the LCVINS bit of the Line Interface Diagnostics register is shown in Figure 27. TXTIP[X] and TXRING[X] have been shown as square NRZ pulses for illustrative purposes. Setting LCVINS to a logic 1 generates one line code violation by causing the omission of a bipolar pulse and hence a bipolar violation pulse of the same polarity as the previous bipolar violation pulse when a string of 4 consecutive zeros occurs in the unipolar data stream TDP. To generate another line code violation, the LCVINS bit must be reset to logic 0 and then set to logic 1 again.



Figure 28 AMI Line Code Violation Insertion



The effect of setting the LCVINS bit of the Line Interface Diagnostics register is shown in Figure 28. TXTIP[X] and TXRING[X] have been shown as square NRZ pulses for illustrative purposes. Setting LCVINS to a logic 1 generates one line code violation by causing the next pulse to be of the same polarity as the previous pulse. Subsequent pulses will be of alternate polarity. To generate another line code violation, the LCVINS bit must be reset to logic 0 and then set to logic 1 again.



13.4 Alarm Interface

Figure 29 LOS Alarm Serial Output




Figure 29 shows the operation of the Alarm Interface. The LOS status of the 8 LIU octants is output continuously in a serial format with a marker signal LOS_L1 to indicate the presence of the LOS status for LIU #1.



Absolute Maximum Ratings 14

Maximum ratings are the worst case limits that the device can withstand without sustaining permanent damage. They are not indicative of normal mode operation conditions.

Table 43 Absolute Maximum Ratings

Ambient Temperature under Bias	-40°C to +85°C
Storage Temperature	-40°C to +125°C
Supply Voltage V _{DDall33} ¹	-0.3V to +4.6V
Supply Voltage V _{DD1V8}	-0.3V to +2.5V
Voltage on Any Pin	-0.3V to V _{DDall33} + 0.3V
Static Discharge Voltage	±1000V
Latch-Up Current	±100mA
DC Input Current	±20mA
Lead Temperature	225 +0/-5°C
Junction Temperature	+150°C

Not Withstanding the values in the above table 3.3V power supplies must always be at a voltage greater than or equal to the 1.8V power supplies.

Document No.: PMC-2021612, Issue 5

¹ The OCTLIU LT 3.3 Volt digital and analogue power pins are collectively referred to as VDDall33.



15 D.C. Characteristics

 $T_A = -40$ °C to +85°C, $V_{DDall33} = 3.3V \pm 5\%$, $V_{DD1V8} = 1.8V \pm 5\%$ (Typical Conditions: $T_A = 25$ °C, $V_{DDall33} = 3.3V$, $V_{DD1V8} = 1.8V$)

Table 44 D.C. Characteristics

Symbol	Parameter	Min	Тур	Thermal Power	Max	Units	Conditions
VDD3V3, TAVD1, TAVD2, TAVD3,	Power Supply	3.135	3.3		3.465	Volts	
CAVD, RAVD1, RAVD2, QAVD					30		
VDD1V8	Power Supply	1.71	1.8		1.89	Volts	
VIL	Input Low Voltage				0.8	Volts	Guaranteed Input LOW Voltage
VIH	Input High Voltage	2.0		6		Volts	Guaranteed Input HIGH Voltage
VOL	Output or Bidirectional Low Voltage		0.1	0)	0.4	Volts	VDD = min, IOL = -6mA for LOS, LOS_L1, TDO and Serial PROM interface outputs; -8mA for others.
VOH	Output or Bidirectional High Voltage	2.4	2.7			Volts	VDD = min, IOH = 6mA for LOS, LOS_L1, TDO and Serial PROM interface outputs; 8mA for others.
VT+	Reset Input High Voltage	2.2	1.6			Volts	Applies to TTL Schmidt-triggered inputs (RSTB, TRSTB) only.
VT-	Reset Input Low Voltage		1.1		0.8	Volts	Applies to TTL Schmidt-triggered inputs (RSTB, TRSTB) only.
VTH	Reset Input Hysteresis Voltage		0.5			Volts	Applies to TTL Schmidt- triggered inputs (RSTB, TRSTB) only.
IILPU	Input Low Current	+20	+99		+200	μA	VIL = GND. Note 1, 3
IIHPU	Input High Current	-10	0		+10	μА	VIH = VDD. Note 1, 3
IILPD	Input Low Current	-10	0		+10	μА	VIL = GND. Note 4, 3
IIHPD	Input High Current	-271.5	-155.5		-20	μΑ	VIH = VDD. Note 4, 3
IIL	Input Low Current	-20	0		+20	μΑ	VIL = GND. Note 2, 3



Symbol	Parameter	Min	Тур	Thermal Power	Max	Units	Conditions
IIH	Input High Current	-20	0		+20	μΑ	VIH = VDD. Note 2, 3
CIN	Input Capacitance		5			pF	Excluding Package, Package Typically 2 pF.
COUT	Output Capacitance		5			pF	Excluding Package, Package Typically 2 pF.
CIO	Bidirectional Capacitance		5			pF	Excluding Package, Package Typically 2 pF.
IDDOP 3V3	3.3V Operating Current				720	mA	Digital output pads loaded with max capacitance. Transmission of pattern containing 100% ones in T1 (0-110ft).
					830		Digital output pads loaded with max capacitance. Transmission of pattern containing 100% ones in T1 (330-440ft).
				OFFICE	916		Digital output pads loaded with max capacitance. Transmission of pattern containing 100% ones in T1 (550-660ft).
		,			576		Digital output pads loaded with max capacitance. Transmission of pattern containing 100% ones in E1 (120Ω) .
		00					Note 5.
IDDOP 1V8	1.8V Operating Current	0,0			52	mA	Digital output pads loaded with max capacitance. Transmission of pattern containing 100% ones in T1 (0-110ft).
	Oligi				52		Digital output pads loaded with max capacitance. Transmission of pattern containing 100% ones in T1 (330-440ft).
					52		Digital output pads loaded with max capacitance. Transmission of pattern containing 100% ones in T1 (550-660ft).
					68		Digital output pads loaded with max capacitance. Transmission of pattern containing 100% ones in E1 (120Ω) .



Symbol	Parameter	Min	Тур	Thermal Power	Max	Units	Conditions
	Net power (power dissipated by OCTLIU LT)		1.26			W	Digital output pads loaded with max capacitance. Transmission of pattern containing 50% ones in T1 (0-110ft).
				2.03		2	Digital output pads loaded with max capacitance. Transmission of pattern containing 100% ones in T1 (0-110ft).
			1.32		30	Nonu.	Digital output pads loaded with max capacitance. Transmission of pattern containing 50% ones in T1 (330-440ft).
				2.16	67		Digital output pads loaded with max capacitance. Transmission of pattern containing 100% ones in T1 (330-440ft).
			1.37	S. M.			Digital output pads loaded with max capacitance. Transmission of pattern containing 50% ones in T1 (550-660ft).
			TO HELD	2.29			Digital output pads loaded with max capacitance. Transmission of pattern containing 100% ones in T1 (550-660ft).
	200	30	1.36				Digital output pads loaded with max capacitance. Transmission of pattern containing 50% ones in E1 (120Ω) .
	Of the second			1.67			Digital output pads loaded with max capacitance. Transmission of pattern containing 100% ones in E1 (120 Ω).
	3						Note 5.

Notes on D.C. Characteristics:

- 1. Input pin or bi-directional pin with internal pull-up resistor.
- 2. Input pin or bi-directional pin without internal pull-up or pull-down resistor
- 3. Negative currents flow into the device (sinking), positive currents flow out of the device (sourcing).
- 4. Input pin or bi-directional pin with internal pull-down resistor.
- 5. IDDOP3V3 includes the operating current of both the OCTLIU LT device and the transmit line driver. Whereas, the "Net Power" is the power dissipated by the OCTLIU LT device only.
- 6. "Thermal Power" is used for thermal calculations and is defined as worst case mean +2*std deviation.



16 Microprocessor Interface Timing Characteristics

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DDal|33} = 3.3V \pm 5\%, V_{DD1V8} = 1.8V \pm 5\%)$

Table 45 Microprocessor Interface Read Access

Symbol	Parameter	Min	Max	Units
tSAR	Address to Valid Read Set-up Time	10	27	ns
tHAR	Address to Valid Read Hold Time	5	~	ns
tSALR	Address to Latch Set-up Time	10	3	ns
tHALR	Address to Latch Hold Time	10		ns
tVL	Valid Latch Pulse Width	20		ns
tSLR	Latch to Read Set-up	0		ns
tHLR	Latch to Read Hold	5		ns
tPRD	Valid Read to Valid Data Propagation Delay		70	ns
tZRD	Valid Read Negated to Output Tri-state		20	ns
tZINTH	Valid Read Negated to Output Tri-state		50	ns




Figure 30 Microprocessor Interface Read Timing

Notes on Microprocessor Interface Read Timing:


- 1. Output propagation delay time is the time in nanoseconds from the 1.4 Volt point of the reference signal to the 1.4 Volt point of the output.
- 2. Maximum output propagation delays are measured with a 100 pF load on the Microprocessor Interface data bus, (D[7:0]).
- 3. A valid read cycle is defined as a logical OR of the CSB and the RDB signals.
- In non-multiplexed address/data bus architectures, ALE should be held high so parameters tSALR, tHALR, tVL, and tSLR are not applicable.
- 5. Parameter tHAR is not applicable if address latching is used.
- 6. When a set-up time is specified between an input and a clock, the set-up time is the time in nanoseconds from the 1.4 Volt point of the input to the 1.4 Volt point of the clock.
- 7. When a hold time is specified between an input and a clock, the hold time is the time in nanoseconds from the 1.4 Volt point of the input to the 1.4 Volt point of the clock.



Table 46 Microprocessor Interface Write Access

Symbol	Parameter	Min	Max	Units
tSAW	Address to Valid Write Set-up Time	10		ns
tSDW	Data to Valid Write Set-up Time	20		ns
tSALW	Address to Latch Set-up Time	10		ns
tHALW	Address to Latch Hold Time	10	, V	ns
tVL	Valid Latch Pulse Width	5	.2	ns
tSLW	Latch to Write Set-up	0	0	ns
tHLW	Latch to Write Hold	5	V	ns
tHDW	Data to Valid Write Hold Time	5		ns
tHAW	Address to Valid Write Hold Time	5		ns
TVWR	Valid Write Pulse Width	40		ns

Figure 31 Microprocessor Interface Write Timing



Notes on Microprocessor Interface Write Timing:

- 1. A valid write cycle is defined as a logical OR of the CSB and the WRB signals.
- 2. In non-multiplexed address/data bus architectures, ALE should be held high so parameters tSALW, tHALW, tVL, tSLW and tHLW are not applicable.
- 3. Parameter tHAW is not applicable if address latching is used.
- 4. When a set-up time is specified between an input and a clock, the set-up time is the time in nanoseconds from the 1.4 Volt point of the input to the 1.4 Volt point of the clock.



5. When a hold time is specified between an input and a clock, the hold time is the time in nanoseconds from the 1.4 Volt point of the input to the 1.4 Volt point of the clock.



17 OCTLIU LT Timing Characteristics


17.1 RSTB Timing (Figure 32)

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ V}_{DDall33} = 3.3 \text{V } \pm 5\%, \text{V}_{DD1V8} = 1.8 \text{V } \pm 5\%)$

Table 47 RTSB Timing

Symbol	Description	Min	Max	Units
tVRSTB	RSTB Pulse Width	100		ns

Figure 32 RSTB Timing




17.2 XCLK Input Timing (Figure 33)

Table 48 XCLK Input Timing

Symbol	Description	Min	Max	Units
tXCLK	XCLK Frequency (1.544 MHz or 2.048 MHz ± 50ppm)	1.544 -50ppm	2.048 +50ppm	MHz
tLXCLK	XCLK Low Pulse Width (Note 1)	160		ns
tHXCLK	XCLK High Pulse Width (Note 1)	160		ns

Figure 33 XCLK Input Timing






17.3 Transmit Serial Interface (Figure 34)

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, V_{DDal|33} = 3.3V \pm 5\%, V_{DD1V8} = 1.8V \pm 5\%)$

Table 49 Transmit Serial Interface

Symbol	Description	Min	Max	Units
	TCLK[8:1] Frequency (1.544MHz ±200ppm or 2.048MHz ±200 ppm)	1.544 – 200ppm	2.048 +200ppm	MHz
	TCLK[8:1] Jitter	-50	50	ns
	TCLK[8:1] Duty Cycle	35	65	%
tS _{TD}	TDP[n], TDN[n] to TCLK[n] Set-up Time	20		ns
tHTD	TDP[n], TDN[n] to TCLK[n] Hold Time	20		ns

Figure 34 Transmit Serial Interface Timing Diagram



Inputs Sampled on Falling Edge

17.4 Receive Serial Interface (Figure 35)

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ V}_{DDall33} = 3.3 \text{V } \pm 5\%, \text{V}_{DD1V8} = 1.8 \text{V } \pm 5\%)$


Table 50 Receive Serial Interface


Symbol	Description	Min	Max	Units
^{tP} RD	RCLK[n] to RDP[n], RDN/RLCV[n] Propagation Delay	-20	50	ns

Proprietary and Confidential to PMC-Sierra, Inc., and for its customers' internal use. Document No.: PMC-2021612, Issue 5



Figure 35 Receive Serial Interface Timing Diagram







17.5 SBI TR Interface (Figure 36 to Figure 39)

 $(T_A = -40$ °C to +85°C $V_{DDall33} = 3.3V \pm 5\%$, $V_{DD1V8} = 1.8V \pm 5\%$)

Table 51 Clocks and SBI TR Frame Pulse

Symbol	Description	Min	Max	Units
	REFCLK Frequency	19.44 – 50ppm	19.44 +50ppm	MHz
	REFCLK Duty Cycle	40	60	%
tSC1FP	AC1FP, DC1FP Set-Up Time to REFCLK	4		ns
tHC1FP	AC1FP, DC1FP Hold Time to REFCLK	0		ns
tSSYNC	ASYNC, DSYNC Set-Up Time to REFCLK	4		ns
tHSYNC	ASYNC, DSYNC Hold Time to REFCLK	0		ns

Figure 36 SBI TR Frame Pulse Timing




Table 52 SBI TR DROP BUS

Symbol	Description	Min	Max	Units
tSSBITRDROP	All SBI TR DROP BUS Inputs Set-up Time to REFCLK	4		ns
tHSBITRDRO P	All SBI TR DROP BUS Inputs Hold Time to REFCLK	0		ns
tPSBITRDROP	REFCLK to DFULL Valid	5	20	ns
tZSBITRDROP	REFCLK to DFULL Tri-state	5	17	ns

Figure 37 SBI TR DROP BUS Input Timing




Figure 38 SBI TR DROP BUS Output Timing





Table 53 SBI TR ADD BUS

Symbol	Description	Min	Max	Units
tPSBITRADD	REFCLK to All SBI TR ADD BUS Outputs Valid	2	20	ns
tZSBITRADD	REFCLK to All SBI TR ADD BUS Outputs (except ADATA[7:0] Tri-state	2	17	ns
tZSBITRADD	REFCLK to ADATA[7:0] Tristate	2	17.5	ns

Figure 39 SBI TR ADD BUS Timing



17.6 SBI Interface (Figure 40 to Figure 42)

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ V}_{DDall33} = 3.3 \text{V } \pm 5\%, \text{V}_{DD1V8} = 1.8 \text{V } \pm 5\%)$

Table 54 Clocks and SBI Frame Pulse

Symbol	Description	Min	Max	Units
	REFCLK Frequency	19.44 – 50ppm	19.44 +50ppm	MHz
	REFCLK Duty Cycle	40	60	%
TS _{C1FP}	AC1FP, DC1FP Set-Up Time to REFCLK	4		ns
THC1FP	AC1FP, DC1FP Hold Time to REFCLK	0		ns
T _{PC1FPOUT}	REFCLK to C1FPOUT Valid	1	20	ns

Figure 40 SBI Frame Pulse Timing






Table 55 SBI DROP BUS

Symbol	Description	Min	Max	Units
tSSBIDROP	All SBI DROP BUS Inputs Set-Up Time to REFCLK	4		ns
tHSBIDROP	All SBI DROP BUS Inputs Hold Time to REFCLK	0		ns

Figure 41 SBI DROP BUS Timing





Table 56 SBI ADD BUS

Symbol	Description	Min	Max	Units
^t PAACTIVE	REFCLK to AACTIVE Valid	2	15	ns
^t PSBIADD	REFCLK to All SBI ADD BUS Outputs (except AACTIVE) Valid	2	20	ns
^t ZSBIADD	REFCLK to All SBI ADD BUS Outputs (except AACTIVE) Tristate	2	20	ns

Figure 42 SBI ADD BUS Timing






17.7 Serial PROM (SPI) Interface (Figure 43)

 $(T_A = -40$ °C to +85°C $V_{DDall33} = 3.3V \pm 5\%$, $V_{DD1V8} = 1.8V \pm 5\%$)

Table 57 SPI Interface

Symbol	Description	Min	Max	Units
	SRCLK Frequency	XCLK free	quency ÷ 4	
	SRCCLK Frequency	XCLK free	quency ÷ 4	
tSSPI	SPI Input Set-Up Time to SRCLK, SRRCLK	50		ns
tHSPI	SPI Input Set-Up Time to SRCLK, SRRCLK	50		ns
t _{PSPI}	SRCLK, SRRCLK to SPI Output Prop. Time	-50	50	ns

Figure 43 SPI Interface Timing






17.8 Alarm Interface (Figure 44)

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ V}_{DDall33} = 3.3 \text{V} \pm 5\%, \text{V}_{DD1V8} = 1.8 \text{V} \pm 5\%)$

Table 58 Alarm Interface

Symbol	Description	Min	Max	Units
^t PLOS	XCLK to LOS, LOS_L1 Output Prop. Time	-50	50	ns

Figure 44 Alarm Interface Timing



17.9 JTAG Port Interface (Figure 45)


 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ VDDall}33 = 3.3V \pm 5\%, \text{ VDD1V8} = 1.8V \pm 5\%)$

Table 59 JTAG Port Interface

Symbol	Description	Min	Max	Units
	TCK Frequency		1	MHz
	TCK Duty Cycle	40	60	%
tSTMS	TMS Set-up time to TCK	50		ns
tHTMS	TMS Hold time to TCK	50		ns
tSTDI	TDI Set-up time to TCK	50		ns
tHTDI	TDI Hold time to TCK	50		ns
tPTDO	TCK Low to TDO Valid	2	50	ns
t∀TRSTB	TRSTB Pulse Width	100		ns



Figure 45 JTAG Port Interface Timing



Notes on OCTLIU LT Timing:

- 1. High pulse width is measured from the 1.4 Volt points of the rise and fall ramps. Low pulse width is measured from the 1.4 Volt points of the fall and rise ramps.
- 2. When a set-up time is specified between an input and a clock, the set-up time is the time in nanoseconds from the 1.4 Volt point of the input to the 1.4 Volt point of the clock.
- 3. When a hold time is specified between an input and a clock, the hold time is the time in nanoseconds from the 1.4 Volt point of the clock to the 1.4 Volt point of the input.
- 4. Output propagation delay time is the time in nanoseconds from the 1.4 Volt point of the reference signal to the 1.4 Volt point of the output.



5. Maximum output propagation delays are measured with a 100 pF load on the SBI TR/SBI Bus outputs (except AACTIVE) and a 50 pF load on all other outputs. Minimum output propagation delays are measured with a 10 pF load on the outputs.



18 Ordering and Thermal Information

Table 60 Ordering Information

Part No.	Description	0.00
PM4323-BI	288-pin Pin Tape Super Ball Grid Array (TSBGA)	N.V
Pm4323-BGI	288-pin TSBGA, 23 x 23 x 1.60 mm, 1.00 mm BP (ROHS Compliant)	

Important: The Thermal calculation is done with the highest net power shown in D.C. Characteristics which is realized when transmitting T1 550-660 ft all 1's. Some applications may require a heatsink.

Table 61 Central Office Thermal Information

Maximum long-term operating junction temperature (T _J) to ensure adequate long-term life	105 °C
Maximum junction temperature (T _J) for short-term excursions with guaranteed continued functional performance. This condition will typically be reached when local ambient reaches 70 °C.	125 °C
Minimum ambient temperature (T _A)	-5 °C

Table 62 Thermal Resistance vs. Air Flow

Airflow	Natural Convection	200 LFM	400 LFM
θ _{JA} (°C/W)	12.38	9.5	8.3




Table 63 Device Compact Model

Junction-to-Top Thermal Resistance, θ_{JT} 0	0.77 °C/W
Junction-to-Board Thermal Resistance, θ_{JB} 4	4.5 °C/W

Notes

- Short-term is used as defined in Telcordia Technologies Generic Requirements GR-63-Core; for more
 information about this standard.
- θ_{JA} is the total junction to ambient thermal resistance as measured according to JEDEC Standard JESD51 (2S2P); for more information about this standard.
- 3. θ_{JB} , the junction-to-board thermal resistance, is obtained by simulating conditions described in JEDEC Standard JESD 51-8 (for more information about this standard. and θ_{JT} , the junction-to-top thermal resistance, is obtained by simulating conditions described in SEMI Standard G30-88 (for more information about this standard.
- 4. Power depends upon the operating mode. To obtain power information, refer to "thermal power" values in D.C. Characteristics.



Table 64 Outside Plant Thermal Information

Maximum long-term operating junction temperature (T _J) to ensure adequate long-term life	105 °C
Maximum junction temperature (T _J) for short-term excursions with guaranteed continued functional performance. This condition will typically be reached when local ambient reaches 85 °C.	125 °C
Minimum ambient temperature (T _A)	-40 °C

Table 65 Thermal Resistance vs. Air Flow

Airflow	Natural Convection	200 LFM	400 LFM				
θ _{JA} (°C/W)	12.38	9.5	8.3				




Table 66 Device Compact Model


Junction-to-Top Thermal Resistance, θ_{JT}	0.77 °C/W
Junction-to-Board Thermal Resistance, θ_{JB}	4.5 °C/W

Notes

- Short-term is used as defined in Telcordia Technologies Generic Requirements GR-63-Core; for more information about this standard.
- θ_{JA}, the total junction to ambient thermal resistance, is measured according to JEDEC Standard JESD51 (2S2P); for more information about this standard.
- 3. θ_{JB} , the junction-to-board thermal resistance, is obtained by simulating conditions described in JEDEC Standard JESD 51-8 and θ_{JT} , the junction-to-top thermal resistance, is obtained by simulating conditions described in SEMI Standard G30-88.
- 4. Power depends upon the operating mode. To obtain power information, refer to the "thermal power" values in D.C. Characteristics.



19 Mechanical Information



NOTES: 1) ALL DIMENSIONS IN MILLIMETER.

- 2) DIMENSION aaa DENOTES PACKAGE BODY PROFILE.
- 3) DIMENSION bbb DENOTES PARALLEL.
- 4) DIMENSION CCC DENOTES FLATNESS.
- 5) DIMENSION ddd DENOTES COPLANARITY.
- 6) DIAMETER OF SOLDER MASK OPENING IS 0.550 MM (SMD).
- 7) PACKAGE COMPLIANT TO JEDEC REGISTERED OUTLINE MO-192, VARIATION AAJ-1.

PACKAGE TYPE: 288 TAPE SUPER BALL GRID ARRAY - TSBGA																		
BODY SIZE: 23 x 23 x 1.60 MM																		
Dim.	Α	A 1	A2	D	D1	E	E1	M,N	b	е	d	aaa	bbb	CCC	ddd	eee	fff	S
Min.	1.20	0.40	0.80	- 6		-	-	-	0.50	-	0.50	-	-	-	-		-	-
Nom.	-	0.50	0.91	23.00 BSC	21.00 BSC	23.00 BSC	21.00 BSC	22x22	0.63	1.00 BSC	-	-	-	-	-	-	-	-
Max.	1.60	0.60	1.00	9-	-	-	-	-	0.70	-	-	0.20	0.25	0.20	0.20	0.30	0.10	0.50



Notes

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Telecom Interface ICs category:

Click to view products by Microchip manufacturer:

Other Similar products are found below:

MT8888CP1 MT88E45BS1 MT9174AN1 MT8870DNR1 MT88E39ASR1 MT9074AL1 MT9122AP1 PEB4266TV12 S LL62

DS3150TNC1+ DS26334GN+ MT88E46AS1 MT8963AE1 DS26324GNA3+ PM4351-RI PEF41068FV11 S LL8T PEF41068VV12 S LL8U

LE58QL022BVC LE58QL022BVCT LE88286DLC LE88276DLCT LE79252BTC RTL8019AS W7100A-S2E-100LQFP M100EVO-LITE

HE910NAR206T701 XRT86VL38IB CMX631AD4 XD8870 82P2284BBG 82V2084PFG CPC5620A CPC5620ATR CPC5621A

CPC5621ATR CPC5622A CPC5622ATR DS21455+ DS21348G+ DS2148TN+ DS34S102GN+ DS34T101GN+ CMX673E3

LE88506DVC MT88E39AS1 LE89810BSCT LE89810BSC CMX673D4 CMX683D4 CMX602BD4 MT8967AS1