PMC-Sierra, Inc.

Frame Engine and Datalink Manager

FEATURES

- High density HDLC controller ideal for Internet access, Frame Relay, and DSLAM equipment supporting rates ranging from 56 Kbit/s to 52 Mbit/s.
- Supports eight full-duplex and independently-timed links.
- Supports 128 full-duplex HDLC or transparent channels.
- Supports a TimePipe[™] architecture that enables any physical link to be flexibly mapped to one or more HDLC channels.
- Provides 8 KB partial packet FIFO in each transmit and receive direction to compensate for PCI bus latency during data transfers. The 8 KB partial packet FIFO is arranged as 512 blocks of 16byte buffers.
- The TimePipe architecture supports programmable assignment of partial packet buffers to HDLC channels.
- Two physical links can support up to 52 Mbit/s; the remaining six physical links can individually support up to 10 Mbit/s.

- Supports a mix of channelized and unchannelized links.
- The maximum aggregate clock rate is 64 MHz. When the device is interfaced to two T3 or HSSI links, the maximum aggregate clock rate is 104 MHz.
- For channelized operation, the channel assignment supports up to 24 timeslots for a T1 link and 31 timeslots for an E1 link. Timeslots assigned to a common HDLC channel can be noncontiguous.
- Performs flag delineation, bit destuffing, CRC verification using either CRC-32 or CRC-CCITT algorithm, and length checking on receive HDLC channels.
- Performs flag insertion, bit stuffing, and FCS calculation using either CRC-32 or CRC-CCITT algorithm and length checking on transmit HDLC channels.
- On the system side, provides a 33 MHz, 32-bit PCI 2.1-compliant bus interface.
- Implements efficient transmit and receive DMA controllers to support burst data transfers between partial packet FIFO and packet memory.

- Supports scatter-gather capabilities whereby a packet can span multiple buffers.
- Supports line-side loopback on a perlink basis and system-side loopback on a per-HDLC channel basis.
- Pin-compatible and softwarecompatible with the PM7364 FREEDM-32[™].
- Provides a standard 5-signal P1149.1 JTAG test port for boundary scan test board purposes.
- Implemented in low power 3.3 V CMOS technology with 5 V-tolerant inputs.
- Packaged in a 256-pin Ball Grid Array (BGA) package.

APPLICATIONS

- Ideal for applications requiring HDLC, PPP, and transparent protocol processing for physical links, such as T1, E1, T3, E3, xDSL, and HSSI.
- Frame-Based Interfaces for Internet Access and DSLAM equipment.
- FUNI or Frame Relay service interworking interfaces for ATM switches and multiplexers.



BLOCK DIAGRAM

PM7366 FREEDM-8

Frame Engine and Datalink Manager

TYPICAL APPLICATIONS

HIGH DENSITY CHANNELIZED AND UNCHANNELIZED T1/E1 INTERFACES



DS3/E3/J2 UPLINK INTERFACES



Head Office: PMC-Sierra, Inc. 8555 Baxter Place Burnaby, B.C. V5A 4V7 Canada Tel: 604.415.6000 Fax: 604.415.6200 To order documentation, send email to: document@pmc-sierra.com or contact the head office, Attn: Document Coordinator All product documentation is available on our web site at: http://www.pmc-sierra.com For corporate information, send email to: info@pmc-sierra.com PMC-1970532 (R4) © 2001 PMC-Sierra, Inc. August 2001 FREEDM-8, FREEDM-32, S/UNI-QJET, and TimePipe are trademarks of PMC-Sierra, Inc.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Telecom Interface ICs category:

Click to view products by Microchip manufacturer:

Other Similar products are found below :

MT8888CP1 MT88E45BS1 MT9174AN1 MT88E39ASR1 MT9074AL1 MT9122AP1 PEB4266TV12 S LL62 DS3150TNC1+ DS26334GN+ MT88E46AS1 MT8963AE1 DS26324GNA3+ PM4351-RI PEF41068FV11 S LL8T PEF41068VV12 S LL8U LE58QL022BVC LE58QL022BVCT LE88286DLC LE88276DLCT LE79252BTC RTL8019AS W7100A-S2E-100LQFP M100EVO-LITE HE910NAR206T701 XRT86VL38IB CMX631AD4 XD8870 82V2084PFG CPC5620A CPC5620ATR CPC5621A CPC5621ATR CPC5622A CPC5622ATR DS21455+ DS21348G+ DS2148TN+ CMX673E3 LE88506DVC MT88E39AS1 LE89810BSCT LE89810BSC CMX673D4 CMX683D4 CMX602BD4 MT8967AS1 HC55185AIMZ MT8952BP1 DS3150QN+ DS2149Q+