

### 64 Mbit (x16) Multi-Purpose Flash Plus SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

The SST39VF6401B / SST39VF6402B devices are 4M x16. CMOS Multi-Purpose Flash Plus (MPF+) manufactured with proprietary, high performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF6401B / SST39VF6402B write (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pinouts for x16 memories and are command set compatible with other Flash devices. enabling customers to save time and resources in implementation.

#### **Features**

- Organized as 4M x16
- Single Voltage Read and Write Operations
  - -2.7-3.6V
- Superior Reliability
  - Endurance: 100,000 Cycles (Typical)
  - Greater than 100 years Data Retention
- Low Power Consumption (typical values at 5 MHz)
  - Active Current: 9 mA (typical)
  - Standby Current: 3 μÀ (typical)
  - Auto Low Power Mode: 3 µA (typical)
- Hardware Block-Protection/WP# Input Pin
  - Top Block-Protection (top 32 KWord) for SST39VF6402B
  - Bottom Block-Protection (bottom 32 KWord) for SST39VF6401B
- Sector-Erase Capability
  - Uniform 2 KWord sectors
- Block-Erase Capability
  - Uniform 32 KWord blocks
- Chip-Erase Capability
- Erase-Suspend/Erase-Resume Capabilities
- Hardware Reset Pin (RST#)
- Security-ID Feature
  - Microchip: 128 bits; User: 128 bits

- Fast Read Access Time:
  - 70 ns
- Latched Address and Data
- Fast Erase and Word-Program:
  - Sector-Erase Time: 18 ms (typical)Block-Erase Time: 18 ms (typical)

  - Chip-Erase Time: 40 ms (typical) Word-Program Time: 7 µs (typical)
- Automatic Write Timing
  - Internal V<sub>PP</sub> Generation
- End-of-Write Detection
  - Toggle Bits
  - Data# Polling
- CMOS I/O Compatibility
- JEDEC Standard
  - Flash EEPROM Pin Assignments
  - Software command sequence compatibility

  - Address format is 11 bits, A<sub>10</sub>-A<sub>0</sub>
     Block-Erase 6th Bus Write Cycle is 30H
  - Sector-Erase 6th Bus Write Cycle is 50H
- Packages Available
  - 48-lead TSOP (12mm x 20mm)48-ball TFBGA (8mm x 10mm)
- All devices are RoHS compliant



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

### **Product Description**

The SST39VF640xB devices are 4M x16 CMOS Multi-Purpose Flash Plus (MPF+) manufactured with proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST39VF640xB write (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pin assignments for x16 memories.

Featuring high performance Word-Program, the SST39VF640xB devices provide a typical Word-Program time of 7 µsec. These devices use Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent write, they have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with a guaranteed typical endurance of 100,000 cycles. Data retention is rated at greater than 100 years.

The SST39VF640xB devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, they significantly improve performance and reliability, while lowering power consumption. They inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high-density, surface mount requirements, the SST39VF640xB devices are offered in 48-lead TSOP and 48-ball TFBGA packages. See Figures 22 and 3 for pin assignments.



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

### **Block Diagram**




Figure 1: Block Diagram



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

### **Pin Assignments**




Figure 2: Pin Assignments for 48-lead TSOP




Figure 3: Pin assignments for 48-ball TFBGA



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

Table 1: Pin Description

Symbol	Pin Name	Functions
A <sub>MS</sub> <sup>1</sup> -A <sub>0</sub>	Address Inputs	To provide memory addresses. During Sector-Erase $A_{MS}$ - $A_{11}$ address lines will select the sector. During Block-Erase $A_{MS}$ - $A_{15}$ address lines will select the block.
DQ <sub>15</sub> -DQ <sub>0</sub>	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle.  The outputs are in tri-state when OE# or CE# is high.
WP#	Write Protect	To protect the top/bottom boot block from Erase/Program operation when grounded.
RST#	Reset	To reset and return the device to Read mode.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
$V_{DD}$	Power Supply	To provide power supply voltage: 2.7-3.6V
V <sub>SS</sub>	Ground	
NC	No Connection	Unconnected pins.

T1.0 25008

1.  $A_{MS}$  = Most significant address  $A_{MS}$  =  $A_{21}$  for SST39VF640xB



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

### **Device Operation**

Commands are used to initiate the memory operation functions of the device. Commands are written to the device using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

The SST39VF640xB also have the **Auto Low Power** mode which puts the device in a near standby mode after data has been accessed with a valid Read operation. This reduces the  $I_{DD}$  active read current from typically 9 mA to typically 3  $\mu$ A. The Auto Low Power mode reduces the typical  $I_{DD}$  active read current to the range of 2 mA/MHz of Read cycle time. The device exits the Auto Low Power mode with any address transition or control signal transition used to initiate another Read cycle, with no access time penalty. Note that the device does not enter Auto Low Power mode after power-up with CE# held steadily low, until the first address transition or CE# is driven high.

#### Read

The Read operation of the SST39VF640xB is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 4).

#### **Word-Program Operation**

The SST39VF640xB are programmed on a word-by-word basis. Before programming, the sector where the word exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed within 10  $\mu$ s. See Figures 5 and 6 for WE# and CE# controlled Program operation timing diagrams and Figure 20 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation are ignored. During the command sequence, WP# should be statically held high or low.

### Sector/Block-Erase Operation

The Sector- (or Block-) Erase operation allows the system to erase the device on a sector-by-sector (or block-by-block) basis. The SST39VF640xB offer both Sector-Erase and Block-Erase mode. The sector architecture is based on uniform sector size of 2 KWord. The Block-Erase mode is based on uniform block size of 32 KWord. The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (50H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (30H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (50H or 30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 10 and 11



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

for timing waveforms and Figure 24 for the flowchart. Any commands issued during the Sector- or Block-Erase operation are ignored. When WP# is low, any attempt to Sector- (Block-) Erase the protected block will be ignored. During the command sequence, WP# should be statically held high or low.

#### **Erase-Suspend/Erase-Resume Commands**

The Erase-Suspend operation temporarily suspends a Sector- or Block-Erase operation thus allowing data to be read from any memory location, or program data into any sector/block that is not suspended for an Erase operation. The operation is executed by issuing one byte command sequence with Erase-Suspend command (B0H). The device automatically enters read mode typically within 20  $\mu$ s after the Erase-Suspend command had been issued. Valid data can be read from any sector or block that is not suspended from an Erase operation. Reading at address location within erase-suspended sectors/blocks will output DQ<sub>2</sub> toggling and DQ<sub>6</sub> at "1". While in Erase-Suspend mode, a Word-Program operation is allowed except for the sector or block selected for Erase-Suspend.

To resume Sector-Erase or Block-Erase operation which has been suspended the system must issue Erase Resume command. The operation is executed by issuing one byte command sequence with Erase Resume command (30H) at any address in the last Byte sequence.

#### **Chip-Erase Operation**

The SST39VF640xB provide a Chip-Erase operation, which allows the user to erase the entire memory array to the "1" state. This is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte command sequence with Chip-Erase command (10H) at address 555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 6 for the command sequence, Figure 10 for timing diagram, and Figure 24 for the flowchart. Any commands issued during the Chip-Erase operation are ignored. When WP# is low, any attempt to Chip-Erase will be ignored. During the command sequence, WP# should be statically held high or low.

### **Write Operation Status Detection**

The SST39VF640xB provide two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system write cycle time. The software detection includes two status bits: Data# Polling (DQ<sub>7</sub>) and Toggle Bit (DQ<sub>6</sub>). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either  $DQ_7$  or  $DQ_6$ . In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

#### Data# Polling (DQ<sub>7</sub>)

When the SST39VF640xB are in the internal Program operation, any attempt to read  $DQ_7$  will produce the complement of the true data. Once the Program operation is completed,  $DQ_7$  will produce true data. Note that even though  $DQ_7$  may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1  $\mu$ s. During internal Erase operation, any attempt to read  $DQ_7$  will produce a '0'. Once the internal Erase operation is completed,  $DQ_7$  will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 7 for Data# Polling timing diagram and Figure 21 for a flowchart.

#### Toggle Bits (DQ6 and DQ2)

During the internal Program or Erase operation, any consecutive attempts to read  $DQ_6$  will produce alternating "1"s and "0"s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the  $DQ_6$  bit will stop toggling. The device is then ready for the next operation. For Sector-, Block-, or Chip-Erase, the toggle bit  $(DQ_6)$  is valid after the rising edge of sixth WE# (or CE#) pulse.  $DQ_6$  will be set to "1" if a Read operation is attempted on an Erase-Suspended Sector/Block. If Program operation is initiated in a sector/block not selected in Erase-Suspend mode,  $DQ_6$  will toggle.

An additional Toggle Bit is available on  $DQ_2$ , which can be used in conjunction with  $DQ_6$  to check whether a particular sector is being actively erased or erase-suspended. Table 2 shows detailed status bits information. The Toggle Bit ( $DQ_2$ ) is valid after the rising edge of the last WE# (or CE#) pulse of Write operation. See Figure 8 for Toggle Bit timing diagram and Figure 21 for a flowchart.

Table 2: Write Operation Status

Status		DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>2</sub>
Normal Operation	Standard Program	DQ <sub>7</sub> #	Toggle	No Toggle
	Standard Erase	0	Toggle	Toggle
Erase-Suspend	Read from Erase-Suspended Sector/Block	1	1	Toggle
Mode	Read from Non- Erase-Suspended Sector/Block	Data	Data	Data
	Program	DQ <sub>7</sub> #	Toggle	N/A

**Note:** DQ<sub>7</sub> and DQ<sub>2</sub> require a valid address when reading status information.

T2.0 25008



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

#### **Data Protection**

The SST39VF640xB provide both hardware and software features to protect nonvolatile data from inadvertent writes.

#### **Hardware Data Protection**

**Noise/Glitch Protection:** A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

**V<sub>DD</sub> Power Up/Down Detection:** The Write operation is inhibited when V<sub>DD</sub> is less than 1.5V.

**Write Inhibit Mode:** Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

#### **Hardware Block Protection**

The SST39VF6402B supports top hardware block protection, which protects the top 32 KWord block of the device. The SST39VF6401B supports bottom hardware block protection, which protects the bottom 32 KWord block of the device. The Boot Block address ranges are described in Table 3. Program and Erase operations are prevented on the 32 KWord when WP# is low. If WP# is left floating, it is internally held high via a pull-up resistor, and the Boot Block is unprotected, enabling Program and Erase operations on that block.

**Table 3:** Boot Block Address Ranges

Product	Address Range		
Bottom Boot Block			
SST39VF6401B	000000H-007FFFH		
Top Boot Block			
SST39VF6402B	3F8000H-3FFFFFH		

T3.0 25008



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

#### Hardware Reset (RST#)

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least  $T_{RP}$ , any in-progress operation will terminate and return to Read mode. When no internal Program/Erase operation is in progress, a minimum period of  $T_{RHR}$  is required after RST# is driven high before a valid Read can take place (see Figure 16).

The Erase or Program operation that has been interrupted needs to be reinitiated after the device resumes normal operation mode to ensure data integrity.

#### **Software Data Protection (SDP)**

The SST39VF640xB provide the JEDEC approved Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte sequence. These devices are shipped with the Software Data Protection permanently enabled. See Table 6 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to read mode within  $T_{RC}$ . The contents of  $DQ_{15}$ - $DQ_{8}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, during any SDP command sequence.

#### Common Flash Memory Interface (CFI)

The SST39VF640xB also contain the CFI information to describe the characteristics of the device. In order to enter the CFI Query mode, the system must write three-byte sequence, same as product ID entry command with 98H (CFI Query command) to address 555H in the last byte sequence. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 7 through 9. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

#### **Product Identification**

The Product Identification mode identifies the devices as the SST39VF6401B and SST39VF6402B, and the manufacturer as SST. This mode may be accessed through software operations. Users may use the Software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 6 for software operation, Figure 12 for the Software ID Entry and Read timing diagram and Figure 22 for the Software ID Entry command sequence flowchart.

Table 4: Product Identification

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST39VF6401B	0001H	236DH
SST39VF6402B	0001H	236CH

T4.0 25008

#### Product Identification Mode Exit/CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read mode. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/CFI Exit command is ignored during an internal Program or Erase operation. See Table 6 for software command codes, Figure 14 for timing waveform, and Figures 22 and 23 for flowcharts.



### 64 Mbit Multi-Purpose Flash Plus SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

#### **Security ID**

The SST39VF640xB devices offer a 256-bit Security ID space. The Secure ID space is divided into two 128-bit segments - one factory programmed segment and one user programmed segment. The first segment is programmed and locked at Microchip with a random 128-bit number. The user segment is left unprogrammed for the customer to program as desired.

To program the user segment of the Security ID, the user must use the Security ID Word-Program command. To detect end-of-write for the SEC ID, read the toggle bits. Do not use Data# Polling. Once this is complete, the Sec ID should be locked using the User Sec ID Program Lock-Out. This disables any future corruption of this space. Note that regardless of whether or not the Sec ID is locked, neither Sec ID segment can be erased.

The Secure ID space can be queried by executing a three-byte command sequence with Enter Sec ID command (88H) at address 555H in the last byte sequence. To exit this mode, the Exit Sec ID command should be executed. Refer to Table 6 for more details.



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

### **Operations**

Table 5: Operation Modes Selection

Mode	CE#	OE#	WE#	DQ	Address
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	A <sub>IN</sub>
Program	VIL	V <sub>IH</sub>	V <sub>IL</sub>	D <sub>IN</sub>	A <sub>IN</sub>
Erase	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	X <sup>1</sup>	Sector or block address, XXH for Chip-Erase
Standby	V <sub>IH</sub>	Х	Х	High Z	X
Write Inhibit	Х	V <sub>IL</sub>	Х	High Z/ D <sub>OUT</sub>	X
	Х	Х	V <sub>IH</sub>	High Z/ D <sub>OUT</sub>	X
Product Identification					
Software Mode	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>		See Table 6

T5.0 25008

**Table 6:** Software Command Sequence

Command Sequence	1st E Write (		2nd Write		3rd   Write			Bus Cycle	5th I Write		6th Write	
	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>								
Word-Program	555H	AAH	2AAH	55H	555H	A0H	WA <sup>3</sup>	Data				
Sector-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA <sub>X</sub> <sup>4</sup>	50H
Block-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	BA <sub>X</sub> <sup>4</sup>	30H
Chip-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Erase-Suspend	XXXXH	ВОН										
Erase-Resume	XXXXH	30H										
Query Sec ID <sup>5</sup>	555H	AAH	2AAH	55H	555H	88H						
User Security ID Word-Program	555H	AAH	2AAH	55H	555H	A5H	WA <sup>6</sup>	Data				
User Security ID Program Lock-Out	555H	AAH	2AAH	55H	555H	85H	XXH <sup>6</sup>	0000H				
Software ID Entry <sup>7,8</sup>	555H	AAH	2AAH	55H	555H	90H						
CFI Query Entry	555H	AAH	2AAH	55H	555H	98H						
Software ID Exit <sup>9,10</sup> /CFI Exit/Sec ID Exit	555H	AAH	2AAH	55H	555H	F0H						
Software ID Exit <sup>9,10</sup> /CFI Exit/Sec ID Exit	XXH	F0H										

T6.0 25008

1. Address format A<sub>10</sub>-A<sub>0</sub> (Hex).

 $\label{eq:Addresses} A_{11}\text{-}A_{21} \ can \ be \ V_{IL} \ or \ V_{IH}, \ but \ no \ other \ value, for \ Command \ sequence \ for \ SST39VF640xB.$ 

- 2.  $DQ_{15}$ - $DQ_{8}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for Command sequence
- 3. WA = Program Word address
- SA<sub>X</sub> for Sector-Erase; uses A<sub>MS</sub>-A<sub>11</sub> address lines BA<sub>X</sub>, for Block-Erase; uses A<sub>MS</sub>-A<sub>15</sub> address lines A<sub>MS</sub> = Most significant address

 $A_{MS} = A_{21}$  for SST39VF640xB

5. With  $A_{MS}$ - $A_4$  = 0; Sec ID is read with  $A_3$ - $A_0$ ,

SST ID is read with  $A_3 = 0$  (Address range = 000000H to 000007H), User ID is read with  $A_3 = 1$  (Address range = 000010H to 000017H).

Lock Status is read with  $A_7$ - $A_0$  = 0000FFH. Unlocked:  $DQ_3$  = 1 / Locked:  $DQ_3$  = 0.

6. Valid Word-Addresses for Sec ID are from 000000H-000007H and 000010H-000017H.

<sup>1.</sup> X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

- 7. The device does not remain in Software Product ID Mode if powered down.
- 8. With A<sub>MS</sub>-A<sub>1</sub> =0; Manufacturer ID = 00BFH, is read with A<sub>0</sub> = 0, SST39VF6401B Device ID = 236DH, is read with A<sub>0</sub> = 1, SST39VF6402B Device ID = 236CH, is read with A<sub>0</sub> = 1.

 $A_{MS}$  = Most significant address  $A_{MS}$  =  $A_{21}$  for SST39VF640xB

- 9. Both Software ID Exit operations are equivalent
- 10. If users never lock after programming, Sec ID can be programmed over the previously unprogrammed bits (data=1) using the Sec ID mode again (the programmed "0" bits cannot be reversed to "1"). Valid Word-Addresses for Sec ID are from 000000H-000007H and 000010H-000017H.

Table 7: CFI Query Identification String<sup>1</sup> for SST39VF640xB

Address	Data	Data
10H	0051H	Query Unique ASCII string "QRY"
11H	0052H	
12H	0059H	
13H	0002H	Primary OEM command set
14H	0000H	
15H	0000H	Address for Primary Extended Table
16H	0000H	
17H	0000H	Alternate OEM command set (00H = none exists)
18H	0000H	
19H	0000H	Address for Alternate OEM extended Table (00H = none exits)
1AH	0000H	

T7.0 25008

**Table 8:** System Interface Information for SST39VF640xB

Address	Data	Data
1BH	0027H	V <sub>DD</sub> Min (Program/Erase)
		DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts
1CH	0036H	V <sub>DD</sub> Max (Program/Erase)
		DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts
1DH	0000H	$V_{PP}$ min. (00H = no $V_{PP}$ pin)
1EH	0000H	$V_{PP}$ max. (00H = no $V_{PP}$ pin)
1FH	0003H	Typical time out for Word-Program 2 <sup>N</sup> μs (2 <sup>3</sup> = 8 μs)
20H	0000H	Typical time out for min. size buffer program 2 <sup>N</sup> μs (00H = not supported)
21H	0004H	Typical time out for individual Sector/Block-Erase 2 <sup>N</sup> ms (2 <sup>4</sup> = 16 ms)
22H	0005H	Typical time out for Chip-Erase 2 <sup>N</sup> ms (2 <sup>5</sup> = 32 ms)
23H	0001H	Maximum time out for Word-Program $2^N$ times typical ( $2^1 \times 2^3 = 16 \mu s$ )
24H	0000H	Maximum time out for buffer program 2 <sup>N</sup> times typical
25H	0001H	Maximum time out for individual Sector/Block-Erase 2 <sup>N</sup> times typical (2 <sup>1</sup> x 2 <sup>4</sup> = 32 ms)
26H	0001H	Maximum time out for Chip-Erase 2 <sup>N</sup> times typical (2 <sup>1</sup> x 2 <sup>5</sup> = 64 ms)

T8.0 25008

<sup>1.</sup> Refer to CFI publication 100 for more details.



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

Table 9: Device Geometry Information for SST39VF640xB

Address	Data	Data
27H	0017H	Device size = 2 <sup>N</sup> Bytes (17H = 23; 2 <sup>23</sup> = 8 MByte)
28H	0001H	Flash Device Interface description; 0001H = x16-only asynchronous interface
29H	0000H	
2AH	0000H	Maximum number of bytes in multi-byte write = 2 <sup>N</sup> (00H = not supported)
2BH	0000H	
2CH	0002H	Number of Erase Sector/Block sizes supported by device
2DH	00FFH	Sector Information (y + 1 = Number of sectors; z x 256B = sector size)
2EH	0007H	y = 2047 + 1 = 2048 sectors (07FFH = 2047)
2FH	0010H	
30H	0000H	z = 16 x 256 Bytes = 4 KBytes/sector (0010H = 16)
31H	007FH	Block Information (y + 1 = Number of blocks; z x 256B = block size)
32H	0000H	y =127 + 1 = 128 blocks (007FH = 127)
33H	0000H	
34H	0001H	z = 256 x 256 Bytes = 64 KBytes/block (0100H = 256)

T9.0 25008



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to $V_{DD}$ +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to $V_{DD}$ +2.0V
Voltage on A <sub>9</sub> Pin to Ground Potential	0.5V to 13.2V
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)	1.0W
Surface Mount Solder Reflow Temperature <sup>1</sup>	260°C for 10 seconds
Output Short Circuit Current <sup>2</sup>	50 mA

- 1. Excluding certain with-Pb 32-PLCC units, all packages are 260°C capable in both non-Pb and with-Pb solder versions. Certain with-Pb 32-PLCC package types are capable of 240°C for 10 seconds; please consult the factory for the latest information.
- 2. Outputs shorted for no more than one second. No more than one output shorted at a time.

#### Table 10: Operating Range

Range	Ambient Temp	V <sub>DD</sub>
Commercial	0°C to +70°C	2.7-3.6V
Industrial	-40°C to +85°C	2.7-3.6V

T10.1 25008

#### Table 11: AC Conditions of Test<sup>1</sup>

Input Rise/Fall Time	Output Load
5ns	C <sub>L</sub> = 30 pF

1. See Figures 18 and 19



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

**Table 12:** DC Operating Characteristics  $V_{DD} = 2.7-3.6V^{1}$ 

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	Power Supply Current				Address input=V <sub>ILT</sub> /V <sub>IHT</sub> <sup>2</sup> , at f=5
					MHz, V <sub>DD</sub> =V <sub>DD</sub> Max
	Read <sup>3</sup>		18	mA	CE#=V <sub>IL</sub> , OE#=WE#=V <sub>IH</sub> , all I/Os open
	Program and Erase		35	mA	CE#=WE#=V <sub>IL</sub> , OE#=V <sub>IH</sub>
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		20	μA	CE#=V <sub>IHC</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
I <sub>ALP</sub>	Auto Low Power		20	μA	CE#=V <sub>ILC</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
					All inputs=V <sub>SS</sub> or V <sub>DD</sub> , WE#=V <sub>IHC</sub>
ILI	Input Leakage Current		1	μA	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
I <sub>LIW</sub>	Input Leakage Current		10	μA	WP#=GND to V <sub>DD</sub> or RST#=GND to
	on WP# pin and RST#				$V_{DD}$
I <sub>LO</sub>	Output Leakage Current		10	μA	$V_{OUT}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
V <sub>IL</sub>	Input Low Voltage		0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{ILC}$	Input Low Voltage (CMOS)		0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>IH</sub>	Input High Voltage	0.7V <sub>DD</sub>		V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>IHC</sub>	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>OL</sub>	Output Low Voltage		0.2	V	I <sub>OL</sub> =100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min
V <sub>OH</sub>	Output High Voltage	V <sub>DD</sub> -0.2		V	I <sub>OH</sub> =-100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min

T12.0 25008

- 2. See Figure 18
- 3. The  $I_{DD}$  current listed is typically less than 2mA/MHz, with OE# at  $V_{IH}$ . Typical  $V_{DD}$  is 3V.

#### Table 13: Recommended System Power-up Timings

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>1</sup>	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>1</sup>	Power-up to Program/Erase Operation	100	μs

T13.0 25008

Table 14: Capacitance (T<sub>A</sub> = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	V <sub>I/O</sub> = 0V	12 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	V <sub>IN</sub> = 0V	6 pF

T14.0 25008

#### **Table 15:** Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1,2</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
I <sub>LTH</sub> <sup>1</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

T15.0 25008

<sup>1.</sup> Typical conditions for the Active Current shown on the front page of the data sheet are average values at  $25^{\circ}$ C (room temperature), and  $V_{DD} = 3V$ . Not 100% tested.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>2.</sup> N<sub>END</sub> endurance rating is qualified as a 10,000 cycle minimum for the whole device. A sector- or block-level rating would result in a higher minimum specification.



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

### **AC Characteristics**

**Table 16:** Read Cycle Timing Parameters V<sub>DD</sub> = 2.7-3.6V

		SST39VF	SST39VF640xB-70		
Symbol	Parameter	Min	Max	Units	
T <sub>RC</sub>	Read Cycle Time	70		ns	
T <sub>CE</sub>	Chip Enable Access Time		70	ns	
T <sub>AA</sub>	Address Access Time		70	ns	
T <sub>OE</sub>	Output Enable Access Time		35	ns	
T <sub>CLZ</sub> <sup>1</sup>	CE# Low to Active Output	0		ns	
T <sub>OLZ</sub> <sup>1</sup>	OE# Low to Active Output	0		ns	
T <sub>CHZ</sub> <sup>1</sup>	CE# High to High-Z Output		20	ns	
T <sub>OHZ</sub> <sup>1</sup>	OE# High to High-Z Output		20	ns	
T <sub>OH</sub> <sup>1</sup>	Output Hold from Address Change	0		ns	
T <sub>RP</sub> <sup>1</sup>	RST# Pulse Width	500		ns	
T <sub>RHR</sub> <sup>1</sup>	RST# High before Read	50		ns	
T <sub>RY</sub> <sup>1,2</sup>	RST# Pin Low to Read Mode		20	μs	

T16.0 25008

**Table 17:** Program/Erase Cycle Timing Parameters

Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Word-Program Time		10	μs
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	30		ns
T <sub>CS</sub>	WE# and CE# Setup Time	0		ns
T <sub>CH</sub>	WE# and CE# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
T <sub>CP</sub>	CE# Pulse Width	40		ns
T <sub>WP</sub>	WE# Pulse Width	40		ns
T <sub>WPH</sub> <sup>1</sup>	WE# Pulse Width High	30		ns
T <sub>CPH</sub> <sup>1</sup>	CE# Pulse Width High	30		ns
T <sub>DS</sub>	Data Setup Time	30		ns
T <sub>DH</sub> <sup>1</sup>	Data Hold Time	0		ns
T <sub>IDA</sub> <sup>1</sup>	Software ID Access and Exit Time		150	ns
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>BE</sub>	Block-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		50	ms

T17.0 25008

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

This parameter applies to Sector-Erase, Block-Erase, and Program operations. This parameter does not apply to Chip-Erase operations.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

SST39VF6401B / SST39VF6402B




Figure 4: Read Cycle Timing Diagram




Figure 5: WE# Controlled Program Cycle Timing Diagram

SST39VF6401B / SST39VF6402B




Figure 6: CE# Controlled Program Cycle Timing Diagram




Figure 7: Data# Polling Timing Diagram



SST39VF6401B / SST39VF6402B




Figure 8: Toggle Bits Timing Diagram




Figure 9: WE# Controlled Chip-Erase Timing Diagram



SST39VF6401B / SST39VF6402B




Figure 10:WE# Controlled Block-Erase Timing Diagram



SST39VF6401B / SST39VF6402B




Figure 11: WE# Controlled Sector-Erase Timing Diagram

SST39VF6401B / SST39VF6402B




Figure 12: Software ID Entry and Read




Figure 13:CFI Query Entry and Read

SST39VF6401B / SST39VF6402B




Figure 14: Software ID Exit/CFI Exit




Figure 15: Sec ID Entry



SST39VF6401B / SST39VF6402B




Figure 16:RST# Timing Diagram (When no internal operation is in progress)




Figure 17:RST# Timing Diagram (During Program or Erase operation)



SST39VF6401B / SST39VF6402B




Figure 18:AC Input/Output Reference Waveforms




Figure 19:A Test Load Example



SST39VF6401B / SST39VF6402B




Figure 20: Word-Program Algorithm



SST39VF6401B / SST39VF6402B




Figure 21: Wait Options



SST39VF6401B / SST39VF6402B




Figure 22: Software ID/CFI Entry Command Flowcharts



SST39VF6401B / SST39VF6402B




Figure 23: Software ID/CFI Exit Command Flowcharts



SST39VF6401B / SST39VF6402B





Figure 24: Erase Command Sequence



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

### **Product Ordering Information**



Environmental suffix "E" denotes non-Pb solder. non-Pb solder devices are "RoHS Compliant".

#### Valid Combinations for SST39VF6401B

SST39VF6401B-70-4C-EKE SST39VF6401B-70-4C-B1KE SST39VF6401B-70-4I-EKE SST39VF6401B-70-4I-B1KE

#### Valid Combinations for SST39VF6402B

SST39VF6402B-70-4C-EKE SST39VF6402B-70-4C-B1KE SST39VF6402B-70-4I-EKE SST39VF6402B-70-4I-B1KE


**Note:** Valid combinations are those products in mass production or will be in mass production. Consult your Microchip sales representative to confirm availability of valid combinations and to determine availability of new combinations.



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

### **Packaging Diagrams**



**Figure 25:**48-lead Thin Small Outline Package (TSOP) 12mm x 20mm Package Code: EK



SST39VF6401B / SST39VF6402B




Figure 26:48-ball Thin-profile, Fine-pitch Ball Grid Array (TFBGA) 8mm x 10mm Package Code: B1K



SST39VF6401B / SST39VF6402B

Not Recommended for New Designs

#### Table 18: Revision History

Revision		Description	Date
00	•	Initial release	Mar 2005
01	•	Clarified JEDEC software command compatibility on page 1	May 2005
02	•	Changed document phase from Preliminary Information to Data Sheet	Jul 2006
Α	•	Removed Pb and 90ns parts	Aug 2011
	•	Marked the document "Not Recommended for New Designs"	
	•	Applied new document format	
	•	Released document under letter revision system	
	•	Updated Spec number from S71288 to DS25008	
В	•	Updated "Not Recommended for New Designs" statement on page 1.	Aug 2015
С	•	Corrected part number included with "Not Recommended for New Designs statement" at the top of page 1.	May 2018
İ	•	Updated Microchip trademark and sales and service information.	

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### **Trademarks**

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018, Microchip Technology Incorporated, All Rights Reserved. ISBN: 978-1-5224-2972-2



### **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com
Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Fax: 317-773-5323 Fax: 317-773-5453 Tel: 317-536-2380 **Los Angeles** 

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

**China - Chengdu** Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

**China - Nanjing** Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

**China - Shenzhen** Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

**China - Xian** Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi
Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

**Japan - Tokyo** Tel: 81-3-6880- 3770

**Korea - Daegu** Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

**Germany - Heilbronn** Tel: 49-7131-67-3636

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for NOR Flash category:

Click to view products by Microchip manufacturer:

Other Similar products are found below:

615309A MBM29F200TC-70PFTN-SFLE1 MBM29F800BA-90PF-SFLE1 8 611 200 906 9990933135 AM29BL162CB-80RDPE1

AM29F200BB-90DPI 1 AT25DF021A-MHN-Y AT25DF256-SSHN-T EAN62691701 MX29F200CTMI-70G PC28F320J3F75A 8 905 959

252 S29AL008J55BFIR20 S29AL016J70FFI022 S29AS016J70BHIF40 S99-50389 P AM29F016D-120DPI 1 AM29F400BB-55SI

MBM29F400BC-90PFVGTSFLE1 MBM29F800BA-70PFTN-SFLE1 AT25DF011-MAHN-T AT25DF011-SSHN-T AT25DF011-XMHN-T

AT25DF041B-MHN-Y AT45DB161E-CCUD-T RP-SDCCTH0 S29GL256P11FFI012 S29PL127J70BAI020 S99-50052 W29GL256SL9T

W29GL128CH9C W29GL128CH9B W29GL032CL7B MX25L3233FMI-08G S99-50243 P S29GL512T12TFN010 S29GL512T10DHI020

S26KS128SDGBHI030 S26KL256SDABHB030 S26KL128SDABHB020 PC28F640J3F75B W29GL256SH9C S99-50239

S29GL032N11FFIS12 S26KS512SDABHB030 S26KL256SDABHA020 S25FS128SAGMFV100 S25FS064SDSNFN030

S29AL016D90MAI020(SPANSION)