

#### ULTRA-PRECISION DIFFERENTIAL 800mV LVPECL LINE DRIVER/RECEIVER WITH INTERNAL TERMINATION

Precision Edge<sup>®</sup> SY58601U

#### **FEATURES**

- Guaranteed AC performance over temperature and voltage:
  - DC-to >5Gbps data rate throughput
  - DC-to >5GHz clock f<sub>MAX</sub>
  - <260ps in-to-out t<sub>pd</sub>
  - $t_r/t_f < 90ps$
- Ultra low-jitter design:
  - <1ps<sub>RMS</sub> random jitter
  - <10ps<sub>pp</sub> deterministic jitter
  - <10ps<sub>pp</sub> total jitter (clock)
- Minimum input swing 200mV (|IN-/IN|)
- Unique, patent-pending input termination and VT pin accepts DC-coupled and AC-coupled inputs (CML, PECL, LVDS)
- Typical 800mV (100k) LVPECL output swing
- Power supply 2.5V ±5% or 3.3V ±10%
- -40°C to 85°C industrial temperature range
- Available in an ultra-small (2mm × 2mm) 8-pin MLF® package

#### **APPLICATIONS**

- Backplane buffering
- OC-12 to OC-192 SONET/SDN clock/data distribution
- All Gigabit Ethernet distribution
- Fibre Channel distribution

# Precision Edge®

#### **DESCRIPTION**


The SY58601U is a 2.5V/3.3V precision, high-speed, differential receiver capable of handling clocks up to 5GHz and data streams up to 5Gbps.

The differential input includes Micrel's unique, 3-pin input termination architecture that allows users to interface to any differential signal (AC or DC-coupled) as small as  $200 \text{mV}_{pp}$  without any level shifting or termination resistor networks in the signal path. The outputs are 800 mV LVPECL, with extremely fast rise/fall times guaranteed to be less than 90 ps.


The SY58601U operates from a 2.5V  $\pm 5\%$  supply or a 3.3V  $\pm 10\%$  supply and is guaranteed over the full industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C. For applications that require CML outputs, consider the SY58600U or for 400mV LVPECL outputs the SY58602U. The SY58601U is part of Micrel's high-speed, Precision Edge<sup>®</sup> product line.

All support documentation can be found on Micrel's web site at www.micrel.com.

#### FUNCTIONAL BLOCK DIAGRAM



#### TYPICAL APPLICATION




United States Patent No. RE44,134

Precision Edge is a registered trademark of Micrel, Inc.

MicroLeadFrame and MLF are registered trademarks of Amkor Technology, Inc.

Rev.: D Amendment: /0
Issue Date: August 2007

## **PACKAGE/ORDERING INFORMATION**



# Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY58601UMITR <sup>(2)</sup>	MLF-8	Industrial	601	Sn-Pb
SY58601UMGTR <sup>(2, 3)</sup>	MLF-8	Industrial	601 with Pb-Free bar-line indicator	Pb-Free NiPdAu

#### Notes:

- 1. Contact factory for die availability. Dice are guaranteed at  $T_A$  = 25°C, DC electricals only.
- 2. Tape and Reel.
- 3. Pb-Free package recommended for new designs.

## **PIN DESCRIPTION**

Pin Number	Pin Name	Pin Function
1, 4	IN, /IN	Differential Input: This input pair is the signal to be buffered. These inputs accept AC or DC-coupled signals as small as 100mV. Each pin of this pair internally terminates to a VT pin through 50Ω. Note that this input will default to an indeterminate state if left open. Please refer to the "Input Interface Applications" section for more details.
2	VT	Input Termination Center-Tap: Each side of the differential input pair terminates to this pin.  The VT pin provides a center-tap to a termination network for maximum interface flexibility.  See "Input Interface Applications" section for more details.
3	VREF-AC	Reference Output Voltage: This output biases to V <sub>CC</sub> –1.2V. Connect to VT pin when AC-coupling the input. Bypass with 0.01μF low ESR capacitor to V <sub>CC</sub> . Maximum current source or sink is 0.5mA. See "Input Interface Applications" section.
8	VCC	Positive Power Supply. Bypass with $0.1\mu F \ 0.01\mu F\ $ low ESR capacitors as close to the VCC pin as possible.
7, 6	Q, /Q	Differential 100K LVPECL Output: This LVPECL output is the output of the device Terminate through $50\Omega$ to $V_{CC}$ –3.0V. See "Output Interface Applications" section.
5	GND, Exposed	Ground. Ground pin and exposed pad must be connected to the same ground plane.

# Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage (V <sub>CC</sub> )	0.5V to +4.0V
Input Voltage (V <sub>IN</sub> )	0.5V to V <sub>CC</sub>
LVPECL Output Current (I <sub>OUT</sub> )	
Continuous	50mA
Surge	100mA
Termination Current	
Source or Sink Current on V <sub>T</sub>	±100mA
Input Current	
Source or Sink Current on IN, /IN	±50mA
Current (V <sub>RFF</sub> ) <sup>(3)</sup>	
Source or Sink Current on V <sub>REF-AC</sub>	±1.5mA
Lead Temperature (soldering, 20 sec.)	+260°C
Storage Temperature (T <sub>S</sub> )	. –65°C to +150°C

# Operating Ratings<sup>(2)</sup>

Supply Voltage (V <sub>CC</sub> )	+2.375V to +2.625V or
	+3.0V to +3.6V
Ambient Temperature (T <sub>A</sub> )	40°C to +85°C
Package Thermal Resistance <sup>(4)</sup>	
$MLF^{\mathbb{R}}\left(\theta_{JA}\right)$	
Still-Air	93°C/W
MLF <sup>®</sup> (ψ <sub>JB</sub> )	
Junction-to-Board	32°C/W

## DC ELECTRICAL CHARACTERISTICS(5)

 $T_A = -40$ °C to +85°C, unless otherwise noted.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CC</sub>	Power Supply	$V_{CC} = 2.5V.$ $V_{CC} = 3.3V.$	2.375 3.0	2.5 3.3	2.625 3.6	V
I <sub>CC</sub>	Power Supply Current	No Load, max. V <sub>CC</sub> , <b>Note 6</b>		43	60	mA
R <sub>DIFF_IN</sub>	Differential Input Resistance (IN-to-/IN)		80	100	120	Ω
R <sub>IN</sub>	Input Resistance (IN-to-V <sub>T</sub> , /IN-to-V <sub>T</sub> )		40	50	60	Ω
V <sub>IH</sub>	Input HIGH Voltage (IN, /IN)	Note 7	V <sub>CC</sub> -1.6		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage (IN, /IN)		0		V <sub>IH</sub> -0.1	V
V <sub>IN</sub>	Input Voltage Swing (IN, /IN)	See Figure 1a.	0.1		1.7	V
V <sub>DIFF_IN</sub>	Differential Input Voltage Swing  IN-, /IN	See Figure 1b.	0.2			V
$V_{T_{\perp}IN}$	In-to-V <sub>T</sub> (IN, /IN)				1.28	V
V <sub>REF-AC</sub>	Output Reference Voltage		V <sub>CC</sub> -1.3	V <sub>CC</sub> -1.2	V <sub>CC</sub> -1.1	V

#### Notes:

- 1. Permanent device damage may occur if the ratings in "Absolute Maximum Ratings" section are exceeded. This is a stress rating only and functional operation is not implied for conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- 3. Due to the limited drive capability use for input of the same package only.
- 4. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB.  $\psi_{JB}$  uses 4-layer  $\theta_{JA}$  in still-air, unless otherwise stated.
- 5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 6. Includes current through internal  $50\Omega$  pull-ups.
- 7.  $V_{IH}$  (min) not lower than 1.2V.

## LVPECL OUTPUTS DC ELECTRICAL CHARACTERISTICS(8)

 $V_{CC}$  = 2.5V ±5% or 3.3V ±10%;  $T_A$  = -40°C to +85°C;  $R_L$  = 50 $\Omega$  to  $V_{CC}$ -2V, unless otherwise noted.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>OH</sub>	Output HIGH Voltage Q, /Q		V <sub>CC</sub> -1.145		V <sub>CC</sub> -0.895	V
V <sub>OL</sub>	Output LOW Voltage Q, /Q		V <sub>CC</sub> -1.945		V <sub>CC</sub> -1.695	V
V <sub>OUT</sub>	Output Voltage Swing Q, /Q	See Figure 1a.	400	800		mV
V <sub>DIFF_OUT</sub>	Differential Output Voltage Swing Q, /Q	See Figure 1b.	800	1600		mV

## AC ELECTRICAL CHARACTERISTICS(9)


 $V_{CC}$  = 2.5V ±5% or 3.3V ±10%;  $T_A$  = -40°C to +85°C;  $R_L$  = 50 $\Omega$  to  $V_{CC}$ -2V, unless otherwise noted.

Symbol	Parameter		Condition		Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum Operating Frequency			NRZ Data	5			Gbps
		Ì	V <sub>OUT</sub> ≥ 400mV	Clock	5			GHz
t <sub>pd</sub>	Propagation Delay IN-to-Q, /IN-to-Q		V <sub>IN</sub> ≥ 100mV		70	125	220	ps
t <sub>pd</sub> Tempco	npco Differential Propagation Delay Temperature Coefficient					115		fs/°C
t <sub>JITTER</sub>	Data Random	Jitter (RJ)	Note 10				1	ps <sub>RMS</sub>
	Deterministic Jitter (DJ)		Note 11				10	ps <sub>PP</sub>
	Clock Cycle-to-0	Cycle Jitter	Note 12				1	ps <sub>RMS</sub>
	Tota	l Jitter (TJ)	Note 13				10	ps <sub>PP</sub>
t <sub>r</sub> , t <sub>f</sub>	Output Rise/Fall Times	Q, /Q	(20% to 80%) At full output	swing.	25	60	90	ps

#### Notes:

- 8. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 9. High-frequency AC electricals are guaranteed by design and characterization.
- 10. Random jitter is measured with a K28.7 comma detect character pattern, measured at 2.5Gbps/3.2Gbps.
- 11. Deterministic jitter is measured at 2.5Gbps/3.2Gbps with both K28.5 and  $2^{23}$ –1 PRBS pattern.
- 12. Cycle-to-cycle jitter definition: the variation of periods between adjacent cycles,  $T_n T_{n-1}$  where T is the time between rising edges of the output signal.
- 13. Total jitter definition: with an ideal clock input of frequency ≤ f<sub>MAX</sub>, no more than one output edge in 10<sup>12</sup> output edges will deviate by more than the specified peak-to-peak jitter value.

## TIMING DIAGRAM



## **DEFINITION OF SINGLE-ENDED AND DIFFERENTIAL SWINGS**



#### INPUT AND OUTPUT STAGE INTERNAL TERMINATION




Figure 2a. Simplified Differential Input Stage







Figure 2b. Simplified Differential Output Stage


# TYPICAL OPERATING CHARACTERISTICS


 $\label{eq:VCC} \mbox{$V_{CC}$} = 3.3 \mbox{$V$}, \mbox{$GND$} = 0, \mbox{$V_{IN}$} = 800 \mbox{mV}.$ 
















## TYPICAL OPERATING CHARACTERISTICS CONT'D

 $V_{CC} = 3.3V$ , GND = 0,  $V_{IN} = 800mV$ .





## **INPUT INTERFACE APPLICATIONS**




Figure 3a. CML Interface (DC-Coupled)

Option:  $V_T$  may be connected to  $V_{CC}$ 




Figure 3b. CML Interface (AC-Coupled)




Figure 3c. LVPECL Interface (DC-Coupled)




Figure 3d. LVPECL Interface (AC-Coupled)




Figure 3e. LVDS Interface

## **OUTPUT INTERFACE APPLICATIONS**




Figure 4a. Parallel Thevenin-Equivalent Termination





Figure 4b. Parallel Termination (3-Resistor)


## **RELATED PRODUCT AND SUPPORT DOCUMENTATION**

Part Number	Function	Data Sheet Link
SY58600U	Ultra-Precision Differential 400mV CML Line Driver/Receiver with Internal Termination	www.micrel.com/product-info/products/sy58600u.shtml
SY58602U	2.5V/3.3V 10.7Gbps Differential 400mV LVPECL Line Driver/Receiver with Internal Termination	www.micrel.com/product-info/products/sy58602u.shtml
	MLF® Application Note	www.amkor.com/products/notes_papers/MLF_AppNote_0902.pdf
HBW Solutions	New Products and Applications	www.micrel.com/product-info/products/solutions.shtml


## 8-PIN ULTRA-SMALL EPAD *Micro*LeadFrame<sup>®</sup> (MLF-8)



TOP VIEW




BOTTOM VIEW



SIDE VIEW

NUTE:

- TE: ALL DIMENSIONS ARE IN MILLIMETERS. MAX. PACKAGE WARPAGE IS 0.05 mm. MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.



PCB Thermal Consideration for 8-Pin MLF® Package (Always solder, or equivalent, the exposed pad to the PCB)

#### **Package Notes:**

- 1. Package meets Level 2 qualification.
- 2. All parts dry-packaged before shipment.
- 3. Exposed pads must be soldered to a ground for proper thermal management.

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by Microchip manufacturer:

Other Similar products are found below:

LXV200-024SW 74AUP2G34FW3-7 HEF4043BP PI74FCT3244L MC74HCT365ADTR2G Le87401NQC Le87402MQC 028192B
042140C 051117G 070519XB NL17SZ07P5T5G NLU1GT126AMUTCG 74AUP1G17FW5-7 74LVC2G17FW4-7 CD4502BE 59628982101PA 5962-9052201PA 74LVC1G125FW4-7 NL17SH17P5T5G NL17SH125P5T5G NLV37WZ07USG RHRXH162244K1
74AUP1G34FW5-7 74AUP1G07FW5-7 74LVC2G126RA3-7 NLX2G17CMUTCG 74LVCE1G125FZ4-7 Le87501NQC 74AUP1G126FW5-7 TC74HC4050AP(F) 74LVCE1G07FZ4-7 NLX3G16DMUTCG NLX2G06AMUTCG NLVVHC1G50DFT2G LE87100NQC
LE87290YQC LE87290YQCT LE87511NQC LE87511NQCT LE87557NQC LE87557NQCT LE87614MQC LE87614MQCT
74AUP1G125FW5-7 NLU2G16CMUTCG MC74LCX244MN2TWG NL17SG126DFT2G NLVHCT245ADTR2G NLV37WZ16USG