## SY58610U



## 3.2Gbps Precision, LVPECL 2:1 MUX with Internal Termination and Fail Safe Input

# **General Description**


The SY58610U is a 2.5/3.3V, high-speed, fully differential LVPECL 2:1 MUX capable of processing clock signals up to 2.5GHz and data patterns up to 3.2Gbps. The SY58610U is optimized to provide a buffered output of the selected input with less than 10pspp total jitter.

The differential input includes Micrel's unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, (AC- or DC-coupled) as small as 100mV (200mV<sub>PP</sub>) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an integrated reference voltage (V<sub>REF-AC</sub>) is provided to bias the V<sub>T</sub> pin. The outputs are 800mV LVPECL, with extremely fast rise/fall times guaranteed to be less than 130ps.

The SY58610U operates from a 2.5V ±5% supply or 3.3V ±10% supply and is guaranteed over the full industrial temperature range (-40°C to +85°C). For applications that require CML or LVDS outputs, consider Micrel's SY58609U and SY58611U, 2:1 MUX with 400mV and 325mV output swings, respectively. The SY58610U is part of Micrel's high-speed, Precision Edge® product line.

Datasheets and support documentation can be found on Micrel's web site at: <a href="https://www.micrel.com">www.micrel.com</a>.

# **Functional Block Diagram**



United States Patent No. RE44,134 Precision Edge is a registered trademark of Micrel, Inc.



Precision Edge®

#### **Features**

- Precision 800mV LVPECL 2:1 MUX
- Guaranteed AC performance over temperature and voltage:
  - DC-to > 3.2Gbps throughput
  - <370ps propagation delay (IN-to-Q)</li>
  - <130ps rise/fall times</p>
- Fail Safe Input
  - Prevents outputs from oscillating when input is invalid
- Unique, patented MUX input isolation design minimizes adjacent channel crosstalk
- Ultra-low jitter design
  - <1ps<sub>RMS</sub> cycle-to-cycle jitter
  - <10ps<sub>PP</sub> total jitter
  - <1ps<sub>RMS</sub> random jitter
  - <10ps<sub>PP</sub> deterministic jitter
- High-speed LVPECL outputs
- 2.5V ±5% or 3.3V ±10% power supply operation
- Industrial temperature range: -40°C to +85°C
- Available in 16-pin (3mm x 3mm) QFN package

# **Applications**

- All SONET clock distribution
- Fibre Channel clock and data distribution
- Gigabit Ethernet clock and data distribution
- · Backplane distribution.

#### **Markets**

- Storage
- ATE

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

- · Test and measurement
- Enterprise networking equipment
- High-end servers

M0000 00000


# Ordering Information<sup>(1)</sup>

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY58610UMG	QFN-16	Industrial	610U with Pb-Free bar-line indicator	NiPdAu Pb-Free
SY58610UMGTR <sup>(2)</sup>	QFN-16	Industrial	610U with Pb-Free bar-line indicator	NiPdAu Pb-Free

#### Notes:

- 1. Contact factory for die availability. Dice are guaranteed at TA = 25°C, DC Electricals only.
- 2. Tape and Reel.

# **Pin Configuration**



16-Pin QFN

# **Truth Table**

SEL	Output	
0	IN0 Selected	
1	IN1 Selected	

# **Pin Description**

Pin Number	Pin Name	Pin Function
1, 4	VT0, VT1	Input Termination Center-Tap: Each side of the differential input pair terminates to the VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. See "Input Interface Applications" subsection.
2, 3	VREF-AC0, VREF-AC1	Reference Voltage: These outputs bias to $V_{CC}$ –1.2V. They are used for AC-coupling inputs IN and /IN. Connect VREF-AC directly to the corresponding VT pin. Bypass with 0.01 $\mu$ F low ESR capacitor to VCC. Due to limited drive capability, the VREF-AC pin is only intended to drive its respective VT pin. Maximum sink/source current is $\pm 0.5$ mA. See "Input Interface Applications" subsection.
5, 6	IN1, /IN1	Differential Inputs: These input pairs are the differential signal inputs to the device. Inputs
15, 16	INO, /INO	accept DC-Coupled differential signals as small as $100\text{mV}$ ( $200\text{mV}_{pp}$ ). Each pin of the pairs internally terminates with $50\Omega$ to the corresponding VT pin. If the input swing falls below a certain threshold (typical $30\text{mV}$ ), the Fail Safe Input (FSI) feature will guarantee a stable output by latching the output to its last valid state. See "Input Interface Applications" subsection.
7	SEL	Single-Ended Input: This single-ended TTL/CMOS-compatible input selects the inputs to the multiplexer. Note that this input is internally connected to a $25k\Omega$ pull-up resistor and will default to logic HIGH state if left open. The input-switching threshold is $V_{CC}/2$ .
8, 13	VCC	Positive Power Supply: Bypass with 0.1uF//0.01uF low ESR capacitors as close to the V <sub>CC</sub> pins as possible.
9, 12	/Q, Q	LVPECL Differential Output Pair: Differential buffered output copy of the selected input signal. The output swing is typically 800mV. Unused output pair may be left floating with no impact on jitter. See "LVPECL Output Termination" subsection.
10, 11	GND, Exposed Pad	Ground. Exposed pad must be connected to a ground plane that is the same potential as the ground pins.
14	NC	No connect.

# **Absolute Maximum Ratings**(1)

Supply Voltage (V <sub>CC</sub> )	
Input Voltage (V <sub>IN</sub> )	0.5 V to V <sub>CC</sub>
LVPECL Output Current(I <sub>OUT</sub> )	
Continuous	50mA
Surge	100mA
Current (V <sub>T</sub> )	
Source or sink on VT pin	±100mA
Input Current	
Source or sink Current on (IN, /IN)	±50mA
Current (V <sub>REF</sub> )	
Source or sink current on V <sub>REF</sub> -AC <sup>(4)</sup>	±0.5mA
Maximum operating Junction Temperature	e125°C
Lead Temperature (soldering, 20sec.)	260°C
Storage Temperature (T <sub>s</sub> )65	5°C to +150°C

# Operating Ratings<sup>(2)</sup>

Supply Voltage (V <sub>IN</sub> )	+2.375V to +3.60V
Ambient Temperature (T <sub>A</sub> )	–40°C to +85°C
Package Thermal Resistance <sup>(3)</sup>	
QFN	
Still-air (θ <sub>JA</sub> )	60°C/W
Junction-to-board (www)	33°C/W

# DC Electrical Characteristics<sup>(5)</sup>

 $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>CC</sub>	Power Supply Voltage Range		2.375	2.5	2.625	V
			3.0	3.3	3.6	
I <sub>CC</sub>	Power Supply Current	No load, max. V <sub>CC</sub>		40	50	mA
R <sub>DIFF_IN</sub>	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V <sub>IH</sub>	Input HIGH Voltage (IN, /IN)	IN, /IN, Note 7	V <sub>CC</sub> -1.6		Vcc	V
V <sub>IL</sub>	Input LOW Voltage (IN, /IN)	IN, /IN	0.2		V <sub>IH</sub> -0.1	V
$V_{IN}$	Input Voltage Swing (IN, /IN)	see Figure 3a, Note 6	0.1		1.0	V
$V_{DIFF\_IN}$	Differential Input Voltage Swing ( IN - /IN )	see Figure 3b	0.2			V
V <sub>IN_FSI</sub>	Input Voltage Threshold that Triggers FSI			30	100	mV
V <sub>REF-AC</sub>	AC Reference Voltage		V <sub>CC</sub> -1.3		V <sub>CC</sub> -1.0	V
V <sub>T_IN</sub>	Voltage from Input to V <sub>T</sub>				1.28	V

#### Notes:

- Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not
  implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for
  extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ψ<sub>JB</sub> and θ<sub>JA</sub> values are determined for a 4-layer board in still-air number, unless otherwise stated.
- 4. Due to the limited drive capability, use for input of the same package only.
- 5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- 6.  $V_{IN}$  (max) is specified when  $V_T$  is floating.
- 7. V<sub>IH</sub> (min) not lower than 1.2V.

# LVPECL Outputs DC Electrical Characteristics<sup>(7)</sup>

 $V_{CC}$  = +2.5V ±5% or +3.3V ±10%,  $R_L$  = 50 $\Omega$  to  $V_{CC}$ -2V;  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>OH</sub>	Output HIGH Voltage	Q0, /Q0, Q1, /Q1	V <sub>CC</sub> -1.145		V <sub>CC</sub> -0.895	V
V <sub>OL</sub>	Output LOW Voltage	Q0, /Q0, Q1, /Q1	V <sub>CC</sub> -1.945		V <sub>CC</sub> -1.695	V
V <sub>OUT</sub>	Output Voltage Swing	See Figure 3a	550	800	950	mV
V <sub>DIFF_OUT</sub>	Differential Output Voltage Swing	See Figure 3b	1100	1600		mV

# LVTTL/CMOS DC Electrical Characteristics<sup>(70)</sup>

 $V_{CC}$  = 2.5V ±5% or 3.3V ±10%;  $T_A$  = -40°C to + 85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IH</sub>	Input HIGH Voltage		2.0			V
V <sub>IL</sub>	Input LOW Voltage				0.8	V
I <sub>IH</sub>	Input HIGH Current		-125		30	μA
I <sub>IL</sub>	Input LOW Current		-300			μA

#### Notes:

<sup>7.</sup> The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

# AC Electrical Characteristics<sup>(8)</sup>

 $V_{CC}$  = +2.5V ±5% or +3.3V ±10%,  $R_L$  = 50 $\Omega$  to  $V_{CC}$ -2V; Input  $t_R/t_F \le 300$ ps,  $T_A$  = -40°C to +85°C, unless otherwise stated.

Symbol	Parame	ter	Condition		Min	Тур	Max	Units
f <sub>MAX</sub>	Maximui	m Frequency	NRZ Data		3.2			Gbps
			V <sub>OUT</sub> > 400mV	Clock	2.5	3		GHz
t <sub>PD</sub>	Propaga	tion Delay IN-to-Q	V <sub>IN</sub> : 100mV-200mV		180	340	470	ps
			V <sub>IN</sub> : >200mV		140	290	370	ps
	SEL-to-0	Q			150		450	ps
t <sub>Skew</sub>	Input-to-	Input Skew	Note 9, 10			5	20	ps
	Part-to-F	Part Skew	Note 11				150	ps
t <sub>Jitter</sub>	Data	Random Jitter	Note 12				1	ps <sub>RMS</sub>
		Deterministic Jitter	Note 13				10	ps <sub>PP</sub>
	Clock	Cycle-to-Cycle Jitter	Note 14				1	ps <sub>RMS</sub>
		Total Jitter	Note 15				10	PSPP
t <sub>R,</sub> t <sub>F</sub>	Output F (20% to	Rise/Fall Times 80%)	At full output swing.		40	100	130	ps
	Duty Cy	cle	Differential I/O		47		53	%

#### Notes:

- High-frequency AC-parameters are guaranteed by design and characterization.
- Input-to-input skew is the time difference between the two inputs to one output, under identical input transitions.
- Input-to-Input Skew is included in IN-to-Q propagation delay.
- 11. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature, same transition edge, and no skew at the edges at the respective inputs.
- 12. Random jitter is measured with a K28.7 pattern, measured at ≤ f<sub>MAX</sub>.
- 13. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2<sup>23</sup>–1 PRBS pattern.
- 14. Cycle-to-cycle jitter definition: the variation period between adjacent cycles over a random sample of adjacent cycle pairs. t<sub>JITTER\_CC</sub> = T<sub>n</sub> -T<sub>n+1</sub>, where T is the time between rising edges of the output signal.
- 15. Total jitter definition: with an ideal clock input frequency of ≤ f<sub>MAX</sub> (device), no more than one output edge in 10^12 output edges will deviate by more than the specified peak-to-peak jitter value.

### **Functional Description**

#### Fail-Safe Input (FSI)

The input includes a special fail-safe circuit to sense the amplitude of the input signal and to latch the outputs when there is no input signal present, or when the amplitude of the input signal drops sufficiently below 100mV<sub>PK</sub> (200mV<sub>PP</sub>), typically 30mV<sub>PK</sub>. Maximum frequency of the SY58610U is limited by the FSI function.

#### **Input Clock Failure Case**

If the input clock fails to a floating, static, or extremely low signal swing, such that the voltage swing across the input pair is less than 100mV, the FSI function will eliminate a metastable condition and latch the outputs to the last valid state. No ringing and no undetermined state will occur at the output under these conditions. The output recovers to normal operation once the input signal returns to a valid state with a swing greater than 100mV.

Note that the FSI function will not prevent duty cycle distortion in case of a slowly deteriorating (but still toggling) input signal. Due to the FSI function, the propagation delay will depend on rise and fall time of the input signal and on its amplitude. Refer to "Typical Operating Characteristics" for detailed information.

## **Timing Diagrams**




Figure 1a. Fail Safe Feature




Figure 1b. Propagation Delay IN-to-Q







Figure 1c. Propagation Delay SEL-to-Q


# **Typical Characteristics**


 $V_{CC}$  = 3.3V, GND = 0V,  $V_{IN}$  = 100mV,  $R_L$  = 50 $\Omega$  to  $V_{CC}$ -2V,  $T_A$  = 25°C, unless otherwise stated.













8

# **Functional Characteristics**

 $V_{CC}$  = 3.3V, GND = 0V,  $V_{IN}$  = 400mV,  $R_L$  = 50 $\Omega$  to  $V_{CC}$ -2V,  $T_A$  = 25°C, unless otherwise stated.




TIME (200ps/div.)



TIME (100ps/div.)






TIME (80ps/div.)

# Functional Characteristics (continued)


 $V_{CC}$  = 3.3V, GND = 0V,  $V_{IN}$  = 400mV,  $R_L$  = 50 $\Omega$  to  $V_{CC}$ -2V,  $T_A$  = 25°C, unless otherwise stated.

#### 625MHz Clock




TIME (200ps/div.)

#### 1.25GHz Clock




TIME (100ps/div.)

#### **2GHz Clock**



**3GHz Clock** 



TIME (50ps/div.)

# **Input and Output Stage**

# 50Ω

Figure 2a. Simplified Differential Input Buffer




Figure 2b. Simplified LVPECL Output Buffer

# **Single-Ended and Differential Swings**



Figure 3a. Single-Ended Voltage Swing






Figure 3b. Differential Voltage Swing

# **Input Interface Applications**








Figure 4a. CML Interface (DC-Coupled)

Figure 4b. CML Interface (AC-Coupled)

Figure 4c. LVPECL Interface (DC-Coupled)

Option: May connect  $V_T$  to  $V_{CC}$ 




Figure 4d. LVPECL Interface (AC-Coupled)




Figure 4e. LVDS Interface

12

# **LVPECL Output Termination**

LVPECL output has very low output impedance (open emitter), and small signal swing which results in low EMI. LVPECL is ideal for driving  $\mathfrak M$  and  $100\Omega$  -controlled impedance transmission lines. There are several techniques in terminating the LVPECL output, as shown in Figures 5a and 5b.





Figure 5a. Parallel Termination-Thevenin Equivalent




For 2.5V system: R1 =  $19\Omega$ . For 3.3V system: R1 =  $50\Omega$ .


Figure 5b. Three-Resistor "Y-Termination"

# **Related Product and Support Documents**

Part Number	Function	Data Sheet Link
SY58609U	4.25Gbps Precision, CML 2:1 MUX with Internal Termination and Fail Safe Input	http://www.micrel.com/_PDF/HBW/sy58609u.pdf
SY58611U	3.2Gbps Precision, LVDS 2:1 MUX with Internal Termination and Fail Safe Input	http://www.micrel.com/_PDF/HBW/sy58611u.pdf
HBW Solutions	New Products and Termination Application Notes	http://www.micrel.com/page.do?page=/product-info/as/HBWsolutions.shtml

# **Package Information**





SIDE VIEW

NOTE:

TE:
ALL DIMENSIONS ARE IN MILLIMETERS.
MAX. PACKAGE WARPAGE IS 0.05 mm.
MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS.
PIN #1 ID ON TOP WILL BE LASSER/INK MARKED.
DIMENSION APPLIES TO METALIZED TERMINAL AND IS MEASURED
BETWEEN 0.20 AND 0.25 mm FROM TERMINAL TIP.
APPLIED ONLY FOR TERMINALS.

APPLIED ONLY FOR TERMINALS.

APPLIED FOR EXPOSED PAD AND TERMINALS.

16-Pin (3mm x 3mm) QFN

#### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Encoders, Decoders, Multiplexers & Demultiplexers category:

Click to view products by Microchip manufacturer:

Other Similar products are found below:

MC74HC163ADTG 74HC253N NLV74VHC1G01DFT1G TC74AC138P(F) NLV14051BDR2G NLV74HC238ADTR2G COMX-CAR-210 5962-8607001EA NTE74LS247 5962-8756601EA 8CA3052APGGI8 TC74VHC138F(EL,K,F PI3B3251LE PI3B3251QE NTE4028B NTE4514B NTE4515B NTE4543B NTE4547B NTE74LS249 NLV74HC4851AMNTWG MC74LVX257DG M74HCT4851ADWR2G AP4373AW5-7-01 MC74LVX257DTR2G 74VHC4066AFT(BJ) 74VHCT138AFT(BJ) 74HC158D.652 74HC4052D(BJ) 74VHC138MTC COMX-CAR-P1 JM38510/65852BEA JM38510/30702BEA 74VHC138MTCX 74HC138D(BJ) NL7SZ19DFT2G 74AHCT138T16-13 74LCX138FT(AJ) 74LCX157FT(AJ) NL7SZ18MUR2G PCA9540BD,118 QS3VH16233PAG8 SNJ54HC251J SN54LS139AJ SN74CBTLV3257PWG4 SN74ALS156DR SN74AHCT139PWR 74HC251D.652 74HC257D.652 74HCT153D.652