## General Description

The SY89202U is a precision, high-speed, integrated clock divider LVPECL fanout buffer capable of handling clocks up to 1.5 GHz . Optimized for communications applications, the three independently controlled output banks are phase matched and can be configured for pass-through ( $\div 1$ ), $\div 2$ or $\div 4$ divide ratios.
The differential input includes Micrel's unique, 3-pin input termination architecture that allows the user to interface to any AC- or DC-coupled signal as small as 100 mV $\left(200 \mathrm{mV} \mathrm{Vp}_{\mathrm{p}}\right)$ without any level shifting or termination resistor networks in the signal path. The low skew, low jitter outputs are 800 mV , 100k compatible LVPECL, with extremely fast rise/fall times guaranteed to be less than 220ps.
The EN (enable) input guarantees that the $\div 1, \div 2$ and $\div 4$ outputs will start from the same state without any runt pulse after an asynchronous MR (master reset) is asserted. This is accomplished by enabling the outputs after a four-clock delay to allow the counters to synchronize.
The SY89202U is part of Micrel's Precision Edge ${ }^{\circledR}$ product family.
Datasheets and support documentation can be found on Micrel's web site at www.micrel.com.

United States Patent No. RE44,134
Precision Edge is a registered trademark of Micrel, Inc

## Features

Three low-skew LVPECL output banks with programmable $\div 1, \div 2$ and $\div 4$ divider options

- Three independently programmable output banks
- Guaranteed AC performance over temp and voltage:
$->1.5 \mathrm{GHz}$ clock frequency ( $\mathrm{f}_{\mathrm{MAX}}$ )
- <930ps In-to-Out $t_{\text {pd }}$
$-<220$ ps $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$
- Ultra-low jitter design:
$-<1 \mathrm{ps}_{\mathrm{RMS}}$ random jitter (RJ)
- <10pspp total jitter (clock)
- Internal input termination
- Patent-pending input termination and VT pin accepts AC- and DC-coupled inputs (CML, PECL, LVDS)
- 800 mV LVPECL output swing
- CMOS/TTL-compatible output enable (EN) and divider select control
- Power supply $2.5 \mathrm{~V} \pm 5 \%$ or $3.3 \mathrm{~V} \pm 10 \%$
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ industrial temperature range
- Available in 32-pin QFN package


## Applications

- All SONET/SDH channel select applications
- All Fibre Channel multi-channel select applications
- All Gigabit Ethernet multi-channel select applications


## Markets

- LAN/WAN
- Enterprise servers
- ATE
- Test and measurement


## Functional Block Diagram



## Ordering Information

| Part Number | Package Type | Operating <br> Range | Package Marking | Lead Finish |
| :--- | :---: | :---: | :---: | :---: |
| SY89202UMG | QFN-32 | Industrial | SY89202U with Pb-Free <br> bar-line indicator | NiPdAu <br> Pb-Free |
| SY89202UMGTR ${ }^{(2)}$ | QFN-32 | Industrial | SY89202U with Pb-Free <br> bar-line indicator | NiPdAu <br> Pb-Free |

## Notes:

1. Contact factory for die availability. Dice are guaranteed at $T_{A}=25 \_C$, $D C$ Electricals Only.
2. Tape and Reel.

## Pin Configuration



## 32-Pin QFN

## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 2, 7, 8 | DIVSEL1 DIVSEL2 DIVSEL3 | Single-Ended Inputs: These TTL/CMOS inputs select the divide ratio for each of the three banks of outputs. Note that each of these inputs is internally connected to a $25 \mathrm{k} \Omega$ pultup resistor and will default to logic HIGH state if left open. The input-switching threshold is $\mathrm{V}_{\mathrm{Cc}} / 2$. |
| 3, 6 | IN, /IN | Differential Input: This input pair is the differential signal input to the device. This input accepts AC- or DC-coupled signals as small as 100 mV . The input pair internally terminates to a VT pin through $50 \Omega$. Note that these inputs will default to an indeterminate state if left open. Please refer to the "Input Interface Applications" section for more details |
| 4 | VT | Input Termination Center-Tap: Each side of the differential input pair terminates to the VT pin. The VT pin provides a center-tap to a termination network for maximum interface flexibility. See "Input Interface Applications" section for more details. |
| 5 | VREF-AC | Reference Voltage: This output biases to $\mathrm{V}_{\mathrm{cc}}-1.2 \mathrm{~V}$. It is used for AC-coupling inputs IN and /IN. For AC-coupled applications, connect $\mathrm{V}_{\text {REF-Ac }}$ directly to the VT pin. Bypass with $0.01 \mu \mathrm{~F}$ low ESR capacitor to $\mathrm{V}_{\mathrm{cc}}$. |
| 9 | EN | Single-Ended Input: This TTL/CMOS input disables and enables the Q0 - Q7 outputs. This input is internally connected to a $25 \mathrm{k} \Omega$ pull-up resistor and will default to logic HIGH state if left open. The input-switching threshold is $\mathrm{V}_{\mathrm{cc}} / 2$. For the input enable and disable functional description, refer to "Timing Diagram" section. |
| 10, 19, 22, 31 | VCC | Positive power supply. Bypass with $0.1 \mu \mathrm{~F}\|\mid 0.01 \mu \mathrm{~F}$ low ESR capacitors as close to VCC pins as possible. |
| $\begin{aligned} & 16,15,14 \\ & 13,12,11 \end{aligned}$ | $\begin{aligned} & \text { Q4, /Q4, Q5, } \\ & \text { IQ5, Q6, IQ6 } \end{aligned}$ | Bank 2 LVPECL differential output pairs controlled by DIVSEL2: LOW, Q4 - Q6 $=\div 2$, HIGH, $\mathrm{Q} 4-\mathrm{Q} 6=\div 4$. Unused output pairs may be left open. Each output is designed to drive 800 mV into $50 \Omega$ terminated at $\mathrm{V}_{\mathrm{cc}}-2 \mathrm{~V}$. |
| $\begin{gathered} 30,29,28, \\ 27,26,25, \\ 24,23 \end{gathered}$ | $\begin{gathered} \text { Q0, /Q0, Q1, } \\ \text { CQ1, Q2, /Q2, } \\ \text { Q3, /Q3 } \end{gathered}$ | Bank 1 LVPECL differential output pairs controlled by DIVSEL1: LOW, Q0 - Q3 $=\div 1$, HIGH, $\mathrm{Q} 0-\mathrm{Q} 3=\div 2$. Unused output pairs may be left open. Each output is designed to drive 800 mV into $50 \Omega$ terminated at $\mathrm{V}_{\mathrm{cc}}-2 \mathrm{~V}$. |
| 18, 17 | Q7, /Q7 | Bank 3 LVPECL differential output pair controlled by DIVSEL3: LOW, Q7 $=\div 2$, HIGH, Q7 $=$ $\div 4$. Unused output pairs may be left open. Each output is designed to drive 800 mV into $50 \Omega$ terminated at $\mathrm{V}_{\mathrm{cc}}-2 \mathrm{~V}$. |
| 32 | /MR | Single-Ended Input: This TTL/CMOS-compatible master reset function asynchronously sets Q0 - Q7 outputs LOW and /Q0 - /Q7 outputs HIGH, and holds them in that state as long as the /MR input remains LOW. This input is internally connected to a $25 \mathrm{k} \Omega$ pultup resistor and will default to a logic HIGH state if left open. The input-switching threshold is $\mathrm{V}_{\mathrm{cc}} / 2$. |
| 1, 20, 21 | GND, <br> Exposed Pad | Ground: Ground pin and exposed pad must be connected to the same ground plane. |

## Truth Table

| IMR $^{(1)}$ | EN $^{(2,3)}$ | DIVSEL1 | DIVSEL2 | DIVSEL3 | Q0 - Q3 | Q4 - Q6 | Q7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | X | X | 0 | 0 | 0 |
| 1 | 0 | X | X | X | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | $\sim_{1}$ | $\sim_{2}$ | $\sim_{2}$ |
| 1 | 1 | 1 | 1 | 1 | $\sim_{2}$ | $\sim_{4}$ | $\sim_{4}$ |

Notes:

1. /MR asynchronously forces $\mathrm{Q0}$ - Q7 LOW (/Q0 - /Q7 HIGH).
2. EN forces Q0 - Q7 LOW between 2 and 6 input clock cycles after the falling edge of EN. Refer to "Timing Diagram" section.
3. EN synchronously enables the outputs between 2 and 6 input clock cycles after the rising edge of EN. Refer to "Timing Diagram" section.

Absolute Maximum Ratings ${ }^{(1)}$
Supply Voltage ( $\mathrm{V}_{\mathrm{cc}}$ ) -0.5 V to +4.0 V
Input Voltage ( $\mathrm{V}_{\text {IN }}$ ). .. -0.5 V to $\mathrm{V}_{\mathrm{cc}}$
Termination Current
Source or sink current on $\mathrm{V}_{\mathrm{T}}$.................. $\pm 100 \mathrm{~mA}$
Output Current
Source or sink current on IN, /IN .............. $\pm 50 \mathrm{~mA}$
$\mathrm{V}_{\text {REF-AC }}$ Current
Source or sink current on $\mathrm{V}_{\text {REF-AC }}$............ $\pm 1.5 \mathrm{~mA}$
Lead Temperature (soldering, 20 sec.).......... $+260^{\circ} \mathrm{C}$
Storage Temperature $\left(T_{s}\right) \ldots . . . . . . . . . . . . . ~-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## Operating Ratings ${ }^{(2)}$

| $\begin{array}{r}\text { Supply Voltage }\left(\mathrm{V}_{\mathrm{cc}}\right) \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ \\ \hline\end{array}$ |  |
| :---: | :---: |
|  |  |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) .............. $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Package Thermal Resistance ${ }^{(3)}$ |  |
| QFN ( $\theta_{\text {JA }}$ ) |  |
| Still-Air .............................................. $35^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| QFN ( $\psi_{\text {Јв }}$ ) |  |
|  | C/ |

Ambient Temperature $\left(T_{A}\right) \ldots . . . . . . . . . . . . ~-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Package Thermal Resistance ${ }^{(3)}$ QFN ( $\theta_{\mathrm{JA}}$ )
$\qquad$ QFN ( $\psi_{\text {נв }}$ ) Junction-to-Board $20^{\circ} \mathrm{C} / \mathrm{W}$

## DC Electrical Characteristics ${ }^{(4)}$

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless noted.
$\left.\begin{array}{|l|l|l|c|c|c|c|}\hline \text { Symbol } & \text { Parameter } & \text { Condition } & \text { Min } & \text { Typ } & \text { Max } & \text { Units } \\ \hline \mathrm{V}_{\text {CC }} & \text { Power Supply } & 2.375 \\ 3.0\end{array}\right)$

## Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Package Thermal Resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB. $\theta_{\mathrm{JA}}$ and $\psi_{\mathrm{JB}}$ values are determined for a 4-layer board in still air, unless otherwise stated.
4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

## LVPECL Outputs DC Electrical Characteristics ${ }^{(5)}$

$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 5 \%$ or $3.3 \mathrm{~V} \pm 10 \% ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; \mathrm{R}_{\mathrm{L}}=50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output HIGH Voltage Q, /Q |  | $\mathrm{V}_{\text {cc }}-1.145$ |  | $\mathrm{V}_{\mathrm{cc}}-0.895$ | V |
| VoL | Output LOW Voltage Q, /Q |  | $\mathrm{V}_{\mathrm{cc}}-1.945$ |  | $\mathrm{V}_{\mathrm{cc}}-1.695$ | V |
| Vout | Output Voltage Swing $\mathrm{Q}, \mathrm{IQ}$ | See Figure 1a. | 550 | 800 |  | mV |
| $V_{\text {diff-out }}$ | Differential Output Voltage Swing \|Q - /Q| | See Figure 1b. | 1100 | 1600 |  | mV |

## LVTTLICMOS DC Electrical Characteristics ${ }^{(5)}$

$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 5 \%$ or $3.3 \mathrm{~V} \pm 10 \% ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input LOW Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  | -125 |  | 30 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current |  | -300 |  | $\mu \mathrm{~A}$ |  |

Note:
5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

## AC Electrical Characteristics ${ }^{(6)}$

$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 5 \%$ or $3.3 \mathrm{~V} \pm 10 \% ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | Maximum Output Toggle Frequency | Output swing $\geq 400 \mathrm{mV}$ | 1.5 |  |  | GHz |
|  | Maximum Input Frequency |  | 3.0 |  |  | GHz |
| $t_{\text {PD }}$ | Differential Propagation Delay /MR - Q Propagation Delay | IN-to-Q | 530 | 700 | 930 | ps |
|  |  |  |  |  | 900 | ps |
| tpD <br> Tempco | Differential Propagation Delay Temperature Coefficient |  |  | 115 |  | fs $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\text {SKEW }}$ | Within-bank Skew | Within same fanout bank, Note 7 |  | 10 | 25 | ps |
|  | Bank-to-Bank Skew | Same divide setting, Note 8 |  | 15 | 35 | ps |
|  | Bank-to-Bank Skew | Different divide setting, Note 8 |  | 25 | 50 | ps |
|  | Part-to-Part Skew | Note 9 |  |  | 200 | ps |
| $\mathrm{t}_{\text {IITTER }}$ | Deterministic Jitter (DJ) | Note 10 |  |  | 10 | pSpp |
|  | Random Jitter (RJ) | Note 11 |  |  | 1 | ps ${ }_{\text {RMS }}$ |
|  | Total Jitter | Note 12 |  |  | 10 | pSpp |
|  | Cycle-to-Cycle Jitter | Note 13 |  |  | 1 | pS ${ }_{\text {RMS }}$ |
| $\mathrm{tr}_{\mathrm{r}, \mathrm{t}} \mathrm{t}_{\mathrm{f}}$ | Output Rise/Fall Time | 20\% to 80\%, At full output swing. | 70 | 130 | 220 | ps |

Notes:
6. Measured with 100 mV input swing. See "Timing Diagrams" section for definition of parameters. High-frequency AC-parameters are guaranteed by design and characterization.
7. Within-bank skew is the difference in propagation delays among the outputs within the same bank.
8. Bank-to-bank skew is the difference in propagation delays between outputs from different banks. Bank-to-bank skew is also the phase offset between each bank, after MR is applied.
9. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs.
10. Deterministic jitter is measured with a K 28.7101010 pattern, measured at $<\mathrm{f}_{\text {MAX }}$.
11. Random jitter is measured with a K28.7 101010 pattern, measured at $<\mathrm{f}_{\text {MAX }}$.
12. Total jitter definition: with an ideal clock input of frequency $<f_{\text {MAx }}$, no more than one output edge in $10^{12}$ output edges will deviate by more than the specified peak-to-peak jitter value.
13. Cycle-to-cycle jitter definition: the variation of periods between adjacent cycles, $T_{n}-T_{n-1}$ where $T$ is the time between rising edges of the output signal.

## Single-Ended and Differential Swings



Figure 1a. Single-Ended Voltage Swing


Figure 1b. Differential Voltage Swing

## Timing Diagrams



Timing Diagram Showing Reset with Output Enabled


Timing Diagram Showing Enable Timing


Timing Diagram Showing Disable Timing

## Typical Operating Characteristics

Propagation Delay vs.


Output Swing vs.




## Input and Output Stages



Figure 2a. Simplified Differential Input Stage


Figure 2b. Simplified LVPECL Output Stage

## Input Interface Applications



Figure 3a. LVPECL Interface (DC-Coupled)


Figure 3d. CML Interface (AC-Coupled)


Figure 3b. LVPECL Interface (AC-Coupled)


Figure 3e. LVDS Interface (DC-Coupled)


Figure 3c. CML Interface (DC-Coupled)


Figure 3f. LVDS Interface (AC-Coupled)

## LVPECL Output Interface Applications

LVPECL has high input impedance, and very low output impedance (open emitter), and small signal swing which results in low EMI. LVPECL is ideal for driving $50 \Omega$ - and 100 $\Omega$-controlled impedance transmission lines. There are several techniques for terminating the LVPECL
output: Parallel Termination-Thevenin Equivalent, Parallel Termination (3-resistor), and AC-Coupled Termination. Unused output pairs may be left floating. However, single-ended outputs must be terminated, or balanced.


Figure 4. Parallel Termination-Thevenin Equivalent


1. Power-saving alternative to Thevenin termination.
2. Place termination resistors as close to destination inputs as possible.
3. $R_{b}$ resistor sets the $D C$ bias voltage, equal to $V_{T}$.
4. For 2.5 V systems, $\mathrm{R}_{\mathrm{b}}=19 \Omega$, For 3.3 V systems, $\mathrm{R}_{\mathrm{b}}=50 \Omega$

Figure 5. Parallel Termination (3-Resistor)

Related Product and Support Documentation

| Part Number | Function | Datasheet Link |
| :--- | :--- | :--- |
| SY89200U | Ultra-Precision 1:8 LVDS Fanout with <br> Three $\div 1 / \div 2 / \div 4$ Clock Divider Output Banks | http://www.micrel.com/_PDF/HBW/sy89200u.pdf\#page=1 |
| HBW Solutions | New Products and Applications | http://www.micrel.com/page.do?page=/product- <br> info/as/HBWsolutions.shtml |

## Package Information




NDTE:

1. ALL DIMENSIDNS ARE IN MILLIMETERS.
2. MAX. PACKAGE WARPAGE IS 0.05 mm .
3. MAXIMUM ALLIWABE BURRS IS 0.076 mm IN ALL DIRECTIUNS.
4. PIN \#1 ID ON TロP WILL BE LASER/INK MARKED.

DIMENSIDN APPLIES TV METALIZED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25 mm FRZM TERMINAL TIP.
6. APPLIED $\quad$ ALLY FOR TERMINALS.
4. APPLIED FIR EXPISED PAD AND TERMINALS.

## 32-Pin QFN

## MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com
The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.
© 2006 Micrel, Incorporated.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Drivers \& Distribution category:
Click to view products by Microchip manufacturer:
Other Similar products are found below :
8501BYLF P9090-0NLGI8 854110AKILF 83210AYLF NB6VQ572MMNG HMC6832ALP5LETR 4RCD0232KC1ATG RS232-S5 6ES7390-1AF30-0AA0 CDCVF2505IDRQ1 NB7L572MNR4G SY100EP33VKG HMC7043LP7FETR ISPPAC-CLK5520V-01T100C EC4P-221-MRXD1 6EP1332-1SH71 6ES7211-1HE40-0XB0 AD246JN AD246JY AD9510BCPZ AD9510BCPZ-REEL7 AD9511BCPZ AD9511BCPZ-REEL7 AD9512BCPZ AD9512UCPZ-EP AD9514BCPZ AD9514BCPZ-REEL7 AD9515BCPZ AD9515BCPZ-REEL7 AD9572ACPZLVD AD9572ACPZPEC AD9513BCPZ-REEL7 ADCLK950BCPZ-REEL7 AD9553BCPZ HMC940LC4B CSPUA877ABVG8 9P936AFLFT 49FCT3805ASOG 49FCT805CTQG 74FCT3807ASOG 74FCT3807EQGI 74FCT388915TEPYG 853S012AKILF 853S013AMILF 853S058AGILF 8V79S680NLGI ISPPAC-CLK5312S-01TN48I ISPPAC-CLK5520V-01TN100I ISPPAC-
CLK5510V-01TN48C 83905AMLFT

