# SY89230U 



### 3.2GHz Precision, LVPECL $\div 3, \div 5$ Clock Divider

## General Description

The SY89230U is a precision, low jitter $3.2 \mathrm{GHz} \div 3$, $\div 5$ clock divider with a LVPECL output. The differential input includes Micrel's unique, 3-pin internal termination architecture that allows the input to interface to any differential signal (AC- or DCcoupled) as small as $100 \mathrm{mV}(200 \mathrm{mV} \mathrm{VPP})$ without any level shifting or termination resistor networks in the signal path. The outputs are 800 mV , 100Kcompatible LVPECL with fast rise/fall times guaranteed to be less than 200ps.
The SY89230U operates from a $2.5 \mathrm{~V} \pm 5 \%$ or 3.3 V $\pm 10 \%$ supply and is guaranteed over the full industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The SY89230U is part of Micrel's high-speed, Precision Edge ${ }^{\circledR}$ product line.
All support documentation can be found on Micrel's web site at: www.micrel.com.

## Block Diagram



## Features

- Accepts a high-speed input and provides a precision $\div 3$ and $\div 5$ sub-rate, LVPECL output
- Guaranteed AC performance over temperature and supply voltage:
- DC-to >3.2GHz throughput
- < 850ps Propagation Delay (In-to-Q)
- < 200ps Rise/Fall times
- Ultra-low jitter design:
$-<1 \mathrm{ps}_{\text {RMs }}$ random jitter
$-<1 \mathrm{ps}_{\mathrm{Rms}}$ cycle-to-cycle jitter
$-<10 \mathrm{ps}_{\mathrm{pp}}$ total jitter (clock)
$-<0.7 \mathrm{ps}_{\mathrm{RMS}}$ MUX crosstalk induced jitter
- Unique patented internal termination and VT pin accepts DC- and AC-coupled inputs (CML, PECL, LVDS)
- Wide input voltage range $\mathrm{V}_{\mathrm{cc}}$ to GND
- 800 mV LVPECL output
- $45 \%$ to $55 \%$ Duty Cycle ( $\div 3$ )
- 47\% to 53\% Duty Cycle ( $\div 5$ )
- $2.5 \mathrm{~V} \pm 5 \%$ or $3.3 \mathrm{~V} \pm 10 \%$ supply voltage
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ industrial temperature range
- Available in 16-pin (3mm x 3mm) QFN package


## Applications

- Fail-safe clock protection


## Markets

- LAN/WAN
- Enterprise servers
- ATE
- Test and measurement

United States Patent No. RE44,134
Precision Edge is a registered trademark of Micrel, Inc.

[^0]
## Ordering Information ${ }^{(1)}$

| Part Number | Package <br> Type | Operating <br> Range | Package Marking | Lead <br> Finish |
| :--- | :---: | :---: | :---: | :---: |
| SY89230UMG | QFN-16 | Industrial | 230U with <br> Pb-Free bar-line Indicator | NiPdAu <br> Pb-Free |
| SY89230UMGTR | 23 | QFN-16 | Industrial | $230 U$ with <br> Pb-Free bar-line Indicator |
| NiPdAu <br> Pb-Free |  |  |  |  |

## Notes:

1. Contact factory for die availability. Dice are guaranteed at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{DC}$ Electricals Only.
2. Tape and Reel.

## Pin Configuration



## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1, 4 | IN, /IN | Differential Input: This input pair is the differential signal input to the device, which accepts AC- or DC-coupled signal as small as 100 mV . The input internally terminates to a VT pin through $50 \Omega$. Note that this input pair will default to an indeterminate state if left open. See "Input Interface Applications" subsection for more details. |
| 2 | VT | Input Termination Center-Tap: Each side of the differential input pair terminates to the VT pin. The VT pin provides a center-tap for the input (IN, /IN) to a termination network for maximum interface flexibility. See "Input Interface Applications" subsection for more details. |
| 3 | VREF-AC | Reference Voltage: This output biases to $\mathrm{V}_{\mathrm{cc}}-1.2 \mathrm{~V}$. It is used for AC -coupling inputs IN and /IN. Connect VREF-AC directly to the VT pin. Bypass with $0.01 \mu \mathrm{~F}$ Iow ESR capacitor to VCC. Due to limited drive capability, the VREF-AC pin is only intended to drive its respective VT pin. Maximum sink/source current is $\pm 0.5 \mathrm{~mA}$. For more details, see "Input Interface Applications" subsection. |
| 5 | EN | Single-ended Input: This TTL/CMOS-compatible input disables and enables the output. It is internally connected to a $25 \mathrm{k} \Omega$ pull-up resistor and will default to a logic HIGH state if left open. When disabled, Q goes LOW and /Q goes HIGH. EN being synchronous, outputs will be enabled/disabled after a rising and a falling edge of the input clock. $\mathrm{V}_{\mathrm{TH}}=\mathrm{V}_{\mathrm{CC}} / 2$. |
| 6 | /MR | Single-ended Input: This TTL/CMOS-compatible input, when pulled LOW, asynchronously sets Q output LOW and /Q output HIGH. Note that this input is internally connected to a $25 \mathrm{k} \Omega$ pull-up resistor and will default to logic HIGH state if left open. $\mathrm{V}_{\mathrm{TH}}=\mathrm{V}_{\mathrm{CC}} / 2$. |
| 7 | NC | No Connect |
| 8, 13 | VCC | Positive Power Supply: Bypass with $0.1 \mu \mathrm{~F}$ in parallel with $0.01 \mu \mathrm{~F}$ low ESR capacitors as close to the $\mathrm{V}_{\mathrm{cc}}$ pins as possible. |
| 12, 9 | Q, /Q | Differential Output: The LVPECL output swing is typically 800 mV and is terminated with $50 \Omega$ to $\mathrm{V}_{\mathrm{cc}}-2 \mathrm{~V}$. See the "Truth Table" below for the logic function. |
| 10, 11, 14,15 | GND, Exposed Pad | Ground: Ground and exposed pad must be connected to a ground plane that is the same potential as the ground pins. |
| 16 | DIV_SEL | Single-ended Input: This TTL/CMOS-compatible input selects divide-by-3 when pulled LOW and divide-by-5 when pulled HIGH. Note that this input is internally connected to a $25 \mathrm{k} \Omega$ pull-up resistor and will default to logic HIGH state if left open. $\mathrm{V}_{\mathrm{TH}}=\mathrm{V}_{\mathrm{CC}} / 2$. |

## Truth Table

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: |
| DIV_SEL | EN | IMR | Q | IQ |
| $X$ | X | 0 | 0 | 1 |
| 0 | 1 | 1 | $\div 3$ | $\div 3$ |
| 1 | 1 | 1 | $\div 5$ | $\div 5$ |
| X | 0 | 1 | 0 | 1 |

Absolute Maximum Ratings ${ }^{(1)}$
Supply Voltage ( $\mathrm{V}_{\mathrm{cc}}$ ) -0.5 V to +4.0 V
Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) ................................. -0.5 V to $\mathrm{V}_{\mathrm{Cc}}$
LVPECL Output Current (lout). $\qquad$
Continuous 50mA
Surge..................................................... 100mA
Current $\left(\mathrm{V}_{\mathrm{T}}\right)$
Source or sink current on $\mathrm{V}_{\mathrm{T}} \ldots \ldots \ldots \ldots \pm 100 \mathrm{~mA}$
Input Current
Source or sink current on (IN, /IN) ........... $\pm 50 \mathrm{~mA}$
Current ( $\mathrm{V}_{\text {REF-AC }}$ )
Source/Sink Current on $V_{\text {REF-AC }}{ }^{(4)} \ldots \ldots \ldots . . \pm 0.5 \mathrm{~mA}$
Maximum Operating Junction Temperature..... $125^{\circ} \mathrm{C}$
Lead Temperature (soldering, 20 sec. ) ......... $+260^{\circ} \mathrm{C}$
Storage Temperature $\left(\mathrm{T}_{\mathrm{s}}\right) \ldots \ldots . . . . . . . . .-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## Operating Ratings ${ }^{(2)}$

|  |
| :---: |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) $\ldots \ldots \ldots \ldots \ldots . . .{ }^{(3)}-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Package Thermal Resistance ${ }^{(3)}$ |
| QFN ( $\theta_{\text {JA }}$ ) |
| Still-Air |
| N ( $\psi_{\text {ЈB }}$ ) |
|  |

## DC Electrical Characteristics ${ }^{(5)}$

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise stated.
$\left.\begin{array}{|l|l|l|c|c|c|c|}\hline \text { Symbol } & \text { Parameter } & \text { Condition } & \text { Min } & \text { Typ } & \text { Max } & \text { Units } \\ \hline \mathrm{V}_{\text {CC }} & \text { Power Supply } & 2.375 & 2.5 & \begin{array}{c}2.625 \\ 3.6\end{array} & \mathrm{~V} \\ \mathrm{~V}\end{array}\right]$

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB. $\theta_{J A}$ and $\psi_{\mathrm{JB}}$ values are determined for a 4-layer board in still air unless otherwise stated.
4. Due to limited drive capability use for input of the same package only.
5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
6. $\mathrm{V}_{\mathrm{IN}}$ (max) is specified when $\mathrm{V}_{\mathrm{T}}$ is floating.

## LVPECL Outputs DC Electrical Characteristics ${ }^{(7)}$

$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 5 \%$ or $3.3 \mathrm{~V} \pm 10 \% ; \mathrm{R}_{\mathrm{L}}=50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OH }}$ | Output HIGH Voltage Q, /Q |  | $\mathrm{V}_{\text {cc }}-1.145$ |  | $\mathrm{V}_{\text {cc }} 0.895$ | V |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage Q, /Q |  | $\mathrm{V}_{\mathrm{cc}}-1.945$ |  | $\mathrm{V}_{\mathrm{cc}}-1.695$ | V |
| Vout | Output Voltage Swing Q, /Q | See Figure 2a. | 550 | 800 | 950 | mV |
| $V_{\text {DIFF_OUT }}$ | Differential Output Voltage Swing $\mathrm{Q}, / \mathrm{Q}$ | See Figure 2b. | 1100 | 1600 |  | mV |

## LVTTL/CMOS DC Electrical Characteristics ${ }^{(7)}$

$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 5 \%$ or $3.3 \mathrm{~V} \pm 10 \% ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  | -125 |  | 30 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current |  | -300 |  |  | $\mu \mathrm{~A}$ |

Note:
7. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

## AC Electrical Characteristics ${ }^{(8)}$

$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 5 \%$ or $3.3 \mathrm{~V} \pm 10 \% ; \mathrm{R}_{\mathrm{L}}=50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Input Operating Frequency | $V_{\text {OUT }} \geq 200 \mathrm{mV}$ | 3.2 |  |  | GHz |
| tw | Minimum Pulse Width | IN, IIN | 140 |  |  | ps |
| $\mathrm{t}_{\mathrm{pd}}$ | Differential Propagation Delay In-to-Q |  | 450 | 650 | 850 | ps |
|  | /MR(H-L)-to-Q |  | 250 | 450 | 650 | ps |
| $\mathrm{t}_{\mathrm{RR}}$ | Reset Recovery Time | /MR(L-H)-to-IN | 400 |  |  | ps |
| ts EN | Set-up Time EN-to-IN | Note 9 | 50 |  |  | ps |
| $\mathrm{t}_{\mathrm{H}} \mathrm{EN}$ | Hold Time IN-to-EN | Note 9 | 250 |  |  | ps |
| $\mathrm{t}_{\text {skew }}$ | Part-to-Part Skew | Note 10 |  |  | 300 | ps |
| $\mathrm{t}_{\text {IITTER }}$ | Clock <br> Random Jitter | Note 11 |  |  | 1 | pS ${ }_{\text {RMS }}$ |
|  | Cycle-to-Cycle Jitter | Note 12 |  |  | 1 | pS ${ }_{\text {RMS }}$ |
|  | Total Jitter | Note 13 |  |  | 10 | pSpp |
| $\mathrm{tr}_{\mathrm{r},} \mathrm{t}_{\mathrm{f}}$ | Output Rise/Fall Time (20\% to 80\%) | At full output swing. | 90 |  | 200 | ps |
|  | Output Duty Cycle( $\div 3$ ) | Duty Cycle(input): $50 \%$; $\mathrm{f} \leq 3.2 \mathrm{GHz}$, Note 14 | 46 |  | 54 | \% |
|  | Output Duty Cycle( $\div 5$ | Duty Cycle(input): $50 \%$; $\mathrm{f} \leq 3.2 \mathrm{GHz}$, Note 14 | 47 |  | 53 | \% |

## Notes:

8. High-frequency AC-parameters are guaranteed by design and characterization.
9. Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous applications, set-up and hold do not apply.
10. Part-to-Part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs.
11. Random Jitter is measured with a K28.7 character pattern, measured at $<f_{\text {MAX }}$.
12. Cycle-to-Cycle Jitter definition: the variation of periods between adjacent cycles, $T_{n}-T_{n-1}$ where $T$ is the time between rising edges of the output signal.
13. Total Jitter definition: with an ideal clock input of frequency $<f_{\text {MAX }}$, no more than one output edge in $10^{12}$ output edges will deviate by more than the specified peak-to-peak jitter value.
14. For Input Duty Cycle different from 50\%, see "Output Duty Cycle Equation" in "Functional Description" subsection.

## Functional Description

## Output Duty Cycle Equation

For a non $50 \%$ input, derate the spec by:
Divide by 3 :

$$
\left(0.5-\frac{1+\frac{X}{100}}{3}\right) \times 100, \text { in } \%
$$

Divide by 5 :

$$
\left(0.5-\frac{2+\frac{X}{100}}{5}\right) \times 100, \text { in } \%
$$

$\mathrm{X}=$ input Duty Cycle, in \%

Example: if a $45 \%$ input duty cycle is applied or $X=45$, in divide by 3 mode, the spec would expand by $1.67 \%$ to $44.3 \%-55.7 \%$

## Enable (EN)

EN is a synchronous TTL/CMOS-compatible input that enables/disables the outputs based on the input to this pin. Internal 25k pull -up resistor defaults the input to logic HIGH if left open. Input switching threshold is $\mathrm{V}_{\mathrm{cc}} / 2$.

The Enable function operates as follows:

1. The enable/disable function is synchronous so that the clock outputs will be enabled following a rising and a falling edge of the input clock when switching from EN=LOW to EN=HIGH.
However, when switching from EN=HIGH to EN=LOW, the clock outputs will be disabled following an input clock rising edge and an output clock falling edge.
2. The enable/disable function always guarantees the full pulse width at the output before the clock outputs are disabled, non-depending on the divider ratio. Refer to Figure 1b for examples.

## Divider Operation

The divider operation uses both the rising and falling edge of the input clock. For divide by 3 , the falling edge of the second input clock cycle will determine the falling edge of the output. For divide by 5 , the falling edge of the third input clock cycle. Refer to Figure 1c.

Timing Diagrams


Figure 1a. Propagation Delay


Figure 1b. Enable Output Timing Diagram Examples (divide by 3)


Figure 1c. Divider Operation Timing Diagram

## Typical Operating Characteristics

$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}} \leq 300 \mathrm{ps}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise stated.



## Functional Characteristics

$\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, G N D=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=100 \mathrm{mV}, \mathrm{Q}=$ Divide by $3, \mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}} \leq 300 \mathrm{ps}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ to $\mathrm{V}_{\mathrm{Cc}}-2 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise stated.


## Single-Ended and Differential Swings



Figure 2a. Single-Ended Voltage Swing

## Input and Output Stages



Figure 3a. Simplified Differential Input Stage


Figure 2b. Differential Voltage Swing


Figure 3b. Simplified Differential Output Stage

## Input Interface Applications



Figure 4a. LVPECL Interface (DC-Coupled)


Figure 4d. CML Interface (AC-Coupled)


Figure 4b. LVPECL Interface (AC-Coupled)


Figure 4e. LVDS Interface (DC-Coupled)

## PECL Output Interface Applications

PECL has a high input impedance, a very low output impedance (open emitter), and a small signal swing which results in low EMI. PECL is ideal for driving $50 \Omega$ - and 100 2 -controlled impedance transmission lines. There are several techniques for terminating the PECL output: parallel termination-thevenin equivalent, parallel termination (3-resistor), and ACcoupled termination. Unused output pairs may be left floating. However, single-ended outputs must be terminated, or balanced.


Figure 5a. Parallel Termination-Thevenin Equivalent


## Notes:

1. Power-saving alternative to Thevenin termination.
2. Place termination resistors as close to destination inputs as possible.
3. $R b$ resistor sets the $D C$ bias voltage, equal to $V_{C C}-2 V$.
4. For 2.5 V systems, $\mathrm{R}_{\mathrm{b}}=19 \Omega$. For 3.3 V systems, $\mathrm{R}_{\mathrm{b}}=50 \Omega$.

Figure 5b. Parallel Termination (3-Resistor)

Related Product and Support Documentation

| Part Number | Function | Datasheet Link |
| :--- | :--- | :--- |
| SY89228U | 1 GHz Precision, LVPECL $\div 3, \div 5$ Clock <br> Divider with Fail-Safe Input and Internal <br> Termination |  |
| SY89229U | 1 GHz Precision, LVDS $\div 3, \div 5$ Clock Divider <br> with Fail-Safe Input and Internal Termination |  |
| SY89231U | 3.2 GHz Precision, LVDS $\div 3, \div 5$ Clock <br> Divider |  |
| HBW Solutions | New Products and Applications | www.micrel.com/product-info/products/solutions.shtml |

## Package Information




## TDP VIEW



SIDE VIEW

## NDTE:

1. ALL DIMENSIINS ARE IN MILLIMETERS
2. MAX. PACKAGE WARPAGE IS 0.05 mm
3. MAXIMUM ALLDWABE BURRS IS 0.076 mm IN ALL DIRECTIUNS
4. PIN \#1 ID DN TOP WILL BE LASER/INK MARKED.

合. APPLIED $\quad$ NLY F FOR TERMINALS.
6. APPLIED FOR EXPESED PAD AND TERMINALS.

## 16-Pin QFN

## Packages Notes:

1. Package meets Level 2 Moisture Sensitivity Classification.
2. All parts are dry-packed before shipment.
3. Exposed pad must be soldered to a ground for proper thermal management.

## MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA <br> TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http:/www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.
© 2007 Micrel. Inc.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Drivers \& Distribution category:
Click to view products by Microchip manufacturer:
Other Similar products are found below :
8501BYLF P9090-0NLGI8 854110AKILF 83210AYLF NB6VQ572MMNG HMC6832ALP5LETR 4RCD0232KC1ATG RS232-S5 6ES7390-1AF30-0AA0 CDCVF2505IDRQ1 NB7L572MNR4G SY100EP33VKG HMC7043LP7FETR ISPPAC-CLK5520V-01T100C EC4P-221-MRXD1 6EP1332-1SH71 6ES7211-1HE40-0XB0 AD246JN AD246JY AD9510BCPZ AD9510BCPZ-REEL7 AD9511BCPZ AD9511BCPZ-REEL7 AD9512BCPZ AD9512UCPZ-EP AD9514BCPZ AD9514BCPZ-REEL7 AD9515BCPZ AD9515BCPZ-REEL7 AD9572ACPZLVD AD9572ACPZPEC AD9513BCPZ-REEL7 ADCLK950BCPZ-REEL7 AD9553BCPZ HMC940LC4B CSPUA877ABVG8 9P936AFLFT 49FCT3805ASOG 49FCT805CTQG 74FCT3807ASOG 74FCT3807EQGI 74FCT388915TEPYG 853S012AKILF 853S013AMILF 853S058AGILF 8V79S680NLGI ISPPAC-CLK5312S-01TN48I ISPPAC-CLK5520V-01TN100I ISPPAC-
CLK5510V-01TN48C 83905AMLFT


[^0]:    Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

