## SY89871U



### 2.5GHz Any Diff. In-To-LVPECL Programmable Clock Divider/Fanout Buffer w/ Internal Termination

## General Description

The SY89871U is a $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ LVPECL output precision clock divider capable of accepting a high-speed differential clock input (AC or DC-coupled) CML, LVPECL, HSTL or LVDS clock input signal and dividing down the frequency using a programmable divider ratio to create a frequencylocked lower speed version of the input clock (Bank B). Available divider ratios are 2, 4, 8, and 16. In a typical 622 MHz clock system this would provide availability of $311 \mathrm{MHz}, 115 \mathrm{MHz}, 77 \mathrm{MHz}$, or 38 MHz auxiliary clock components.
The differential input buffer has a unique internal termination design that allows access to the termination network through a VT pin. This feature allows the device to easily interface to different logic standards. A $V_{\text {ref-AC }}$ reference is included for AC-coupled applications.
The SY89871U includes two phase-matched output banks. Bank A (QA) is a frequency-matched copy of the input. Bank B (QB0, QB1) is a divided down output of the input frequency. Bank A and Bank B maintain a matched delay independent of the divider setting.
Data sheets and support documentation can be found on Micrel's web site at: www.micrel.com.

## Typical Performance



United States Patent No. RE44,134
Precision Edge is a registered trademark of Micrel, Inc

## Features

- Two matched-delay outputs:
- Bank A: undivided pass-through (QA)
- Bank B: programmable divide by 2, 4, 8, 16 (QB0, QB1)
- Matched delay: all outputs have matched delay, independent of divider setting
- Guaranteed AC performance:
- >2.5GHz $\mathrm{f}_{\text {MAX }}$
- <250ps $t_{r} / t_{f}$
- <670ps $\mathrm{t}_{\text {pd }}$ (matched delay)
- <15ps within-device skew
- Low jitter design
- 231fs RMS phase jitter (Typ)
- Power supply 3.3V or 2.5V
- Unique patent-pending input termination and VT pin for DC- and AC- coupled inputs: any differential inputs (LVPECL, LVDS, CML, HSTL)
- TTL/CMOS inputs for select and reset
- 100K EP compatible LVPECL outputs
- Parallel programming capability
- Wide operating temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Available in 16-pin (3mm x 3mm) QFN package


## Applications

- OC-3 to OC-192 SONET/SDH applications
- Transponders
- Oscillators
- SONET/SDH line cards


## Functional Block Diagram



## Ordering Information

| Part Number | Package Type | Operating Range | Package Marking | Lead Finish |
| :---: | :---: | :---: | :---: | :---: |
| SY89871UMG $^{(2)}$ | QFN-16 | Industrial | $871 U$ with Pb-Free bar line indicator | NiPdAu Pb-Free |
| SY89871UMGTR $^{(1,2)}$ | QFN-16 | Industrial | $871 U$ with Pb-Free bar line indicator | NiPdAu Pb-Free |

Note:

1. Contact factory for die availability. Dice are guaranteed at $\mathrm{TA}=25^{\circ} \mathrm{C}$, DC Electricals only.
2. Tape and Reel.

## Pin Configuration



## Pin Description

| Pin Number | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1, 2, 3, 4 | $\begin{aligned} & \text { QB0, /QB0 } \\ & \text { QB1, /QB1 } \end{aligned}$ | Differential Buffered Output Clocks: The differential output is a divided-down version of the input frequency and has a matched output delay with Bank A. Divided by $2,4,8$, or 16 . See "Truth Table." Unused output pairs may be left floating. |
| 5, 6 | QA, /QA | Differential Buffered Undivided Output Clock. |
| 7, 14 | VCC | Positive Power Supply: Bypass with $0.1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ low ESR capacitors. |
| 8 | /RESET | Output Reset: Internal $25 \mathrm{~K} \Omega$ pull-up. Logic LOW will reset the divider select. See "Truth Table." Input threshold is $\mathrm{V}_{\mathrm{CC}} / 2$. |
| 12, 9 | IN, /IN | Differential Input: Internal $50 \Omega$ termination resistors to VT input. See "Input Interface Applications" section. |
| 10 | VREF-AC | Reference Voltage: Equal to $\mathrm{V}_{\mathrm{CC}}-1.4 \mathrm{~V}$ (approx.), and used for AC-coupled applications. For DC-coupled applications, VREF-AC is normally left floating. Maximum sink/source current is 0.5 mA . See "Input Interface Applications" section. |
| 11 | VT | Input Termination Center-Tap: Each side of differential input pair terminates to this pin. The VT pin provides a center tap to a termination network for maximum interface flexibility. For CML and LVDS inputs, leave this pin floating. See "Input Interface Application" section. |
| 13 | GND | Ground. |
| 15, 16 | S1, S0 | Select Pins: See "Truth Table." LVTTL/CMOS logic levels. Internal $25 \mathrm{~K} \Omega$ pull-up resistor. Logic HIGH if left unconnected (divided by 16 mode). $\mathrm{S} 0=\mathrm{LSB}$. Input threshold is $\mathrm{V}_{\mathrm{CC}} / 2$. |

## Truth Table

| /RESET | S1 | S0 | Bank A Output | Bank B Outputs |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | Input Clock | Input Clock $\div 2$ |
| 1 | 0 | 1 | Input Clock | Input Clock $\div 4$ |
| 1 | 1 | 0 | Input Clock | Input Clock $\div 8$ |
| 1 | 1 | Input Clock | Input Clock $\div 16$ |  |
| 0 | X | Input Clock | $\mathrm{QB}=\mathrm{LOW}, / \mathrm{QB}=\mathrm{HIGH}$ |  |



Absolute Maximum Ratings ${ }^{(1)}$
Supply Voltage ( $\mathrm{V}_{\mathrm{cc}}$ ).................................... -0.5 V to +4.0 V
Input Voltage ( $\mathrm{V}_{\text {IN }}$ )
-0.5 V to $\mathrm{V}_{\mathrm{Cc}}+0.3 \mathrm{~V}$

Surge ............................................................... 100 mA
$\mathrm{V}_{\mathrm{T}}$ Current ( $\mathrm{I}_{\mathrm{V} T}$ )...................................................... $\pm 100 \mathrm{~mA}$
Input Current IN, /IN (IIN) .......................................... $\pm 50 \mathrm{~mA}$
$R_{\text {Ref-ac }}$ Sink/Source Current (IVref-AC)........................ $\pm 2 m A$
Lead Temperature (soldering, 20 sec.)...................... $260^{\circ} \mathrm{C}$
Storage Temperature ( $\mathrm{T}_{\mathrm{s}}$ ).......................... $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## Operating Ratings ${ }^{(2)}$

Supply Voltage ( $\mathrm{V}_{\mathrm{CC}}$ )............................. +2.375 V to +3.63 V
Ambient Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$......................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Package Thermal Resistance ${ }^{(3)}$
QFN ( $\theta_{\mathrm{JA}}$ )
Still-Air ........................................................... $60^{\circ} \mathrm{C} / \mathrm{W}$
500lfpm ........................................................ $54^{\circ} \mathrm{C} / \mathrm{W}$
QFN ( $\psi_{\mathrm{JB}}$ )
Junction-to-board......................................... $38^{\circ} \mathrm{C} / \mathrm{W}$

## DC Electrical Characteristics ${ }^{(4)}$

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply Voltage |  | 2.37 |  | 3.60 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | No load, max $\mathrm{V}_{\mathrm{CC}}$ |  | 50 | 75 | mA |
| $\mathrm{R}_{\mathrm{IN}}$ | Differential Input Resistance, (IN-to-/IN) |  | 90 | 100 | 110 | $\Omega$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage, (IN-to-/IN) |  | 0.1 |  | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage, (IN-to-/IN) |  | -0.3 |  | $\mathrm{~V}_{\mathrm{IH}}-0.1$ | V |
| $\mathrm{~V}_{\text {IN }}$ | Input Voltage Swing | Note 5 | 0.1 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {DIFF_IN }}$ | Differential Input Voltage Swing | Notes 5, 6 | 0.2 |  |  | V |
| $\left\|l_{\text {IN }}\right\|$ | Input Current, (IN-to-/IN) | Note 7 |  |  | 45 | mA |
| $\mathrm{~V}_{\text {REF_AC }}$ | Reference Voltage |  | $\mathrm{V}_{\mathrm{CC}}-1.525$ | $\mathrm{~V}_{\mathrm{CC}}-1.425$ | $\mathrm{~V}_{\mathrm{CC}}-1.325$ | V |

## Notes:

1. Permanent device damage may occur if ratings in the "Absolute Maximum Ratings" sections are exceeded. This is a stress rating only and functional operation is not implied for conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Junction-to-board resistance assumes exposed pad is soldered (or equivalent) to the device's most Negative potential on the PCB.
4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
5. See "Timing Diagram" for VIN definition. VIN (max.) is specified when VT is floating.
6. See "Typical Operating Characteristics" section for VDIFF definition.
7. Due to the internal termination (see "Input Buffer Structure" section) the input current depends on the applied voltages at IN, /IN and VT inputs. Do not apply a combination of voltages that causes the input current to exceed the maximum limit.
(100KEP) LVPECL DC Electrical Characteristics ${ }^{(8)}$
$\mathrm{VCC}=3.3 \mathrm{~V} \pm 10 \%$ or $2.5 \mathrm{~V} \pm 5 \% ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, R_{L}=50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage |  | $\mathrm{V}_{\mathrm{CC}}-1.145$ | $\mathrm{~V}_{\mathrm{CC}}-1.020$ | $\mathrm{~V}_{\mathrm{CC}}-0.895$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage |  | $\mathrm{V}_{\mathrm{CC}}-1.945$ | $\mathrm{~V}_{\mathrm{CC}}-1.820$ | $\mathrm{~V}_{\mathrm{CC}}-1.695$ | V |
| $\mathrm{~V}_{\text {OUT }}$ | Output Voltage Swing |  | 550 | 800 | 1050 | mV |
| $\mathrm{V}_{\text {DIFF_OUT }}$ | Differential Output Voltage Swing |  | 1.10 | 1.6 | 2.1 | V |

## LVTTL/ LVCMOS DC Electrical Characteristics ${ }^{(8)}$

$\mathrm{VCC}=3.3 \mathrm{~V} \pm 10 \%$ or $2.5 \mathrm{~V} \pm 5 \% ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input LOW Voltage |  |  |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH Current |  | -125 |  | 20 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input LOW Current |  |  |  | -300 | $\mu \mathrm{~A}$ |

## Note:

8. The circuit is designed to meet the DC specification s shown in the above table after thermal equilibrium has been established. Parameters are for $\mathrm{VCC}=2.5 \mathrm{~V}$. They vary $1: 1$ with VCC.

## AC Electrical Characteristics ${ }^{(9)}$

$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 10 \%$ or $2.5 \mathrm{~V} \pm 5 \% ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise stated.

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {max }}$ | Maximum Output Toggle Frequency | Output Swing $\geq 400 \mathrm{mV}$ | 2.5 |  |  | GHz |
|  | Maximum Input Frequency | Note10 | 3.2 |  |  | GHz |
| $\mathrm{t}_{\mathrm{PD}}$ | Differential Propagation Delay IN-to_QA or QB | Input Swing < 400mV | 460 | 580 | 710 | ps |
|  |  | Input Swing $\geq 400 \mathrm{mV}$ | 420 | 550 | 670 | ps |
| $\mathrm{t}_{\text {SKEW }}$ | Within-Device Skew (Differential) QB0-to-QB1 | Note 11 |  | 7 | 15 | ps |
|  | Within-Device Skew (Differential) QA-to-QB | Note 11 |  | 12 | 30 | ps |
|  | Part-to-Part Skew (Differential) | Note 11 |  |  | 250 | ps |
| $\mathrm{t}_{\text {JITER }}$ | RMS Phase Jitter | Output $=622 \mathrm{MHz}$ Integration Range 1.875MHz-20MHz |  | 231 |  | fs |
| $\mathrm{t}_{\mathrm{RR}}$ | Reset Recovery Time |  | 600 |  |  | Ps |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Output Rise/Fall Times (20\% to 80\%) |  | 70 | 150 | 250 | ps |

## Notes:

9. Measured with 400 mV input signal, $50 \%$ duty cycle, all loading with $50 \Omega$ to $\mathrm{V}_{c c}-2 \mathrm{~V}$, unless otherwise stated.
10. Bank $A$ (pass-through) maximum frequency is limited by the output stage. Bank $B$ (input-0to-iinput $\div 2, \div 4, \div 8, \div 16$ ) can accept an input frequency $>3 \mathrm{GHz}$, while Bank A will be slew rate limited.
11. Skew is measured between outputs under identical transitions.

## Timing Diagram



## Typical Operating Characteristics

$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=400 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$, unless otherwise stated.







## Definition of Single-Ended and Differential Swing



Figure 1a. Single-Ended Swing

## Input Buffer Structure



Figure 2a. Simplified Differential Input Buffer


Figure 1b. Differential Swing


Figure 2b. Simplified TTL/CMOS Input Buffer

## Input Interface Applications



Figure 3a. DC-Coupled CML Input


Note:
For $3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{pd}}=100 \mathrm{~W}$.
For $2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{pd}}=50 \mathrm{~W}$.
Figure 3d. AC-Coupled PECL Input Interface


Figure 3b. AC-Coupled CML Input Interface


Figure 3e. LVDS Input Interface


Note:
For $3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{pd}}=50 \mathrm{~W}$.
For $2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{pd}}=19 \mathrm{~W}$.
Figure 3c. DC-Coupled PECL Input Interface


Figure 3f. HSTL Input Interface

Related Product and Support Documentation

| Part Number | Function | Data Sheet Link |
| :--- | :--- | :--- |
| SY89874U | 2.5GHz Any Diff. In-to-LVPECL <br> Programmable Clock Divider and 1:2 <br> Fanout Buffer w/Internal Termination | http://www.micrel.com/product-info/products/sy8987u.shtml |
| HBW <br> Solutions | New Products and Applications | http://www.micrel.com/product-info/products/solutions.shtml |

## LVPECL Output Termination Recommendations



Figure 4a. Parallel Termination-Thevenin Equivalent


Figure 4b. Three-Resistor "Y-Termination"

## Notes:

1. Power-saving alternative to Thevenin termination.
2. Place termination resistors as close to destination inputs as possible.
3. $R b$ resistor sets the $D C$ bias voltage, equal to $V_{T}$. For +3.3 V systems $R_{b}=46 \Omega$ to $50 \Omega$. For +2.5 V systems $R_{b}=19 \Omega$.
4. C 1 is an optional bypass capacitor intended to compensate for any $\mathrm{t}_{\mathrm{r}} / \mathrm{t}_{\mathrm{f}}$ mismatches.


Figure 4c. Terminating Unused I/O

## Notes:

1. Unused output (/Q) must be terminated to balance the output.
2. For +2.5 V systems: $\mathrm{R} 1=250 \Omega, \mathrm{R} 2=62.5 \Omega$, $\mathrm{R} 3=1.25 \mathrm{k} \Omega, \mathrm{R} 4=1.2 \mathrm{k} \Omega$.

## Package Information




BOTTDM VIEW

NOTE:

1. ALL DImENSIIONS ARE IN mILLImETERS.
2. MAX. PACKAGE WARPAGE IS 0.05 mm .
3. MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS
4. PIN \#I ID IN TOP WILL BE LASER/IÑK MARKED.

## 16-Pin Package Type (QFN)

## MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA <br> TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

- Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.


## Revision Template History

| Date | Change Description/Edits by: | Rev. |
| :--- | :--- | :---: |
| $8 / 4 / 10$ | Added new paragraph to disclaimer in boiler plate. Per Colin Sturt. M.Galvan | 14 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Clock Drivers \& Distribution category:
Click to view products by Microchip manufacturer:
Other Similar products are found below :
8501BYLF P9090-0NLGI8 854110AKILF 83210AYLF NB6VQ572MMNG HMC6832ALP5LETR 4RCD0232KC1ATG RS232-S5 6ES7390-1AF30-0AA0 CDCVF2505IDRQ1 NB7L572MNR4G SY100EP33VKG HMC7043LP7FETR ISPPAC-CLK5520V-01T100C EC4P-221-MRXD1 6EP1332-1SH71 6ES7211-1HE40-0XB0 AD246JN AD246JY AD9510BCPZ AD9510BCPZ-REEL7 AD9511BCPZ AD9511BCPZ-REEL7 AD9512BCPZ AD9512UCPZ-EP AD9514BCPZ AD9514BCPZ-REEL7 AD9515BCPZ AD9515BCPZ-REEL7 AD9572ACPZLVD AD9572ACPZPEC AD9513BCPZ-REEL7 ADCLK950BCPZ-REEL7 AD9553BCPZ HMC940LC4B CSPUA877ABVG8 9P936AFLFT 49FCT3805ASOG 49FCT805CTQG 74FCT3807ASOG 74FCT3807EQGI 74FCT388915TEPYG 853S012AKILF 853S013AMILF 853S058AGILF 8V79S680NLGI ISPPAC-CLK5312S-01TN48I ISPPAC-CLK5520V-01TN100I ISPPAC-
CLK5510V-01TN48C 83905AMLFT

