

# DDR2 SDRAM VLP Mini-RDIMM

**MT18HVS25672PKZ – 2GB**


**MT18HVS51272PKZ – 4GB**

## Features

- 244-pin, very low profile mini-registered dual in-line memory module (VLP Mini-RDIMM)
- Fast data transfer rates: PC2-3200, PC2-4200, PC2-5300, or PC2-6400
- 2GB (256 Meg x 72) or 4GB (512 Meg x 72)
- Supports ECC error detection and correction
- Dual-rank, TwinDie™ (2COB) DRAM devices
- $V_{DD} = V_{DDQ} = 1.8V$
- $V_{DDSPD} = 1.7-3.6V$
- JEDEC-standard 1.8V I/O (SSTL\_18-compatible)
- Differential data strobe (DQS, DQS#) option
- 4n-bit prefetch architecture
- Multiple internal device banks for concurrent operation
- Programmable CAS# latency (CL)
- Posted CAS# additive latency (AL)
- WRITE latency = READ latency - 1 t<sub>CK</sub>
- Programmable burst lengths (BL): 4 or 8
- Adjustable data-output drive strength
- 64ms, 8192-cycle refresh
- On-die termination (ODT)
- Serial presence-detect (SPD) with EEPROM
- Gold edge contacts
- Halogen-free

**Figure 1: 244-Pin VLP Mini-RDIMM**

Module height: 18.2mm (0.72 in)



## Options

- Parity
- Operating temperature
  - Commercial ( $0^{\circ}C \leq T_A \leq +70^{\circ}C$ )
  - Industrial ( $-40^{\circ}C \leq T_A \leq +85^{\circ}C$ )<sup>1</sup>
- Package
  - 244-pin DIMM (halogen-free)
- Frequency/CL<sup>2</sup>
  - 2.5ns @ CL = 5 (DDR2-800)<sup>3</sup>
  - 2.5ns @ CL = 6 (DDR2-800)
  - 3.0ns @ CL = 5 (DDR2-667)

## Marking

P  
None  
I  
Z  
-80E  
-800  
-667

- Notes:
1. Contact Micron for industrial temperature module offerings.
  2. CL = CAS (READ) latency; registered mode will add one clock cycle to CL.
  3. Not available in 4GB module density.

**Table 1: Key Timing Parameters**

Speed Grade	Industry Nomenclature	Data Rate (MT/s)				t <sub>RCD</sub> (ns)	t <sub>RP</sub> (ns)	t <sub>RC</sub> (ns)
		CL = 6	CL = 5	CL = 4	CL = 3			
-80E	PC2-6400	800	800	533	400	12.5	12.5	55
-800	PC2-6400	800	667	533	400	15	15	55
-667	PC2-5300	–	667	553	400	15	15	55
-53E	PC2-4200	–	–	553	400	15	15	55
-40E	PC2-3200	–	–	400	400	15	15	55



**Table 2: Addressing**

Parameter	2GB	4GB
Refresh count	8K	8K
Row address	16K A[13:0]	32K A[14:0]
Device bank address	8 BA[2:0]	8 BA[2:0]
Device configuration	2Gb TwinDie (256 Meg x 8)	4Gb TwinDie (512 Meg x 8)
Column address	1K A[9:0]	1K A[9:0]
Module rank address	2 S#[1:0]	2 S#[1:0]

**Table 3: Part Numbers and Timing Parameters – 2GB**

Base device: MT47H256M8,<sup>1</sup> 2Gb TwinDie DDR2 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MT18HVS25672PK(I)Z-80E__	2GB	256 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT18HVS25672PK(I)Z-800__	2GB	256 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT18HVS25672PK(I)Z-667__	2GB	256 Meg x 72	5.3 GB/s	3.0ns/800 MT/s	5-5-5

**Table 4: Part Numbers and Timing Parameters – 4GB**

Base device: MT47H512M8,<sup>1</sup> 4Gb TwinDie DDR2 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MT18HVS51272PK(I)Z-800__	4GB	512 Meg x 72	6.4 GB/s	2.5ns/800 MT/s	6-6-6
MT18HVS51272PK(I)Z-667__	4GB	512 Meg x 72	5.3 GB/s	3.0ns/800 MT/s	5-5-5

- Notes:
1. Data sheets for the base device can be found on Micron’s Web site.
  2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT18HVS25672PKZ-80EH1.



## Pin Assignments

Table 5: Pin Assignments

244-Pin VLP Mini-RDIMM Front								244-Pin VLP Mini-RDIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V <sub>REF</sub>	32	V <sub>SS</sub>	63	V <sub>DDQ</sub>	94	DQS5#	123	V <sub>SS</sub>	154	DQ28	185	A3	216	NF/ RDQS5#
2	V <sub>SS</sub>	33	DQ24	64	A2	95	DQS5	124	DQ4	155	DQ29	186	A1	217	V <sub>SS</sub>
3	DQ0	34	DQ25	65	V <sub>DD</sub>	96	V <sub>SS</sub>	125	DQ5	156	V <sub>SS</sub>	187	V <sub>DD</sub>	218	DQ46
4	DQ1	35	V <sub>SS</sub>	66	V <sub>SS</sub>	97	DQ42	126	V <sub>SS</sub>	157	DM3/ RDQS3	188	CK0	219	DQ47
5	V <sub>SS</sub>	36	DQS3#	67	V <sub>SS</sub>	98	DQ43	127	DM0/ RDQS0	158	NF/ RDQS3#	189	CK0#	220	V <sub>SS</sub>
6	DQS0#	37	DQS3	68	Par_In	99	V <sub>SS</sub>	128	NF/ RDQS0#	159	V <sub>SS</sub>	190	V <sub>DD</sub>	221	DQ52
7	DQS0	38	V <sub>SS</sub>	69	V <sub>DD</sub>	100	DQ48	129	V <sub>SS</sub>	160	DQ30	191	A0	222	DQ53
8	V <sub>SS</sub>	39	DQ26	70	A10	101	DQ49	130	DQ6	161	DQ31	192	BA1	223	V <sub>SS</sub>
9	DQ2	40	DQ27	71	BA0	102	V <sub>SS</sub>	131	DQ7	162	V <sub>SS</sub>	193	V <sub>DD</sub>	224	NC
10	DQ3	41	V <sub>SS</sub>	72	V <sub>DD</sub>	103	SA2	132	V <sub>SS</sub>	163	CB4	194	RAS#	225	NC
11	V <sub>SS</sub>	42	CB0	73	WE#	104	NC	133	DQ12	164	CB5	195	V <sub>DDQ</sub>	226	V <sub>SS</sub>
12	DQ8	43	CB1	74	V <sub>DDQ</sub>	105	V <sub>SS</sub>	134	DQ13	165	V <sub>SS</sub>	196	S0#	227	DM6/ RDQS6
13	DQ9	44	V <sub>SS</sub>	75	CAS#	106	DQS6#	135	V <sub>SS</sub>	166	DM8/ RDQS8	197	V <sub>DDQ</sub>	228	NF/ RDQS6#
14	V <sub>SS</sub>	45	DQS8#	76	V <sub>DDQ</sub>	107	DQS6	136	DM1/ RDQS1	167	NF/ RDQS8#	198	ODT0	229	V <sub>SS</sub>
15	DQS1#	46	DQS8	77	S1#	108	V <sub>SS</sub>	137	NF/ RDQS1#	168	V <sub>SS</sub>	199	A13	230	DQ54
16	DQS1	47	V <sub>SS</sub>	78	ODT1	109	DQ50	138	V <sub>SS</sub>	169	CB6	200	V <sub>DD</sub>	231	DQ55
17	V <sub>SS</sub>	48	CB2	79	V <sub>DDQ</sub>	110	DQ51	139	NC	170	CB7	201	NC	232	V <sub>SS</sub>
18	RESET#	49	CB3	80	NC	111	V <sub>SS</sub>	140	NC	171	V <sub>SS</sub>	202	V <sub>SS</sub>	233	DQ60
19	NC	50	V <sub>SS</sub>	81	V <sub>SS</sub>	112	DQ56	141	V <sub>SS</sub>	172	NC	203	DQ36	234	DQ61
20	V <sub>SS</sub>	51	NC	82	DQ32	113	DQ57	142	DQ14	173	V <sub>DDQ</sub>	204	DQ37	235	V <sub>SS</sub>
21	DQ10	52	V <sub>DDQ</sub>	83	DQ33	114	V <sub>SS</sub>	143	DQ15	174	CKE1	205	V <sub>SS</sub>	236	DM7/ RDQS7
22	DQ11	53	CKE0	84	V <sub>SS</sub>	115	DQS7#	144	V <sub>SS</sub>	175	V <sub>DD</sub>	206	DM4/ RDQS4	237	NF/ RDQS7#
23	V <sub>SS</sub>	54	V <sub>DD</sub>	85	DQS4#	116	DQS7	145	DQ20	176	A15	207	NF/ RDQS4#	238	V <sub>SS</sub>
24	DQ16	55	BA2	86	DQS4	117	V <sub>SS</sub>	146	DQ21	177	A14	208	V <sub>SS</sub>	239	DQ62
25	DQ17	56	Err_Out#	87	V <sub>SS</sub>	118	DQ58	147	V <sub>SS</sub>	178	V <sub>DDQ</sub>	209	DQ38	240	DQ63
26	V <sub>SS</sub>	57	V <sub>DDQ</sub>	88	DQ34	119	DQ59	148	DM2/ RDQS2	179	A12	210	DQ39	241	V <sub>SS</sub>
27	DQS2#	58	A11	89	DQ35	120	V <sub>SS</sub>	149	NF/ RDQS2#	180	A9	211	V <sub>SS</sub>	242	SDA
28	DQS2	59	A7	90	V <sub>SS</sub>	121	SA0	150	V <sub>SS</sub>	181	V <sub>DD</sub>	212	DQ44	243	SCL



## 2GB, 4GB (x72, ECC, DR) 244-Pin DDR2 VLP Mini-RDIMM Pin Assignments

**Table 5: Pin Assignments (Continued)**

244-Pin VLP Mini-RDIMM Front								244-Pin VLP Mini-RDIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
29	V <sub>SS</sub>	60	V <sub>DD</sub>	91	DQ40	122	SA1	151	DQ22	182	A8	213	DQ45	244	V <sub>DDSPD</sub>
30	DQ18	61	A5	92	DQ41			152	DQ23	183	A6	214	V <sub>SS</sub>		
31	DQ19	62	A4	93	V <sub>SS</sub>			153	V <sub>SS</sub>	184	V <sub>DDQ</sub>	215	DM5/ RDQ5		

### Pin Descriptions

The pin description table below is a comprehensive list of all possible pins for all DDR2 modules. All pins listed may not be supported on this module. See Pin Assignments for information specific to this module.

**Table 6: Pin Descriptions**


Symbol	Type	Description
Ax	Input	<b>Address inputs:</b> Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments Table for density-specific addressing information.
BAx	Input	<b>Bank address inputs:</b> Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, and MR3) is loaded during the LOAD MODE command.
CKx, CK#x	Input	<b>Clock:</b> Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx	Input	<b>Clock enable:</b> Enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DDR2 SDRAM.
DMx	Input	<b>Data mask (x8 devices only):</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. Although DM pins are input-only, DM loading is designed to match that of the DQ and DQS pins.
ODTx	Input	<b>On-die termination:</b> Enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR2 SDRAM. When enabled in normal operation, ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input will be ignored if disabled via the LOAD MODE command.
Par_In	Input	<b>Parity input:</b> Parity bit for Ax, RAS#, CAS#, and WE#.
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with S#) define the command being entered.
RESET#	Input	<b>Reset:</b> Asynchronously forces all registered outputs LOW when RESET# is LOW. This signal can be used during power-up to ensure that CKE is LOW and DQ are High-Z.
S#x	Input	<b>Chip select:</b> Enables (registered LOW) and disables (registered HIGH) the command decoder.
SAx	Input	<b>Serial address inputs:</b> Used to configure the SPD EEPROM address range on the I <sup>2</sup> C bus.
SCL	Input	<b>Serial clock for SPD EEPROM:</b> Used to synchronize communication to and from the SPD EEPROM on the I <sup>2</sup> C bus.
CBx	I/O	<b>Check bits.</b> Used for system error detection and correction.
DQx	I/O	<b>Data input/output:</b> Bidirectional data bus.
DQSx, DQS#x	I/O	<b>Data strobe:</b> Travels with the DQ and is used to capture DQ at the DRAM or the controller. Output with read data; input with write data for source synchronous operation. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.

**Table 6: Pin Descriptions (Continued)**

Symbol	Type	Description
SDA	I/O	<b>Serial data:</b> Used to transfer addresses and data into and out of the SPD EEPROM on the I <sup>2</sup> C bus.
RDQSx, RDQS#x	Output	<b>Redundant data strobe (x8 devices only):</b> RDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When RDQS is enabled, RDQS is output with read data only and is ignored during write data. When RDQS is disabled, RDQS becomes data mask (see DMx). RDQS# is only used when RDQS is enabled and differential data strobe mode is enabled.
Err_Out#	Output (open drain)	<b>Parity error output:</b> Parity error found on the command and address bus.
V <sub>DD</sub> /V <sub>DDQ</sub>	Supply	<b>Power supply:</b> 1.8V ±0.1V. The component V <sub>DD</sub> and V <sub>DDQ</sub> are connected to the module V <sub>DD</sub> .
V <sub>DDSPD</sub>	Supply	<b>SPD EEPROM power supply:</b> 1.7–3.6V.
V <sub>REF</sub>	Supply	<b>Reference voltage:</b> V <sub>DD</sub> /2.
V <sub>SS</sub>	Supply	Ground.
NC	–	<b>No connect:</b> These pins are not connected on the module.
NF	–	<b>No function:</b> These pins are connected within the module, but provide no functionality.
NU	–	<b>Not used:</b> These pins are not used in specific module configurations/operations.
RFU	–	Reserved for future use.

## Functional Block Diagram

Figure 2: Functional Block Diagram



## General Description

DDR2 SDRAM modules are high-speed, CMOS dynamic random access memory modules that use internally configured 4 or 8-bank DDR2 SDRAM devices. DDR2 SDRAM modules use DDR architecture to achieve high-speed operation. DDR2 architecture is essentially a  $4n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR2 SDRAM module effectively consists of a single  $4n$ -bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding  $n$ -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR2 modules use two sets of differential signals: DQS, DQS# to capture data and CK and CK# to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals. A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM device during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR2 SDRAM modules operate from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

## Serial Presence-Detect EEPROM Operation

DDR2 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard I<sup>2</sup>C bus using the DIMM's SCL (clock) SDA (data), and SA (address) pins. Write protect (WP) is connected to V<sub>SS</sub>, permanently disabling hardware write protection.

## Register and PLL Operation

DDR2 SDRAM modules operate in registered mode, where the command/address input signals are latched in the registers on the rising clock edge and sent to the DDR2 SDRAM devices on the following rising clock edge (data access is delayed by one clock cycle). A phase-lock loop (PLL) on the module receives and redrives the differential clock signals (CK, CK#) to the DDR2 SDRAM devices. The registers and PLL minimize system and clock loading. PLL clock timing is defined by JEDEC specifications and ensured by use of the JEDEC clock reference board. Registered mode will add one clock cycle to CL.

## Parity Operations

The registering clock driver can accept a parity bit from the system's memory controller, providing even parity for the control, command, and address bus. Parity errors are flagged on the Err\_Out# pin. Systems not using parity are expected to function without issue if Par\_In and Err\_Out# are left as no connects (NC) to the system.





## Electrical Specifications

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

**Table 7: Absolute Maximum Ratings**

Symbol	Parameter	Min	Max	Units	
$V_{DD}/V_{DDQ}$	$V_{DD}/V_{DDQ}$ supply voltage relative to $V_{SS}$	-0.5	2.3	V	
$V_{IN}, V_{OUT}$	Voltage on any pin relative to $V_{SS}$	-0.5	2.3	V	
$I_I$	Input leakage current; Any input $0V \leq V_{IN} \leq V_{DD}$ ; $V_{REF}$ input $0V \leq V_{IN} \leq 0.95V$ ; (All other pins not under test = 0V)	Command/Address RAS#, CAS#, WE# S#, CKE, ODT, BA	-5	5	$\mu A$
		CK, CK#	-250	250	
		DM	-10	10	
$I_{OZ}$	Output leakage current; $0V \leq V_{OUT} \leq V_{DDQ}$ ; DQs and ODT are disabled	-10	10	$\mu A$	
$I_{VREF}$	$V_{REF}$ leakage current; $V_{REF}$ = valid $V_{REF}$ level	-36	36	$\mu A$	
$T_A$	Module ambient operating temperature	Commercial	0	70	$^{\circ}C$
		Industrial	-40	85	$^{\circ}C$
$T_C^1$	DDR2 SDRAM device operating case temperature <sup>2</sup>	Commercial	0	85	$^{\circ}C$
		Industrial	-40	95	$^{\circ}C$

- Notes: 1. The refresh rate is required to double when  $T_C$  exceeds  $85^{\circ}C$ .  
2. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.



## DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR2 component data sheets. Component specifications are available on Micron's Web site. Module speed grades correlate with component speed grades.

**Table 8: Module and Component Speed Grades**

DDR2 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade
-1GA	-187E
-80E	-25E
-800	-25
-667	-3
-53E	-37E
-40E	-5E

## Design Considerations

### Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

### Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



## I<sub>DD</sub> Specifications

**Table 9: DDR2 I<sub>DD</sub> Specifications and Conditions – 2GB (Die Revision H)**

Values are shown for the MT47H256M8 DDR2 SDRAM only and are computed from values specified in the 2Gb TwinDie (256 Meg x 8) component data sheet

Parameter	Symbol	-80E/ -800	-667	Units	
<b>Operating one bank active-precharge current:</b> $t_{CK} = t_{CK} (I_{DD})$ , $t_{RC} = t_{RC} (I_{DD})$ , $t_{RAS} = t_{RAS} \text{ MIN} (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I <sub>CDD0</sub>	648	603	mA	
<b>Operating one bank active-read-precharge current:</b> I <sub>OUT</sub> = 0mA; BL = 4, CL = CL (I <sub>DD</sub> ), AL = 0; $t_{CK} = t_{CK} (I_{DD})$ , $t_{RC} = t_{RC} (I_{DD})$ , $t_{RAS} = t_{RAS} \text{ MIN} (I_{DD})$ , $t_{RCD} = t_{RCD} (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as I <sub>DD4W</sub>	I <sub>CDD1</sub>	738	693	mA	
<b>Precharge power-down current:</b> All device banks idle; $t_{CK} = t_{CK} (I_{DD})$ ; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I <sub>CDD2P</sub>	126	126	mA	
<b>Precharge quiet standby current:</b> All device banks idle; $t_{CK} = t_{CK} (I_{DD})$ ; CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	I <sub>CDD2Q</sub>	279	279	mA	
<b>Precharge standby current:</b> All device banks idle; $t_{CK} = t_{CK} (I_{DD})$ ; CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching	I <sub>CDD2N</sub>	315	279	mA	
<b>Active power-down current:</b> All device banks open; $t_{CK} = t_{CK} (I_{DD})$ ; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I <sub>CDD3P</sub>	Fast PDN exit MR[12] = 0	243	198	mA
		Slow PDN exit MR[12] = 1	153	153	mA
<b>Active standby current:</b> All device banks open; $t_{CK} = t_{CK} (I_{DD})$ , $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$ , $t_{RP} = t_{RP} (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I <sub>CDD3N</sub>	360	333	mA	
<b>Operating burst write current:</b> All device banks open; Continuous burst writes; BL = 4, CL = CL (I <sub>DD</sub> ), AL = 0; $t_{CK} = t_{CK} (I_{DD})$ , $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$ , $t_{RP} = t_{RP} (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I <sub>CDD4W</sub>	1188	1098	mA	
<b>Operating burst read current:</b> All device banks open; Continuous burst read, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL (I <sub>DD</sub> ), AL = 0; $t_{CK} = t_{CK} (I_{DD})$ , $t_{RAS} = t_{RAS} \text{ MAX} (I_{DD})$ , $t_{RP} = t_{RP} (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I <sub>CDD4R</sub>	1143	1053	mA	
<b>Burst refresh current:</b> $t_{CK} = t_{CK} (I_{DD})$ ; REFRESH command at every $t_{RFC} (I_{DD})$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I <sub>CDD5</sub>	1368	1323	mA	
<b>Self refresh current:</b> CK and CK# at 0V; CKE ≤ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating	I <sub>CDD6</sub>	126	126	mA	
<b>Operating bank interleave read current:</b> All device banks interleaving reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL (I <sub>DD</sub> ), AL = $t_{RCD} (I_{DD}) - 1 \times t_{CK} (I_{DD})$ ; $t_{CK} = t_{CK} (I_{DD})$ , $t_{RC} = t_{RC} (I_{DD})$ , $t_{RRD} = t_{RRD} (I_{DD})$ , $t_{RCD} = t_{RCD} (I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching	I <sub>CDD7</sub>	1953	1728	mA	

**Table 10: DDR2 I<sub>DD</sub> Specifications and Conditions – 4GB (Die Revision C)**

Values are shown for the MT47H512M8 DDR2 SDRAM only and are computed from values specified in the 4Gb TwinDie (512 Meg x 8) component data sheet

Parameter	Symbol	-80E/ -800	-667	Units	
<b>Operating one bank active-precharge current:</b> $t_{CK} = t_{CK}(I_{DD})$ , $t_{RC} = t_{RC}(I_{DD})$ , $t_{RAS} = t_{RAS\ MIN}(I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I <sub>CDD0</sub>	783	738	mA	
<b>Operating one bank active-read-precharge current:</b> I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>DD</sub> ), AL = 0; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RC} = t_{RC}(I_{DD})$ , $t_{RAS} = t_{RAS\ MIN}(I_{DD})$ , $t_{RCD} = t_{RCD}(I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as I <sub>DD4W</sub>	I <sub>CDD1</sub>	882	828	mA	
<b>Precharge power-down current:</b> All device banks idle; $t_{CK} = t_{CK}(I_{DD})$ ; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I <sub>CDD2P</sub>	216	216	mA	
<b>Precharge quiet standby current:</b> All device banks idle; $t_{CK} = t_{CK}(I_{DD})$ ; CKE is HIGH, S# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating	I <sub>CDD2Q</sub>	378	333	mA	
<b>Precharge standby current:</b> All device banks idle; $t_{CK} = t_{CK}(I_{DD})$ ; CKE is HIGH, S# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching	I <sub>CDD2N</sub>	423	378	mA	
<b>Active power-down current:</b> All device banks open; $t_{CK} = t_{CK}(I_{DD})$ ; CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	I <sub>CDD3P</sub>	Fast PDN exit MR[12] = 0	333	333	mA
		Slow PDN exit MR[12] = 1	234	234	
<b>Active standby current:</b> All device banks open; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RAS} = t_{RAS\ MAX}(I_{DD})$ , $t_{RP} = t_{RP}(I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I <sub>CDD3N</sub>	558	513	mA	
<b>Operating burst write current:</b> All device banks open; Continuous burst writes; BL = 4, CL = CL(I <sub>DD</sub> ), AL = 0; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RAS} = t_{RAS\ MAX}(I_{DD})$ , $t_{RP} = t_{RP}(I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I <sub>CDD4W</sub>	1278	1098	mA	
<b>Operating burst read current:</b> All device banks open; Continuous burst read, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>DD</sub> ), AL = 0; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RAS} = t_{RAS\ MAX}(I_{DD})$ , $t_{RP} = t_{RP}(I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching	I <sub>CDD4R</sub>	1278	1098	mA	
<b>Burst refresh current:</b> $t_{CK} = t_{CK}(I_{DD})$ ; REFRESH command at every $t_{RFC}(I_{DD})$ interval; CKE is HIGH, S# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching	I <sub>CDD5</sub>	1638	1593	mA	
<b>Self refresh current:</b> CK and CK# at 0V; CKE ≤ 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating	I <sub>CDD6</sub>	216	216	mA	
<b>Operating bank interleave read current:</b> All device banks interleaving reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>DD</sub> ), AL = $t_{RCD}(I_{DD}) - 1 \times t_{CK}(I_{DD})$ ; $t_{CK} = t_{CK}(I_{DD})$ , $t_{RC} = t_{RC}(I_{DD})$ , $t_{RRD} = t_{RRD}(I_{DD})$ , $t_{RCD} = t_{RCD}(I_{DD})$ ; CKE is HIGH, S# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching	I <sub>CDD7</sub>	2088	1908	mA	

## Register and PLL Specifications

**Table 11: Register Specifications**

SSTU32866 devices or equivalent

Parameter	Symbol	Pins	Condition	Min	Max	Units
DC high-level input voltage	$V_{IH(DC)}$	Control, command, address	SSTL_18	$V_{REF(DC)} + 125$	$V_{DDQ} + 250$	mV
DC low-level input voltage	$V_{IL(DC)}$	Control, command, address	SSTL_18	0	$V_{REF(DC)} - 125$	mV
AC high-level input voltage	$V_{IH(AC)}$	Control, command, address	SSTL_18	$V_{REF(DC)} + 250$	–	mV
AC low-level input voltage	$V_{IL(AC)}$	Control, command, address	SSTL_18	–	$V_{REF(DC)} - 250$	mV
Output high voltage	$V_{OH}$	Parity output	LVC MOS	1.2	–	V
Output low voltage	$V_{OL}$	Parity output	LVC MOS	–	0.5	V
Input current	$I_I$	All pins	$V_I = V_{DD}$ or $V_{SS}$	–	$\pm 0.5$	$\mu A$
Static standby	$I_{DD}$	All pins	RESET# = $V_{SSQ}$ ( $I_O = 0$ )	–	100	$\mu A$
Static operating	$I_{DD}$	All pins	RESET# = $V_{SS}$ ; $V_I = V_{IH(AC)}$ or $V_{IL(DC)}$ $I_O = 0$	–	40	mA
Dynamic operating (clock tree)	$I_{DDD}$	N/A	RESET# = $V_{DD}$ ; $V_I = V_{IH(DC)}$ or $V_{IL(AC)}$ , $I_O = 0$ ; CK and CK# switching 50% duty cycle	–	Varies by manufacturer	$\mu A$
Dynamic operating (per each input)	$I_{DDD}$	N/A	RESET# = $V_{DD}$ ; $V_I = V_{IH(AC)}$ or $V_{IL(DC)}$ , $I_O = 0$ ; CK and CK# switching 50% duty cycle; One data in/out switching at $t_{CK}/2$ , 50% duty cycle	–	Varies by manufacturer	$\mu A$
Input capacitance (per device, per pin)	$C_{IN}$	All inputs except RESET#	$V_I = V_{REF} \pm 250mV$ ; $V_{DD} = 1.8V$	2.5	3.5	pF
Input capacitance (per device, per pin)	$C_{IN}$	RESET#	$V_I = V_{DD}$ or $V_{SS}$	Varies by manufacturer	Varies by manufacturer	pF

Note: 1. Timing and switching specifications for the register listed are critical for proper operation of the DDR2 SDRAM RDIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information for this register is available in JEDEC standard JESD82.

**Table 12: PLL Specifications**

CU877 device or equivalent

Parameter	Symbol	Pins	Condition	Min	Max	Units
DC high-level input voltage	$V_{IH}$	RESET#	LVC MOS	$0.65 \times V_{DD}$	–	V
DC low-level input voltage	$V_{IL}$	RESET#	LVC MOS	–	$0.35 \times V_{DD}$	V
Input voltage (limits)	$V_{IN}$	RESET#, CK, CK#	–	- 0.3	$V_{DD} + 0.3$	V
DC high-level input voltage	$V_{IH}$	CK, CK#	Differential input	$0.65 \times V_{DD}$	–	V
DC low-level input voltage	$V_{IL}$	CK, CK#	Differential input	–	$0.35 \times V_{DD}$	V
Input differential-pair cross voltage	$V_{IX}$	CK, CK#	Differential input	$(V_{DDQ}/2) - 0.15$	$(V_{DD}/2) + 0.15$	V
Input differential voltage	$V_{ID(DC)}$	CK, CK#	Differential input	0.3	$V_{DD} + 0.4$	V
Input differential voltage	$V_{ID(AC)}$	CK, CK#	Differential input	0.6	$V_{DD} + 0.4$	V
Input current	$I_I$	RESET#	$V_I = V_{DD}$ or $V_{SS}$	-10	10	$\mu A$
		CK, CK#	$V_I = V_{DD}$ or $V_{SS}$	-250	250	$\mu A$
Output disabled current	$I_{ODL}$		RESET# = $V_{SS}$ ; $V_I = V_{IH(AC)}$ or $V_{IL(DC)}$	100	–	$\mu A$
Static supply current	$I_{DDL D}$		CK = CK# = LOW	–	500	$\mu A$
Dynamic supply	$I_{DD}$	N/A	CK, CK# = 270 MHz, all outputs open (not connected to PCB)	–	300	mA
Input capacitance	$C_{IN}$	Each input	$V_I = V_{DD}$ or $V_{SS}$	2	3	pF

**Table 13: PLL Clock Driver Timing Requirements and Switching Characteristics**

Parameter	Symbol	Min	Max	Units
Stabilization time	$t_L$	–	15	$\mu s$
Input clock slew rate	slr(i)	1.0	4.0	V/ns
SSC modulation frequency	–	30	33	kHz
SSC clock input frequency deviation	–	0.0	-0.5	%
PLL loop bandwidth (-3dB from unity gain)	–	2.0	–	MHz

Note: 1. PLL timing and switching specifications are critical for proper operation of the DDR2 DIMM. This is a subset of parameters for the specific PLL used. Detailed PLL information is available in JEDEC standard JESD82.

## Serial Presence-Detect

For the latest SPD data, refer to Micron's SPD page: [www.micron.com/SPD](http://www.micron.com/SPD).

**Table 14: SPD EEPROM Operating Conditions**

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	$V_{DDSPD}$	1.7	3.6	V
Input high voltage: logic 1; All inputs	$V_{IH}$	$V_{DDSPD} \times 0.7$	$V_{DDSPD} + 0.5$	V
Input low voltage: logic 0; All inputs	$V_{IL}$	-0.6	$V_{DDSPD} \times 0.3$	V
Output low voltage: $I_{OUT} = 3\text{mA}$	$V_{OL}$	-	0.4	V
Input leakage current: $V_{IN} = \text{GND to } V_{DD}$	$I_{LI}$	0.1	3	$\mu\text{A}$
Output leakage current: $V_{OUT} = \text{GND to } V_{DD}$	$I_{LO}$	0.05	3	$\mu\text{A}$
Standby current	$I_{SB}$	1.6	4	$\mu\text{A}$
Power supply current, READ: SCL clock frequency = 100 kHz	$I_{CCR}$	0.4	1	mA
Power supply current, WRITE: SCL clock frequency = 100 kHz	$I_{CCW}$	2	3	mA


**Table 15: SPD EEPROM AC Operating Conditions**

Parameter/Condition	Symbol	Min	Max	Units	Notes
SCL LOW to SDA data-out valid	$t_{AA}$	0.2	0.9	$\mu\text{s}$	1
Time bus must be free before a new transition can start	$t_{BUF}$	1.3	-	$\mu\text{s}$	
Data-out hold time	$t_{DH}$	200	-	ns	
SDA and SCL fall time	$t_F$	-	300	ns	2
SDA and SCL rise time	$t_R$	-	300	ns	2
Data-in hold time	$t_{HD:DAT}$	0	-	$\mu\text{s}$	
Start condition hold time	$t_{HD:STA}$	0.6	-	$\mu\text{s}$	
Clock HIGH period	$t_{HIGH}$	0.6	-	$\mu\text{s}$	
Noise suppression time constant at SCL, SDA inputs	$t_I$	-	50	ns	
Clock LOW period	$t_{LOW}$	1.3	-	$\mu\text{s}$	
SCL clock frequency	$t_{SCL}$	-	400	kHz	
Data-in setup time	$t_{SU:DAT}$	100	-	ns	
Start condition setup time	$t_{SU:STA}$	0.6	-	$\mu\text{s}$	3
Stop condition setup time	$t_{SU:STO}$	0.6	-	$\mu\text{s}$	
WRITE cycle time	$t_{WRC}$	-	10	ms	4

- Notes:
1. To avoid spurious start and stop conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
  2. This parameter is sampled.
  3. For a restart condition or following a WRITE cycle.
  4. The SPD EEPROM WRITE cycle time ( $t_{WRC}$ ) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal ERASE/PROGRAM cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistance, and the EEPROM does not respond to its slave address.

## Module Dimensions

**Figure 3: 244-Pin DDR2 VLP Mini-RDIMM**



- Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.  
2. The dimensional diagram is for reference only.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900  
www.micron.com/productsupport Customer Comment Line: 800-932-4992

Micron and the Micron logo are trademarks of Micron Technology, Inc. TwinDie is a trademark of Micron Technology, Inc.  
All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.  
Although considered final, these specifications are subject to change, as further product development and data characterization some-  
times occur.



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [micron manufacturer](#):*

Other Similar products are found below :

[MTFC4GACAJCN-1M WT TR](#) [MT18JSF1G72PDZ-1G6E1](#) [MTFDDAK960MAV-1AEA2AAYYES](#) [M29W400DT55N6E](#) [M25P32-VME6G](#)  
[MT29F1G16ABBDAH4-ITX:D TR](#) [MTFDHAL7T6TDP-1AT1ZABYY](#) [MTFDDAA240MBB-2AE1ZABYY](#) [MTFDDAK1T9TDD-](#)  
[1AT1ZABYY](#) [MTFDDAK3T8TDT-1AW1ZABYY](#) [MTFDDAK3T8TDS-1AW1ZABYY](#) [MT47H32M16NF-25E IT:H](#) [EDW4032BABG-70-](#)  
[F-D](#) [MT47H32M16NF-25E IT:H TR](#) [MTFDDAV256TBN-1AR12ABYY](#) [MTFDDAK7T6TDS-1AW15ABYY](#) [MTFDDAK960TDT-](#)  
[1AW1ZABYY](#) [MTA9ASF1G72AZ-2G6E1](#) [MT48LC8M16A2P-6A:G](#) [LJDTT8GB-000-617](#) [MT28EW01GABA1HJS-0SIT TR](#)  
[MT16KTF1G64AZ-1G4E1](#) [MTFC32GAKAEFF-AIT TR](#) [MT40A512M8SA-062E:F](#) [MTFDDAK3T8TDT-1AW16ABYY](#)  
[MTFDDAK2T0TDL-1AW1ZABYY](#) [MT29F32G08CBADAWP:D](#) [MT29F4G08ABADAH4:D TR](#) [MTFC8GAKAJCN-1M WT](#)  
[MTFDDAC512MAM-1K1](#) [MT41K512M8DA-107 XIT:P TR](#) [MTFDHAL15T3TDP-1AT1ZABYY](#) [MT40A2G16SKL-062E:B](#) [UF25B100](#)  
[MTFDDAK960TDT-1AW16ABYY](#) [MT40A512M8RH-083E:B](#) [MTFDHAL7T6TCT-1AR1ZABYY](#) [MTFDHAL3T2TDR-1AT1ZABYY](#)  
[MTA36ASF4G72PZ-2G9E2](#) [MTFDHBK256TDP-1AT12AIYY](#) [MT47H64M16NF-25E XIT:M TR](#) [MT47H64M16NF-25E:M TR](#)  
[MTFDDAK064MBD-1AH12ITYY](#) [MT46H64M16LFBF-5 AIT:B TR](#) [MT29F1G08ABAFAP-ITE:F](#) [MTFDHAL12T8TDR-1AT1ZABYY](#)  
[MTFDHBK1T0TDP-AAT12AIYYES](#) [MTSD1T0AKC7MS-1WTCS](#) [N25Q064A13EF640E](#) [MT25QU01GBBB8ESF-0AAT TR](#)